<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2024.08.23.16:47:33"
 outputDirectory="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="exception_add" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port name="exception_add_data" direction="output" role="data" width="64" />
  </interface>
  <interface name="irq_add" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="irq_add_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="add_kernel_wrapper:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1724446044,AUTO_UNIQUE_ID=(add_report_di:1.0:)(clock_source:23.1:clockFrequency=50000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_jtag_avalon_master:23.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:23.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:23.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:23.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:))(avalon:23.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:23.1:)(clock:23.1:)(reset:23.1:)(reset:23.1:)"
   instancePathKey="add_kernel_wrapper"
   kind="add_kernel_wrapper"
   version="1.0"
   name="add_kernel_wrapper">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1724446044" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/add_kernel_wrapper.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_report_di.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ll_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ll_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_valid_fifo_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_dspba_valid_fifo_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_staging_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_std_synchronizer_nocut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_dspba_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_bb_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_bb_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_io_full_acl_c_outputpipeid000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_io_full_acl_c_outputpipeid000001r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_iowr_nb_acl_c_outputpipeid000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_llvm_fpga_sync_buffer_i32_000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_llvm_fpga_sync_buffer_i32_000001r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function_cra_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_start_signal_chain_element.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_task_copy_finish_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_finish_signal_chain_element.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_node.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_root.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_rom_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add.report.prj/add_report_di_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:add_kernel_wrapper "add_kernel_wrapper"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave add_report_di_0.csr_ring_root_avs because the master has address signal 32 bit wide, but the slave is 5 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave add_report_di_0.csr_ring_root_avs because the master has readdata signal 32 bit wide, but the slave is 64 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave add_report_di_0.csr_ring_root_avs because the master has writedata signal 32 bit wide, but the slave is 64 bit wide.</message>
   <message level="Info">Interconnect is inserted between master master_0.master and slave add_report_di_0.csr_ring_root_avs because the master has byteenable signal 4 bit wide, but the slave is 8 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>3</b> modules, <b>5</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>5</b> modules, <b>11</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces master_0.master and master_0_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces add_report_di_0_csr_ring_root_avs_translator.avalon_anti_slave_0 and add_report_di_0.csr_ring_root_avs</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>9</b> modules, <b>29</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>11</b> modules, <b>35</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>14</b> modules, <b>41</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>16</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>20</b> modules, <b>66</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>10</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>4</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>6</b> modules, <b>14</b> connections]]></message>
   <message level="Debug" culprit="add_kernel_wrapper"><![CDATA["<b>add_kernel_wrapper</b>" reuses <b>add_report_di</b> "<b>submodules/add_report_di</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper"><![CDATA["<b>add_kernel_wrapper</b>" reuses <b>altera_jtag_avalon_master</b> "<b>submodules/add_kernel_wrapper_master_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper"><![CDATA["<b>add_kernel_wrapper</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper"><![CDATA["<b>add_kernel_wrapper</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper"><![CDATA["<b>add_kernel_wrapper</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 4 starting:add_report_di "submodules/add_report_di"</message>
   <message level="Info" culprit="add_report_di_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>add_report_di</b> "<b>add_report_di_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 3 starting:altera_jtag_avalon_master "submodules/add_kernel_wrapper_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 21 starting:timing_adapter "submodules/add_kernel_wrapper_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 16 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 15 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 11 starting:altera_mm_interconnect "submodules/add_kernel_wrapper_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.030s/0.046s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>add_report_di_0_csr_ring_root_avs_translator</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>add_report_di_0_csr_ring_root_avs_agent</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 8 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 7 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 6 starting:altera_merlin_demultiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 5 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 3 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="add_report_di_0_csr_ring_root_avs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>add_report_di_0_csr_ring_root_avs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:altera_avalon_st_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:error_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="add_report_di:1.0:"
   instancePathKey="add_kernel_wrapper:.:add_report_di_0"
   kind="add_report_di"
   version="1.0"
   name="add_report_di">
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_report_di.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/dspba_library_ver.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_data_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_altera_syncram_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_scfifo_wrapped.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ecc_encoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ll_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_ll_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_valid_fifo_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_dspba_valid_fifo_counter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_staging_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_mid_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_latency_one_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_latency_zero_ram_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_fifo_zero_width.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_high_speed_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_low_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_zero_latency_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_fanout_pipeline.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_std_synchronizer_nocut.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_tessellated_incr_decr_threshold.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_tessellated_incr_lookahead.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_reset_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_lfsr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_mlab_fifo.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_parameter_assert.svh"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_dspba_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_memory_depth_quantization_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr_stall_latency.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_iowr_stall_valid.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_shift_register_no_reset.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/hld_sim_latency_tracker.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function_wrapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_bb_B0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_branch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_merge.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_bb_B0_stall_region.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_B0_merge_reg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_io_full_acl_c_outputpipeid000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_io_full_acl_c_outputpipeid000001r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_iowr_nb_acl_c_outputpipeid000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_llvm_fpga_sync_buffer_i32_000000r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_i_llvm_fpga_sync_buffer_i32_000001r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/IDAdder_function_cra_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_start_signal_chain_element.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_task_copy_finish_detector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_finish_signal_chain_element.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_node.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_root.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/cra_ring_rom.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/acl_rom_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add.report.prj/add_report_di_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper" as="add_report_di_0" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 4 starting:add_report_di "submodules/add_report_di"</message>
   <message level="Info" culprit="add_report_di_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>add_report_di</b> "<b>add_report_di_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_avalon_master:23.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,COMPONENT_CLOCK=0,FAST_VER=0,FIFO_DEPTHS=2,PLI_PORT=50000,USE_PLI=0(altera_clock_bridge:23.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(altera_jtag_dc_streaming:23.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0)(timing_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_avalon_st_bytes_to_packets:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_st_packets_to_bytes:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0)(altera_avalon_packets_to_master:23.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1)(channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0)(channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)"
   instancePathKey="add_kernel_wrapper:.:master_0"
   kind="altera_jtag_avalon_master"
   version="23.1"
   name="add_kernel_wrapper_master_0">
  <parameter name="FAST_VER" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_jtag_avalon_master/altera_jtag_avalon_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="add_kernel_wrapper" as="master_0" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 3 starting:altera_jtag_avalon_master "submodules/add_kernel_wrapper_master_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>10</b> modules, <b>24</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>11</b> modules, <b>26</b> connections]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_jtag_dc_streaming</b> "<b>submodules/altera_avalon_st_jtag_interface</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>timing_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_timing_adt</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_bytes_to_packets</b> "<b>submodules/altera_avalon_st_bytes_to_packets</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_st_packets_to_bytes</b> "<b>submodules/altera_avalon_st_packets_to_bytes</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_avalon_packets_to_master</b> "<b>submodules/altera_avalon_packets_to_master</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>channel_adapter</b> "<b>submodules/add_kernel_wrapper_master_0_p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="master_0"><![CDATA["<b>master_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="master_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_jtag_avalon_master</b> "<b>master_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 21 starting:timing_adapter "submodules/add_kernel_wrapper_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 16 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 15 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:23.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {add_report_di_0_csr_ring_root_avs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_DATA_W} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READDATA} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READ} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_LOCK} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {add_report_di_0_csr_ring_root_avs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_PROTECTION_H} {129};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_PROTECTION_L} {127};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SRC_ID_H} {124};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DEST_ID_H} {125};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DEST_ID_L} {125};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ID} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ECC_ENABLE} {0};add_instance {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {BITS_PER_SYMBOL} {140};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {103};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {129};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {127};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {125};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {125};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {139};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_ST_DATA_W} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_ST_DATA_W} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {add_report_di_0_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {add_report_di_0_csr_ring_root_avs_agent.m0} {add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {add_report_di_0_csr_ring_root_avs_agent.rf_source} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.in} {avalon_streaming};add_connection {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.out} {add_report_di_0_csr_ring_root_avs_agent.rf_sink} {avalon_streaming};add_connection {add_report_di_0_csr_ring_root_avs_agent.rdata_fifo_src} {add_report_di_0_csr_ring_root_avs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {add_report_di_0_csr_ring_root_avs_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/add_report_di_0_csr_ring_root_avs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.src} {add_report_di_0_csr_ring_root_avs_agent.cp} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.src/add_report_di_0_csr_ring_root_avs_agent.cp} {qsys_mm.command};add_connection {router_001.src} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/add_report_di_0_csr_ring_root_avs_rsp_width_adapter.sink} {qsys_mm.response};add_connection {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_translator.reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_agent.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_resetn_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {add_report_di_0_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {add_report_di_0_resetn_reset_bridge_in_reset} {EXPORT_OF} {add_report_di_0_resetn_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_master_translator_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {add_report_di_0_csr_ring_root_avs} {avalon} {master};set_interface_property {add_report_di_0_csr_ring_root_avs} {EXPORT_OF} {add_report_di_0_csr_ring_root_avs_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.add_report_di_0.csr_ring_root_avs} {0};set_module_assignment {interconnect_id.master_0.master} {0};(altera_merlin_master_translator:23.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:23.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:23.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=74,PKT_CACHE_H=97,PKT_CACHE_L=94,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=88,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:23.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=122,PKT_BURSTWRAP_H=114,PKT_BURSTWRAP_L=114,PKT_BURST_SIZE_H=117,PKT_BURST_SIZE_L=115,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=113,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_ORI_BURST_SIZE_H=138,PKT_ORI_BURST_SIZE_L=136,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_RESPONSE_STATUS_H=135,PKT_RESPONSE_STATUS_L=134,PKT_SRC_ID_H=124,PKT_SRC_ID_L=124,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=139,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=140,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_router:23.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=103,TYPE_OF_TRANSACTION=both)(altera_merlin_router:23.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=139,TYPE_OF_TRANSACTION=both)(altera_merlin_demultiplexer:23.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=103,VALID_WIDTH=1)(altera_merlin_multiplexer:23.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:23.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=103,VALID_WIDTH=1)(altera_merlin_multiplexer:23.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=103,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:23.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=78,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=77,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=102,IN_PKT_ORI_BURST_SIZE_L=100,IN_PKT_RESPONSE_STATUS_H=99,IN_PKT_RESPONSE_STATUS_L=98,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=103,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=117,OUT_PKT_BURST_SIZE_L=115,OUT_PKT_BURST_TYPE_H=119,OUT_PKT_BURST_TYPE_L=118,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=113,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=138,OUT_PKT_ORI_BURST_SIZE_L=136,OUT_PKT_RESPONSE_STATUS_H=135,OUT_PKT_RESPONSE_STATUS_L=134,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=139,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1)(altera_merlin_width_adapter:23.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),IN_PKT_ADDR_H=103,IN_PKT_ADDR_L=72,IN_PKT_BURSTWRAP_H=114,IN_PKT_BURSTWRAP_L=114,IN_PKT_BURST_SIZE_H=117,IN_PKT_BURST_SIZE_L=115,IN_PKT_BURST_TYPE_H=119,IN_PKT_BURST_TYPE_L=118,IN_PKT_BYTEEN_H=71,IN_PKT_BYTEEN_L=64,IN_PKT_BYTE_CNT_H=113,IN_PKT_BYTE_CNT_L=110,IN_PKT_DATA_H=63,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=138,IN_PKT_ORI_BURST_SIZE_L=136,IN_PKT_RESPONSE_STATUS_H=135,IN_PKT_RESPONSE_STATUS_L=134,IN_PKT_TRANS_COMPRESSED_READ=104,IN_PKT_TRANS_EXCLUSIVE=109,IN_PKT_TRANS_WRITE=106,IN_ST_DATA_W=139,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=67,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=81,OUT_PKT_BURST_SIZE_L=79,OUT_PKT_BURST_TYPE_H=83,OUT_PKT_BURST_TYPE_L=82,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=74,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=102,OUT_PKT_ORI_BURST_SIZE_L=100,OUT_PKT_RESPONSE_STATUS_H=99,OUT_PKT_RESPONSE_STATUS_L=98,OUT_PKT_TRANS_COMPRESSED_READ=68,OUT_PKT_TRANS_EXCLUSIVE=73,OUT_ST_DATA_W=103,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=1)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:23.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:23.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:23.1:)(avalon:23.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(avalon_streaming:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(reset:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)(clock:23.1:)"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {master_0_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {master_0_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {master_0_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {master_0_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {master_0_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {master_0_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {master_0_master_translator} {USE_READ} {1};set_instance_parameter_value {master_0_master_translator} {USE_WRITE} {1};set_instance_parameter_value {master_0_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {master_0_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {master_0_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {master_0_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {master_0_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {master_0_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {master_0_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {master_0_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {master_0_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {master_0_master_translator} {USE_LOCK} {0};set_instance_parameter_value {master_0_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {master_0_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {master_0_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {master_0_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {master_0_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {master_0_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {master_0_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {master_0_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {master_0_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {master_0_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {master_0_master_translator} {SYNC_RESET} {0};add_instance {add_report_di_0_csr_ring_root_avs_translator} {altera_merlin_slave_translator};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_DATA_W} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_DATA_W} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BYTEENABLE_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_BYTEENABLE_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_BURSTCOUNT_W} {4};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_READLATENCY} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READDATA} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READ} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_ADDRESS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_LOCK} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_SYMBOLS_PER_WORD} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {master_0_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {master_0_master_agent} {PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {master_0_master_agent} {PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_H} {87};set_instance_parameter_value {master_0_master_agent} {PKT_QOS_L} {87};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_H} {85};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_SIDEBAND_L} {85};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_H} {84};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_SIDEBAND_L} {84};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_H} {83};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_TYPE_L} {82};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_H} {97};set_instance_parameter_value {master_0_master_agent} {PKT_CACHE_L} {94};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_H} {90};set_instance_parameter_value {master_0_master_agent} {PKT_THREAD_ID_L} {90};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_H} {81};set_instance_parameter_value {master_0_master_agent} {PKT_BURST_SIZE_L} {79};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {master_0_master_agent} {PKT_BEGIN_BURST} {86};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_H} {93};set_instance_parameter_value {master_0_master_agent} {PKT_PROTECTION_L} {91};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_H} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {master_0_master_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {master_0_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {master_0_master_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {master_0_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {master_0_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_H} {88};set_instance_parameter_value {master_0_master_agent} {PKT_SRC_ID_L} {88};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_H} {89};set_instance_parameter_value {master_0_master_agent} {PKT_DEST_ID_L} {89};set_instance_parameter_value {master_0_master_agent} {ST_DATA_W} {103};set_instance_parameter_value {master_0_master_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {master_0_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {master_0_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {master_0_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {master_0_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {master_0_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {master_0_master_agent} {SUPPRESS_0_BYTEEN_RSP} {1};set_instance_parameter_value {master_0_master_agent} {ID} {0};set_instance_parameter_value {master_0_master_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {master_0_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {master_0_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {master_0_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {master_0_master_agent} {USE_WRITERESPONSE} {0};add_instance {add_report_di_0_csr_ring_root_avs_agent} {altera_merlin_slave_agent};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_LOCK} {108};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BEGIN_BURST} {122};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_PROTECTION_H} {129};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_PROTECTION_L} {127};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURSTWRAP_H} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BURSTWRAP_L} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_POSTED} {105};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_TRANS_READ} {107};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SRC_ID_H} {124};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SRC_ID_L} {124};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DEST_ID_H} {125};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_DEST_ID_L} {125};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AVS_BURSTCOUNT_W} {4};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MAX_BYTE_CNT} {8};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ID} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent} {ECC_ENABLE} {0};add_instance {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {BITS_PER_SYMBOL} {140};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x100 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {93};set_instance_parameter_value {router} {PKT_PROTECTION_L} {91};set_instance_parameter_value {router} {PKT_DEST_ID_H} {89};set_instance_parameter_value {router} {PKT_DEST_ID_L} {89};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {103};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {103};set_instance_parameter_value {router_001} {PKT_ADDR_L} {72};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {129};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {127};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {125};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {125};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {106};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {107};set_instance_parameter_value {router_001} {ST_DATA_W} {139};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {103};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {103};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ADDR_H} {67};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {70};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {78};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_ST_DATA_W} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ADDR_H} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ADDR_L} {72};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_DATA_H} {63};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTEEN_H} {71};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTEEN_L} {64};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {113};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {110};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {104};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {106};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {114};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {117};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {115};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {135};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {134};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {109};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {119};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {118};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {136};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {138};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_ST_DATA_W} {139};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ADDR_H} {67};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {74};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {81};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {79};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {99};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {98};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {83};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {82};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {100};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {102};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_ST_DATA_W} {103};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {ST_CHANNEL_W} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {add_report_di_0_csr_ring_root_avs_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {master_0_clk_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_clk_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {add_report_di_0_resetn_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {add_report_di_0_resetn_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {master_0_master_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {master_0_master_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {master_0_master_translator.avalon_universal_master_0} {master_0_master_agent.av} {avalon};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {master_0_master_translator.avalon_universal_master_0/master_0_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {master_0_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/master_0_master_agent.rp} {qsys_mm.response};add_connection {add_report_di_0_csr_ring_root_avs_agent.m0} {add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {add_report_di_0_csr_ring_root_avs_agent.m0/add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {add_report_di_0_csr_ring_root_avs_agent.rf_source} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.in} {avalon_streaming};add_connection {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.out} {add_report_di_0_csr_ring_root_avs_agent.rf_sink} {avalon_streaming};add_connection {add_report_di_0_csr_ring_root_avs_agent.rdata_fifo_src} {add_report_di_0_csr_ring_root_avs_agent.rdata_fifo_sink} {avalon_streaming};add_connection {master_0_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {master_0_master_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {add_report_di_0_csr_ring_root_avs_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_agent.rp/router_001.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {cmd_mux.src} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/add_report_di_0_csr_ring_root_avs_cmd_width_adapter.sink} {qsys_mm.command};add_connection {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.src} {add_report_di_0_csr_ring_root_avs_agent.cp} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.src/add_report_di_0_csr_ring_root_avs_agent.cp} {qsys_mm.command};add_connection {router_001.src} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/add_report_di_0_csr_ring_root_avs_rsp_width_adapter.sink} {qsys_mm.response};add_connection {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.src/rsp_demux.sink} {qsys_mm.response};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {master_0_master_translator.reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_translator.reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {master_0_master_agent.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_agent.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.clk_reset} {reset};add_connection {master_0_master_translator_reset_reset_bridge.out_reset} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.clk_reset} {reset};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_cmd_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_csr_ring_root_avs_rsp_width_adapter.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_clk_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {add_report_di_0_resetn_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {master_0_master_translator_reset_reset_bridge.clk} {clock};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {add_report_di_0_resetn_reset_bridge_in_reset} {reset} {slave};set_interface_property {add_report_di_0_resetn_reset_bridge_in_reset} {EXPORT_OF} {add_report_di_0_resetn_reset_bridge.in_reset};add_interface {master_0_clk_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_clk_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_clk_reset_reset_bridge.in_reset};add_interface {master_0_master_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {master_0_master_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {master_0_master_translator_reset_reset_bridge.in_reset};add_interface {master_0_master} {avalon} {slave};set_interface_property {master_0_master} {EXPORT_OF} {master_0_master_translator.avalon_anti_master_0};add_interface {add_report_di_0_csr_ring_root_avs} {avalon} {master};set_interface_property {add_report_di_0_csr_ring_root_avs} {EXPORT_OF} {add_report_di_0_csr_ring_root_avs_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.add_report_di_0.csr_ring_root_avs} {0};set_module_assignment {interconnect_id.master_0.master} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="add_kernel_wrapper" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 11 starting:altera_mm_interconnect "submodules/add_kernel_wrapper_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>17</b> modules, <b>44</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.019s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.030s/0.046s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>18</b> modules, <b>47</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>add_report_di_0_csr_ring_root_avs_translator</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>add_report_di_0_csr_ring_root_avs_agent</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 8 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 7 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 6 starting:altera_merlin_demultiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 5 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 3 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="add_report_di_0_csr_ring_root_avs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>add_report_di_0_csr_ring_root_avs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:altera_avalon_st_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:error_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:23.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=both,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="add_kernel_wrapper:.:rst_controller"
   kind="altera_reset_controller"
   version="23.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper"
     as="rst_controller,rst_controller_001" />
  <instantiator instantiator="add_kernel_wrapper_master_0" as="rst_controller" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 24 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>add_kernel_wrapper</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_jtag_dc_streaming:23.1:COMPONENT_CLOCK=0,DOWNSTREAM_FIFO_SIZE=64,EXPORT_JTAG=0,FABRIC=2.0,MGMT_CHANNEL_WIDTH=-1,PLI_PORT=50000,PURPOSE=1,UPSTREAM_FIFO_SIZE=0,USE_DOWNSTREAM_READY=0,USE_PLI=0"
   instancePathKey="add_kernel_wrapper:.:master_0:.:jtag_phy_embedded_in_jtag_master"
   kind="altera_jtag_dc_streaming"
   version="23.1"
   name="altera_avalon_st_jtag_interface">
  <parameter name="UPSTREAM_FIFO_SIZE" value="0" />
  <parameter name="USE_DOWNSTREAM_READY" value="0" />
  <parameter name="FABRIC" value="2.0" />
  <parameter name="DOWNSTREAM_FIFO_SIZE" value="64" />
  <parameter name="MGMT_CHANNEL_WIDTH" value="-1" />
  <parameter name="PURPOSE" value="1" />
  <parameter name="USE_PLI" value="0" />
  <parameter name="PLI_PORT" value="50000" />
  <parameter name="COMPONENT_CLOCK" value="0" />
  <parameter name="EXPORT_JTAG" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_dc_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_sld_node.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_jtag_streaming.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_remover.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_idle_inserter.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_jtag_interface.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_phy/altera_avalon_st_jtag_interface_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_master_0"
     as="jtag_phy_embedded_in_jtag_master" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 22 starting:altera_jtag_dc_streaming "submodules/altera_avalon_st_jtag_interface"</message>
   <message level="Info" culprit="jtag_phy_embedded_in_jtag_master"><![CDATA["<b>master_0</b>" instantiated <b>altera_jtag_dc_streaming</b> "<b>jtag_phy_embedded_in_jtag_master</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="timing_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=false,inUseValid=true,outReadyLatency=0,outUseReady=true,outUseValid=true"
   instancePathKey="add_kernel_wrapper:.:master_0:.:timing_adt"
   kind="timing_adapter"
   version="23.1"
   name="add_kernel_wrapper_master_0_timing_adt">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseValid" value="true" />
  <parameter name="inUseReady" value="false" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="true" />
  <parameter name="outUseValid" value="true" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_timing_adt.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_timing_adapter/avalon-st_timing_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="timing_adt" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 21 starting:timing_adapter "submodules/add_kernel_wrapper_master_0_timing_adt"</message>
   <message level="Info" culprit="timing_adt"><![CDATA["<b>master_0</b>" instantiated <b>timing_adapter</b> "<b>timing_adt</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:23.1:BITS_PER_SYMBOL=8,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0"
   instancePathKey="add_kernel_wrapper:.:master_0:.:fifo"
   kind="altera_avalon_sc_fifo"
   version="23.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="fifo" />
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="add_report_di_0_csr_ring_root_avs_agent_rsp_fifo" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 20 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_bytes_to_packets:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="add_kernel_wrapper:.:master_0:.:b2p"
   kind="altera_avalon_st_bytes_to_packets"
   version="23.1"
   name="altera_avalon_st_bytes_to_packets">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_bytes_to_packets.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_bytes_to_packets/altera_avalon_st_bytes_to_packets_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="b2p" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 19 starting:altera_avalon_st_bytes_to_packets "submodules/altera_avalon_st_bytes_to_packets"</message>
   <message level="Info" culprit="b2p"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_bytes_to_packets</b> "<b>b2p</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_packets_to_bytes:23.1:CHANNEL_WIDTH=8,CHANNEL_WIDTH_DERIVED=8,ENCODING=0"
   instancePathKey="add_kernel_wrapper:.:master_0:.:p2b"
   kind="altera_avalon_st_packets_to_bytes"
   version="23.1"
   name="altera_avalon_st_packets_to_bytes">
  <parameter name="CHANNEL_WIDTH_DERIVED" value="8" />
  <parameter name="ENCODING" value="0" />
  <parameter name="CHANNEL_WIDTH" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_st_packets_to_bytes.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_st_packets_to_bytes/altera_avalon_st_packets_to_bytes_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="p2b" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 18 starting:altera_avalon_st_packets_to_bytes "submodules/altera_avalon_st_packets_to_bytes"</message>
   <message level="Info" culprit="p2b"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_st_packets_to_bytes</b> "<b>p2b</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_packets_to_master:23.1:EXPORT_MASTER_SIGNALS=0,FAST_VER=0,FIFO_DEPTHS=2,FIFO_WIDTHU=1"
   instancePathKey="add_kernel_wrapper:.:master_0:.:transacto"
   kind="altera_avalon_packets_to_master"
   version="23.1"
   name="altera_avalon_packets_to_master">
  <parameter name="EXPORT_MASTER_SIGNALS" value="0" />
  <parameter name="FAST_VER" value="0" />
  <parameter name="FIFO_WIDTHU" value="1" />
  <parameter name="FIFO_DEPTHS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_avalon_packets_to_master.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/sopc_builder_ip/altera_avalon_packets_to_master/altera_avalon_packets_to_master_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="transacto" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 17 starting:altera_avalon_packets_to_master "submodules/altera_avalon_packets_to_master"</message>
   <message level="Info" culprit="transacto"><![CDATA["<b>master_0</b>" instantiated <b>altera_avalon_packets_to_master</b> "<b>transacto</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=8,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=255,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=0,outMaxChannel=0"
   instancePathKey="add_kernel_wrapper:.:master_0:.:b2p_adapter"
   kind="channel_adapter"
   version="23.1"
   name="add_kernel_wrapper_master_0_b2p_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="8" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="255" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_b2p_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="b2p_adapter" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 16 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_b2p_adapter"</message>
   <message level="Info" culprit="b2p_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>b2p_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="channel_adapter:23.1:inBitsPerSymbol=8,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=AUTO,inUsePackets=true,inUseReady=true,outChannelWidth=8,outMaxChannel=255"
   instancePathKey="add_kernel_wrapper:.:master_0:.:p2b_adapter"
   kind="channel_adapter"
   version="23.1"
   name="add_kernel_wrapper_master_0_p2b_adapter">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="8" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="outChannelWidth" value="8" />
  <parameter name="inUseEmptyPort" value="AUTO" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outMaxChannel" value="255" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_master_0_p2b_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_channel_adapter/avalon-st_channel_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_master_0" as="p2b_adapter" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 15 starting:channel_adapter "submodules/add_kernel_wrapper_master_0_p2b_adapter"</message>
   <message level="Info" culprit="p2b_adapter"><![CDATA["<b>master_0</b>" instantiated <b>channel_adapter</b> "<b>p2b_adapter</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:23.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:master_0_master_translator"
   kind="altera_merlin_master_translator"
   version="23.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="master_0_master_translator" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 13 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="master_0_master_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>master_0_master_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:23.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=8,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=64,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=8,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=4,UAV_BYTEENABLE_W=8,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=64,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:add_report_di_0_csr_ring_root_avs_translator"
   kind="altera_merlin_slave_translator"
   version="23.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="add_report_di_0_csr_ring_root_avs_translator" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 12 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>add_report_di_0_csr_ring_root_avs_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:23.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;add_report_di_0_csr_ring_root_avs_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000100&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=84,PKT_ADDR_SIDEBAND_L=84,PKT_BEGIN_BURST=86,PKT_BURSTWRAP_H=78,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=81,PKT_BURST_SIZE_L=79,PKT_BURST_TYPE_H=83,PKT_BURST_TYPE_L=82,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=74,PKT_CACHE_H=97,PKT_CACHE_L=94,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=85,PKT_DATA_SIDEBAND_L=85,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_ORI_BURST_SIZE_H=102,PKT_ORI_BURST_SIZE_L=100,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_QOS_H=87,PKT_QOS_L=87,PKT_RESPONSE_STATUS_H=99,PKT_RESPONSE_STATUS_L=98,PKT_SRC_ID_H=88,PKT_SRC_ID_L=88,PKT_THREAD_ID_H=90,PKT_THREAD_ID_L=90,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=103,SUPPRESS_0_BYTEEN_RSP=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:master_0_master_agent"
   kind="altera_merlin_master_agent"
   version="23.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="master_0_master_agent" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 11 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="master_0_master_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>master_0_master_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:23.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=4,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=8,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_BEGIN_BURST=122,PKT_BURSTWRAP_H=114,PKT_BURSTWRAP_L=114,PKT_BURST_SIZE_H=117,PKT_BURST_SIZE_L=115,PKT_BYTEEN_H=71,PKT_BYTEEN_L=64,PKT_BYTE_CNT_H=113,PKT_BYTE_CNT_L=110,PKT_DATA_H=63,PKT_DATA_L=0,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_ORI_BURST_SIZE_H=138,PKT_ORI_BURST_SIZE_L=136,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_RESPONSE_STATUS_H=135,PKT_RESPONSE_STATUS_L=134,PKT_SRC_ID_H=124,PKT_SRC_ID_L=124,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=104,PKT_TRANS_LOCK=108,PKT_TRANS_POSTED=105,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=139,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:add_report_di_0_csr_ring_root_avs_agent"
   kind="altera_merlin_slave_agent"
   version="23.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="add_report_di_0_csr_ring_root_avs_agent" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 10 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="add_report_di_0_csr_ring_root_avs_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>add_report_di_0_csr_ring_root_avs_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:23.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x100,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=89,PKT_DEST_ID_L=89,PKT_PROTECTION_H=93,PKT_PROTECTION_L=91,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x100:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=103,TYPE_OF_TRANSACTION=both"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x100:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="89" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="89" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="93" />
  <parameter name="END_ADDRESS" value="0x100" />
  <parameter name="PKT_PROTECTION_L" value="91" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 8 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:23.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),NON_SECURED_TAG=1,PKT_ADDR_H=103,PKT_ADDR_L=72,PKT_DEST_ID_H=125,PKT_DEST_ID_L=125,PKT_PROTECTION_H=129,PKT_PROTECTION_L=127,PKT_TRANS_READ=107,PKT_TRANS_WRITE=106,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=139,TYPE_OF_TRANSACTION=both"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="107" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="103" />
  <parameter name="PKT_DEST_ID_H" value="125" />
  <parameter name="PKT_ADDR_L" value="72" />
  <parameter name="PKT_DEST_ID_L" value="125" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="139" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="129" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="127" />
  <parameter name="PKT_TRANS_WRITE" value="106" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 7 starting:altera_merlin_router "submodules/add_kernel_wrapper_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:23.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone V,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=103,VALID_WIDTH=1"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="cmd_demux,rsp_demux" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 6 starting:altera_merlin_demultiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:23.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_mm_interconnect_0" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 5 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:23.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=1,ST_DATA_W=103,USE_EXTERNAL_ARB=0"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="103" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="add_kernel_wrapper_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 3 starting:altera_merlin_multiplexer "submodules/add_kernel_wrapper_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:23.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=67,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=78,IN_PKT_BURSTWRAP_L=78,IN_PKT_BURST_SIZE_H=81,IN_PKT_BURST_SIZE_L=79,IN_PKT_BURST_TYPE_H=83,IN_PKT_BURST_TYPE_L=82,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=77,IN_PKT_BYTE_CNT_L=74,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=102,IN_PKT_ORI_BURST_SIZE_L=100,IN_PKT_RESPONSE_STATUS_H=99,IN_PKT_RESPONSE_STATUS_L=98,IN_PKT_TRANS_COMPRESSED_READ=68,IN_PKT_TRANS_EXCLUSIVE=73,IN_PKT_TRANS_WRITE=70,IN_ST_DATA_W=103,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0),OUT_PKT_ADDR_H=103,OUT_PKT_ADDR_L=72,OUT_PKT_BURST_SIZE_H=117,OUT_PKT_BURST_SIZE_L=115,OUT_PKT_BURST_TYPE_H=119,OUT_PKT_BURST_TYPE_L=118,OUT_PKT_BYTEEN_H=71,OUT_PKT_BYTEEN_L=64,OUT_PKT_BYTE_CNT_H=113,OUT_PKT_BYTE_CNT_L=110,OUT_PKT_DATA_H=63,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=138,OUT_PKT_ORI_BURST_SIZE_L=136,OUT_PKT_RESPONSE_STATUS_H=135,OUT_PKT_RESPONSE_STATUS_L=134,OUT_PKT_TRANS_COMPRESSED_READ=104,OUT_PKT_TRANS_EXCLUSIVE=109,OUT_ST_DATA_W=139,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=1"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:add_report_di_0_csr_ring_root_avs_cmd_width_adapter"
   kind="altera_merlin_width_adapter"
   version="23.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="138" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="136" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="102" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(138:136) response_status(135:134) cache(133:130) protection(129:127) thread_id(126) dest_id(125) src_id(124) qos(123) begin_burst(122) data_sideband(121) addr_sideband(120) burst_type(119:118) burst_size(117:115) burstwrap(114) byte_cnt(113:110) trans_exclusive(109) trans_lock(108) trans_read(107) trans_write(106) trans_posted(105) trans_compressed_read(104) addr(103:72) byteen(71:64) data(63:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(102:100) response_status(99:98) cache(97:94) protection(93:91) thread_id(90) dest_id(89) src_id(88) qos(87) begin_burst(86) data_sideband(85) addr_sideband(84) burst_type(83:82) burst_size(81:79) burstwrap(78) byte_cnt(77:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="100" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="add_report_di_0_csr_ring_root_avs_cmd_width_adapter,add_report_di_0_csr_ring_root_avs_rsp_width_adapter" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 2 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message
       level="Info"
       culprit="add_report_di_0_csr_ring_root_avs_cmd_width_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>add_report_di_0_csr_ring_root_avs_cmd_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:23.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=66,inChannelWidth=0,inDataWidth=66,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=66,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:23.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:23.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:23.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:23.1:)(clock:23.1:)(reset:23.1:)"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="outDataWidth" value="66" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="inDataWidth" value="66" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0"
     as="avalon_st_adapter" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:altera_avalon_st_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:error_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:23.1:inBitsPerSymbol=66,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="add_kernel_wrapper:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="23.1"
   name="add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="66" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/haoyanwa/Documents/oneAPI-samples/DirectProgramming/C++SYCL_FPGA/Tutorials/Tools/platform_designer/add_quartus/add_kernel_wrapper/synthesis/submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga/23.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="add_kernel_wrapper">queue size: 0 starting:error_adapter "submodules/add_kernel_wrapper_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
