verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/seven_seg_15.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/decoder_16.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/counter_14.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/stateCounter_18.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_12.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multi_seven_seg_3.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_13.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_11.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_10.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_9.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/shifter_auto_6.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/reset_conditioner_2.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/multiplier_auto_7.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/compare_auto_8.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/boolean_auto_5.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/alu_1.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/adder_auto_4.v"
verilog work "C:/Users/x-cla/Documents/mojo/ALUtest/work/planAhead/ALUtest/ALUtest.srcs/sources_1/imports/verilog/mojo_top_0.v"
