
Cadence Innovus(TM) Implementation System.
Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
Options:	
Date:		Wed Mar 22 16:09:32 2023
Host:		ieng6-ece-03.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 0 @ 2.00GHz 20480KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	19.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW

Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Wed Mar 22 16:10:09 2023
viaInitial ends at Wed Mar 22 16:10:09 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading WC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib.
Read 811 cells in library tcbn65gpluswc.
Library reading multithread flow ended.
Starting library reading in 'Multi-threaded flow' (with '8' threads)
Reading BC_LIB timing library /home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib.
Read 811 cells in library tcbn65gplusbc.
Library reading multithread flow ended.
*** End library_loading (cpu=0.11min, real=0.03min, mem=74.0M, fe_cpu=0.44min, fe_real=0.65min, fe_mem=780.4M) ***
#% Begin Load netlist data ... (date=03/22 16:10:11, mem=518.3M)
*** Begin netlist parsing (mem=780.4M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../dualcore.out.v'

*** Memory Usage v#1 (Current mem = 784.398M, initial mem = 283.785M) ***
*** End netlist parsing (cpu=0:00:00.3, real=0:00:00.0, mem=784.4M) ***
#% End Load netlist data ... (date=03/22 16:10:11, total cpu=0:00:00.4, real=0:00:00.0, peak res=546.7M, current mem=546.7M)
Set top cell to dualcore.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell dualcore ...
*** Netlist is unique.
** info: there are 1851 modules.
** info: there are 38153 stdCell insts.

*** Memory Usage v#1 (Current mem = 829.312M, initial mem = 283.785M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=0:00:28.2, real=0:00:41.0, peak res=788.1M, current mem=788.1M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).

INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=832.2M, current mem=832.2M)
Current (total cpu=0:00:28.4, real=0:00:41.0, peak res=832.2M, current mem=832.2M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
*** Message Summary: 1634 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 8 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Starting delay calculation for Setup views
AAE DB initialization (MEM=1416.84 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=1438.7)
Total number of fetched objects 40097
End delay calculation. (MEM=1886.23 CPU=0:00:04.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=1803.15 CPU=0:00:06.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:04.0 totSessionCpu=0:00:40.8 mem=1771.1M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.313  | -1.313  |  0.341  | -0.364  |
|           TNS (ns):| -1248.3 |-393.248 |  0.000  |-890.555 |
|    Violating Paths:|  8331   |  3814   |    0    |  4693   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

Density: 49.996%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 13.4 sec
Total Real time: 6.0 sec
Total Memory Usage: 1425.628906 Mbytes
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
38153 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
38153 new gnd-pin connections were made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 16:10:19, mem=1042.9M)

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 16:10:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1044.8M, current mem=1044.8M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 16:10:19, mem=1044.8M)

Initialize fgc environment(mem: 1425.6M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1425.6M)
Stripe generation is complete.
vias are now being generated.
addStripe created 40 wires.
ViaGen created 240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       80       |        0       |
|  VIA2  |       80       |        0       |
|  VIA3  |       80       |        0       |
|   M4   |       40       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 16:10:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=1045.6M, current mem=1045.6M)
<CMD> sroute
#% Begin sroute (date=03/22 16:10:19, mem=1045.6M)
*** Begin SPECIAL ROUTE on Wed Mar 22 16:10:19 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2570.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 191 used
Read in 191 components
  191 core components: 191 unplaced, 0 placed, 0 fixed
Read in 304 logical pins
Read in 304 nets
Read in 2 special nets, 2 routed
Read in 382 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 628
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 314
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 2579.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 942 wires.
ViaGen created 19468 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       942      |       NA       |
|  VIA1  |      6908      |        0       |
|  VIA2  |      6280      |        0       |
|  VIA3  |      6280      |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 16:10:21, total cpu=0:00:01.6, real=0:00:02.0, peak res=1059.2M, current mem=1059.2M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* rst* inst_core* mem_in_*}
Successfully spread [102] pins.
editPin : finished (cpu = 0:00:01.1 real = 0:00:01.0, mem = 1465.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {norm_gate s_valid* norm_valid psum_norm* out_core* }
Successfully spread [202] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1465.9M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/22 16:10:22, mem=1100.6M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 232.500    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 233.300    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 234.100    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 234.900    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 235.700    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 236.500    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 237.300    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 238.100    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 238.900    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 239.700    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 240.500    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 241.300    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 242.100    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 242.900    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 243.700    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 244.500    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 245.300    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 246.100    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 246.900    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 247.700    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 248.500    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 249.300    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 250.100    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 250.900    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 251.700    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 252.500    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 253.300    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 254.100    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 254.900    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 255.700    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 256.500    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 257.300    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 258.100    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 258.900    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 259.700    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 260.500    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 261.300    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 262.100    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 262.900    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 263.700    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 264.500    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 265.300    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 266.100    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 266.900    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 267.700    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 268.500    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 269.300    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 270.100    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 270.900    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 271.700    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 272.500    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 273.300    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 274.100    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 274.900    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 275.700    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 276.500    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 277.300    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 278.100    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 278.900    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 279.700    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 280.500    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 281.300    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 282.100    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 282.900    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 283.700    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 284.500    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 285.300    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 286.100    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 286.900    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 287.700    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 288.500    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 289.300    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 290.100    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 290.900    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 291.700    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 292.500    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 293.300    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 294.100    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 294.900    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 295.700    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 296.500    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 297.300    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 298.100    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 298.900    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 299.700    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 300.500    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 301.300    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 302.100    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 302.900    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 303.700    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 304.500    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 305.300    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 306.100    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 306.900    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 307.700    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 308.500    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 309.300    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 310.100    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 310.900    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 311.700    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 312.500    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 313.300    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 314.100    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 314.900    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 315.700    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 316.500    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 317.300    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 318.100    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 318.900    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 319.700    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 320.500    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 321.300    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 322.100    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 322.900    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 323.700    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 324.500    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 325.300    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 326.100    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 326.900    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 327.700    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 328.500    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 329.300    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 330.100    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 330.900    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 331.700    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 332.500    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 333.300    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 334.100    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 334.900    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 335.700    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 336.500    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 337.300    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 338.100    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 338.900    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 339.700    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 340.500    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 341.300    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 342.100    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 342.900    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 343.700    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 344.500    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 345.300    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 346.100    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 346.900    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 347.700    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 348.500    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 349.300    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 350.100    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 350.900    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 351.700    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 352.500    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 353.300    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 354.100    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 354.900    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 355.700    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 356.500    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 357.300    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 358.100    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 358.900    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 359.700    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 360.500    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 361.300    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 362.100    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 362.900    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 363.700    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 364.500    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 365.300    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 366.100    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 366.900    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 367.700    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 368.500    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 369.300    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 370.100    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 370.900    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 371.700    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 372.500    0.000 2 )
Moving Pin [norm_gate] to LEGAL location ( 211.700    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 212.500    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 213.300    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 214.900    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 215.700    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 216.500    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 217.300    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 218.100    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 218.900    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 219.700    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 220.500    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 221.300    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 222.100    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 222.900    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 223.700    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 224.500    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 225.300    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 226.100    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 226.900    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 227.700    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 228.500    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 229.300    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 230.100    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 230.900    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 231.700    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 214.100    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 304
	Legally Assigned Pins              : 304
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
202 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/22 16:10:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1100.6M, current mem=1100.3M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 16:10:22, mem=1100.3M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 16:10:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1100.5M, current mem=1100.5M)
<CMD> saveDesign floorplan.enc
#% Begin save design ... (date=03/22 16:10:22, mem=1100.6M)
% Begin Save ccopt configuration ... (date=03/22 16:10:22, mem=1103.6M)
% End Save ccopt configuration ... (date=03/22 16:10:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1104.5M, current mem=1104.5M)
% Begin Save netlist data ... (date=03/22 16:10:22, mem=1104.5M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 16:10:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=1108.0M, current mem=1108.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 16:10:22, mem=1108.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 16:10:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=1109.0M, current mem=1109.0M)
% Begin Save clock tree data ... (date=03/22 16:10:23, mem=1120.1M)
% End Save clock tree data ... (date=03/22 16:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1120.2M, current mem=1120.2M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Saving property file floorplan.enc.dat.tmp/dualcore.prop
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=1560.1M) ***
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=1560.1M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1544.1M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 16:10:23, mem=1122.7M)
% End Save power constraints data ... (date=03/22 16:10:23, total cpu=0:00:00.0, real=0:00:00.0, peak res=1122.8M, current mem=1122.8M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 16:10:26, total cpu=0:00:02.4, real=0:00:04.0, peak res=1123.2M, current mem=1123.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
-place_design_floorplan_mode false         # bool, default=false
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 651 instances (buffers/inverters) removed
*       :      3 instances of type 'INVD8' removed
*       :      2 instances of type 'INVD6' removed
*       :      1 instance  of type 'INVD4' removed
*       :      2 instances of type 'INVD3' removed
*       :      9 instances of type 'INVD2' removed
*       :    108 instances of type 'INVD1' removed
*       :    291 instances of type 'INVD0' removed
*       :      1 instance  of type 'CKND8' removed
*       :      1 instance  of type 'CKND6' removed
*       :     10 instances of type 'CKND4' removed
*       :      6 instances of type 'CKND3' removed
*       :     50 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKND16' removed
*       :      3 instances of type 'CKND12' removed
*       :      3 instances of type 'CKBD4' removed
*       :      4 instances of type 'CKBD2' removed
*       :      9 instances of type 'CKBD1' removed
*       :      6 instances of type 'BUFFD8' removed
*       :      3 instances of type 'BUFFD6' removed
*       :     14 instances of type 'BUFFD3' removed
*       :     16 instances of type 'BUFFD2' removed
*       :      2 instances of type 'BUFFD16' removed
*       :     94 instances of type 'BUFFD1' removed
*       :     12 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.


Power Net Detected:
        Voltage	    Name
             0V	    VSS
           0.9V	    VDD
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD
clk2(1000MHz) clk1(1000MHz) 
Starting Levelizing
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT)
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 10%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 20%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 30%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 40%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 50%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 60%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 70%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 80%
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT): 90%

Finished Levelizing
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT)

Starting Activity Propagation
2023-Mar-22 16:10:31 (2023-Mar-22 23:10:31 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2023-Mar-22 16:10:32 (2023-Mar-22 23:10:32 GMT): 10%
2023-Mar-22 16:10:32 (2023-Mar-22 23:10:32 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:10:32 (2023-Mar-22 23:10:32 GMT)
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 28769 (72.9%) nets
3		: 5946 (15.1%) nets
4     -	14	: 4062 (10.3%) nets
15    -	39	: 569 (1.4%) nets
40    -	79	: 58 (0.1%) nets
80    -	159	: 81 (0.2%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 2 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=37622 (0 fixed + 37622 movable) #buf cell=0 #inv cell=4241 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=39489 #term=135133 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 37622 single + 0 double + 0 multi
Total standard cell length = 87.9228 (mm), area = 0.1583 (mm^2)
Average module density = 0.500.
Density for the design = 0.500.
       = stdcell_area 439614 sites (158261 um^2) / alloc_area 878726 sites (316341 um^2).
Pin Density = 0.1529.
            = total # of pins 135133 / total area 883599.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 2.007e+05 (7.60e+04 1.25e+05)
              Est.  stn bbox = 2.379e+05 (1.06e+05 1.32e+05)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 1748.0M
Iteration  2: Total net bbox = 2.007e+05 (7.60e+04 1.25e+05)
              Est.  stn bbox = 2.379e+05 (1.06e+05 1.32e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 1748.0M
*** Finished SKP initialization (cpu=0:00:14.4, real=0:00:09.0)***
Iteration  3: Total net bbox = 2.135e+05 (8.45e+04 1.29e+05)
              Est.  stn bbox = 2.715e+05 (1.17e+05 1.54e+05)
              cpu = 0:00:31.7 real = 0:00:15.0 mem = 2556.3M
Iteration  4: Total net bbox = 3.203e+05 (1.15e+05 2.05e+05)
              Est.  stn bbox = 4.149e+05 (1.47e+05 2.68e+05)
              cpu = 0:01:29 real = 0:00:25.0 mem = 2647.0M
Iteration  5: Total net bbox = 3.203e+05 (1.15e+05 2.05e+05)
              Est.  stn bbox = 4.149e+05 (1.47e+05 2.68e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2647.0M
Iteration  6: Total net bbox = 3.836e+05 (1.80e+05 2.03e+05)
              Est.  stn bbox = 5.317e+05 (2.50e+05 2.82e+05)
              cpu = 0:00:52.3 real = 0:00:14.0 mem = 2661.1M
Iteration  7: Total net bbox = 4.024e+05 (1.97e+05 2.05e+05)
              Est.  stn bbox = 5.503e+05 (2.66e+05 2.84e+05)
              cpu = 0:00:01.7 real = 0:00:01.0 mem = 2310.1M
Iteration  8: Total net bbox = 4.024e+05 (1.97e+05 2.05e+05)
              Est.  stn bbox = 5.503e+05 (2.66e+05 2.84e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2310.1M
Iteration  9: Total net bbox = 4.399e+05 (2.18e+05 2.22e+05)
              Est.  stn bbox = 6.041e+05 (2.97e+05 3.07e+05)
              cpu = 0:00:51.9 real = 0:00:16.0 mem = 2295.1M
Iteration 10: Total net bbox = 4.399e+05 (2.18e+05 2.22e+05)
              Est.  stn bbox = 6.041e+05 (2.97e+05 3.07e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2295.1M
Iteration 11: Total net bbox = 4.493e+05 (2.22e+05 2.27e+05)
              Est.  stn bbox = 6.168e+05 (3.02e+05 3.15e+05)
              cpu = 0:00:46.9 real = 0:00:14.0 mem = 2299.2M
Iteration 12: Total net bbox = 4.493e+05 (2.22e+05 2.27e+05)
              Est.  stn bbox = 6.168e+05 (3.02e+05 3.15e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2299.2M
Iteration 13: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
              Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
              cpu = 0:03:15 real = 0:00:54.0 mem = 2324.9M
Iteration 14: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
              Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 2324.9M
Iteration 15: Total net bbox = 4.931e+05 (2.40e+05 2.53e+05)
              Est.  stn bbox = 6.544e+05 (3.17e+05 3.38e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2324.9M
Finished Global Placement (cpu=0:07:51, real=0:02:23, mem=2324.9M)
0 delay mode for cte disabled.
Info: 1 clock gating cells identified, 1 (on average) moved 7/7
net ignore based on current view = 0
*** Starting refinePlace (0:08:50 mem=1988.8M) ***
Total net bbox length = 4.931e+05 (2.398e+05 2.532e+05) (ext = 2.620e+04)
Move report: Detail placement moves 37622 insts, mean move: 1.03 um, max move: 22.82 um
	Max move on inst (core2_inst/psum_mem_instance/Q_reg_35_): (396.42, 41.16) --> (405.40, 55.00)
	Runtime: CPU: 0:00:09.6 REAL: 0:00:05.0 MEM: 1988.8MB
Summary Report:
Instances move: 37622 (out of 37622 movable)
Instances flipped: 0
Mean displacement: 1.03 um
Max displacement: 22.82 um (Instance: core2_inst/psum_mem_instance/Q_reg_35_) (396.418, 41.16) -> (405.4, 55)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Total net bbox length = 4.697e+05 (2.152e+05 2.546e+05) (ext = 2.635e+04)
Runtime: CPU: 0:00:09.7 REAL: 0:00:05.0 MEM: 1988.8MB
*** Finished refinePlace (0:08:59 mem=1988.8M) ***
*** Finished Initial Placement (cpu=0:08:02, real=0:02:29, mem=1985.1M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 1985.12 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1985.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39489 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.149016e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        97( 0.09%)         5( 0.00%)   ( 0.10%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         5( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              105( 0.01%)         5( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.82 seconds, mem = 1985.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[NR-eGR]     M2  (2V) length: 2.709506e+05um, number of vias: 202886
[NR-eGR]     M3  (3H) length: 2.772788e+05um, number of vias: 5107
[NR-eGR]     M4  (4V) length: 6.320361e+04um, number of vias: 1143
[NR-eGR]     M5  (5H) length: 2.179460e+04um, number of vias: 355
[NR-eGR]     M6  (6V) length: 6.912800e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 1.924000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 5.120000e+01um, number of vias: 0
[NR-eGR] Total length: 6.403840e+05um, number of vias: 344328
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.599940e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.44 seconds, mem = 1805.1M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.5, real=0:00:01.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 8:14, real = 0: 2:38, mem = 1795.1M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1295.6M, totSessionCpu=0:09:03 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:08, real = 0:00:03, mem = 1638.7M, totSessionCpu=0:09:10 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2103.14 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2133.51 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2133.51 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=39489  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39489 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 39489 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.239520e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       128( 0.12%)         6( 0.01%)   ( 0.13%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        10( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              141( 0.02%)         6( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 134829
[NR-eGR]     M2  (2V) length: 2.723001e+05um, number of vias: 202499
[NR-eGR]     M3  (3H) length: 2.796875e+05um, number of vias: 5304
[NR-eGR]     M4  (4V) length: 6.499704e+04um, number of vias: 1259
[NR-eGR]     M5  (5H) length: 2.405640e+04um, number of vias: 377
[NR-eGR]     M6  (6V) length: 7.938510e+03um, number of vias: 8
[NR-eGR]     M7  (7H) length: 3.456000e+02um, number of vias: 6
[NR-eGR]     M8  (8V) length: 2.484000e+02um, number of vias: 0
[NR-eGR] Total length: 6.495735e+05um, number of vias: 344282
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.819300e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.59 sec, Real: 1.50 sec, Curr Mem: 2142.26 MB )
Extraction called for design 'dualcore' of instances=37622 and nets=39622 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2124.262M)
** Profile ** Start :  cpu=0:00:00.0, mem=2124.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=2127.9M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2226.6)
Total number of fetched objects 39566
End delay calculation. (MEM=2584.52 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2584.52 CPU=0:00:07.9 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.1 real=0:00:02.0 totSessionCpu=0:09:25 mem=2552.5M)
** Profile ** Overall slacks :  cpu=0:00:11.4, mem=2560.5M
** Profile ** DRVs :  cpu=0:00:01.3, mem=2583.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -8.843  |
|           TNS (ns):|-15289.9 |
|    Violating Paths:|  13423  |
|          All Paths:|  17969  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    541 (541)     |   -0.289   |    542 (542)     |
|   max_tran     |   1417 (20488)   |   -6.530   |   1417 (20493)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.753%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=2583.0M
**optDesign ... cpu = 0:00:24, real = 0:00:09, mem = 1790.0M, totSessionCpu=0:09:27 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2259.5M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2259.5M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1811.60MB/3507.43MB/1811.61MB)

Begin Processing Timing Window Data for Power Calculation

clk2(1000MHz) clk1(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1811.61MB/3507.43MB/1811.61MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1811.62MB/3507.43MB/1811.62MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT)
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 10%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 20%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 30%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 40%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 50%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 60%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 70%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 80%
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT): 90%

Finished Levelizing
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT)

Starting Activity Propagation
2023-Mar-22 16:13:15 (2023-Mar-22 23:13:15 GMT)
2023-Mar-22 16:13:16 (2023-Mar-22 23:13:16 GMT): 10%
2023-Mar-22 16:13:16 (2023-Mar-22 23:13:16 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:13:17 (2023-Mar-22 23:13:17 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1812.66MB/3508.43MB/1812.66MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:13:17 (2023-Mar-22 23:13:17 GMT)
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 10%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 20%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 30%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 40%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 50%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 60%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 70%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 80%
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT): 90%

Finished Calculating power
2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=1814.81MB/3572.44MB/1814.81MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1814.81MB/3572.44MB/1814.87MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=1814.87MB/3572.44MB/1814.87MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1814.88MB/3572.44MB/1814.88MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:13:18 (2023-Mar-22 23:13:18 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       98.45129381 	   80.3109%
Total Switching Power:      23.09605341 	   18.8404%
Total Leakage Power:         1.04032148 	    0.8486%
Total Power:               122.58766917
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         82.68        3.41      0.5767       86.67        70.7
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07     6.2e-07
Combinational                      15.77       19.69      0.4636       35.92        29.3
Clock (Combinational)           0.001312           0   8.076e-06     0.00132    0.001077
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              98.45        23.1        1.04       122.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      98.45        23.1        1.04       122.6         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001312           0   8.076e-06     0.00132    0.001077
-----------------------------------------------------------------------------------------
Total                           0.001312           0   8.076e-06     0.00132    0.001077
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:     normalizer_inst/U8152 (NR2D8):           0.0473
*              Highest Leakage Power:     normalizer_inst/U8466 (ND3D8):        0.0001962
*                Total Cap:      1.90789e-10 F
*                Total instances in design: 37622
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=1825.16MB/3584.69MB/1825.27MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -9.393 ns

 133 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        133          0        133

 133 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:11.7 real=0:00:06.0 mem=2650.0M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:40.8/0:03:48.2 (2.5), mem = 2650.0M
(I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477

Footprint cell information for calculating maxBufDist
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells


Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :2858.0M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :2858.0M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :2858.0M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :2858.0M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :2858.0M)
CPU of: netlist preparation :0:00:00.1 (mem :2858.0M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :2858.0M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
*** AreaOpt [finish] : cpu/real = 0:00:05.4/0:00:04.9 (1.1), totSession cpu/real = 0:09:46.2/0:03:53.1 (2.5), mem = 2650.0M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt high fanout net optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:47.4/0:03:53.8 (2.5), mem = 2405.3M
(I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
(I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
*** DrvOpt [finish] : cpu/real = 0:00:05.5/0:00:04.6 (1.2), totSession cpu/real = 0:09:53.0/0:03:58.3 (2.5), mem = 2405.3M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:09:53.1/0:03:58.5 (2.5), mem = 2405.3M
(I,S,L,T): WC_VIEW: 98.7461, 22.7131, 1.01801, 122.477
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1709| 23310|    -6.67|   689|   689|    -0.30|     0|     0|     0|     0|    -9.39|-15303.55|       0|       0|       0|  49.63|          |         |
|     7|    77|    -0.12|     7|     7|    -0.00|     0|     0|     0|     0|    -5.32| -3824.88|     242|       0|     609|  49.97| 0:00:03.0|  2976.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.32| -3402.51|       1|       0|       7|  49.97| 0:00:00.0|  2976.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:14.1 real=0:00:04.0 mem=2976.5M) ***

(I,S,L,T): WC_VIEW: 97.3556, 22.8192, 1.03363, 121.208
*** DrvOpt [finish] : cpu/real = 0:00:18.5/0:00:07.4 (2.5), totSession cpu/real = 0:10:11.6/0:04:05.8 (2.5), mem = 2768.5M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:09, real = 0:00:35, mem = 1923.3M, totSessionCpu=0:10:12 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:10:12.2/0:04:06.5 (2.5), mem = 2463.0M
(I,S,L,T): WC_VIEW: 97.3556, 22.8192, 1.03363, 121.208
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 133 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.324  TNS Slack -3402.512 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.324|-3402.512|    49.97%|   0:00:00.0| 2692.2M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -4.468|-1582.013|    50.28%|   0:00:07.0| 3166.1M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.918| -705.554|    50.64%|   0:00:04.0| 3188.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.918| -705.554|    50.64%|   0:00:01.0| 3188.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.409| -233.990|    50.99%|   0:00:06.0| 3188.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.160| -174.433|    51.08%|   0:00:04.0| 3207.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.150| -146.166|    51.14%|   0:00:01.0| 3207.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.150| -146.166|    51.14%|   0:00:01.0| 3207.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -3.025| -107.710|    51.20%|   0:00:01.0| 3207.7M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.909|  -96.272|    51.24%|   0:00:03.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.897|  -91.347|    51.28%|   0:00:01.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.897|  -91.347|    51.28%|   0:00:00.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.833|  -80.277|    51.30%|   0:00:01.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.784|  -77.629|    51.32%|   0:00:02.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.784|  -74.997|    51.36%|   0:00:00.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.784|  -74.997|    51.36%|   0:00:01.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.740|  -72.505|    51.38%|   0:00:00.0| 3226.8M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.699|  -70.554|    51.40%|   0:00:02.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.701|  -69.818|    51.41%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.701|  -69.818|    51.41%|   0:00:00.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.674|  -68.936|    51.43%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.664|  -68.869|    51.44%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.651|  -68.225|    51.45%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.651|  -68.225|    51.45%|   0:00:00.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.618|  -67.657|    51.47%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.612|  -67.334|    51.47%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.612|  -67.318|    51.49%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.612|  -67.318|    51.49%|   0:00:00.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.583|  -66.363|    51.50%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.583|  -66.280|    51.50%|   0:00:01.0| 3303.1M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:03:11 real=0:00:44.0 mem=3303.1M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:03:11 real=0:00:44.0 mem=3303.1M) ***
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.583  TNS Slack -66.280 
(I,S,L,T): WC_VIEW: 98.8291, 23.95, 1.16185, 123.941
*** SetupOpt [finish] : cpu/real = 0:03:22.0/0:00:54.9 (3.7), totSession cpu/real = 0:13:34.2/0:05:01.4 (2.7), mem = 3093.6M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.583
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:36.2/0:05:03.3 (2.7), mem = 2833.6M
(I,S,L,T): WC_VIEW: 98.8291, 23.95, 1.16185, 123.941
Reclaim Optimization WNS Slack -2.583  TNS Slack -66.280 Density 51.50
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.50%|        -|  -2.583| -66.280|   0:00:00.0| 2833.6M|
|    51.45%|      266|  -2.582| -66.175|   0:00:05.0| 3138.9M|
|    51.45%|        8|  -2.582| -66.174|   0:00:01.0| 3138.9M|
|    51.45%|        0|  -2.582| -66.174|   0:00:00.0| 3138.9M|
|    51.39%|      103|  -2.580| -65.903|   0:00:01.0| 3138.9M|
|    51.00%|     1029|  -2.554| -64.940|   0:00:09.0| 3138.9M|
|    50.95%|      170|  -2.553| -64.920|   0:00:01.0| 3138.9M|
|    50.95%|       13|  -2.553| -64.920|   0:00:01.0| 3138.9M|
|    50.95%|        1|  -2.553| -64.920|   0:00:00.0| 3138.9M|
|    50.95%|        0|  -2.553| -64.920|   0:00:00.0| 3138.9M|
|    50.95%|        0|  -2.553| -64.920|   0:00:00.0| 3138.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -2.554  TNS Slack -64.920 Density 50.95
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:55.9) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 98.7005, 23.6931, 1.13483, 123.528
*** AreaOpt [finish] : cpu/real = 0:00:55.1/0:00:20.1 (2.7), totSession cpu/real = 0:14:31.2/0:05:23.3 (2.7), mem = 3138.9M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:56, real=0:00:21, mem=2623.91M, totSessionCpu=0:14:31).

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2656.28 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2656.28 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40245  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40211 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40211 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.192720e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        98( 0.10%)         4( 0.00%)   ( 0.10%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         8( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              108( 0.01%)         4( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.96 seconds, mem = 2665.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.8, real=0:00:03.0)***
Iteration  8: Total net bbox = 4.376e+05 (2.11e+05 2.27e+05)
              Est.  stn bbox = 5.859e+05 (2.82e+05 3.04e+05)
              cpu = 0:00:45.4 real = 0:00:13.0 mem = 3397.0M
Iteration  9: Total net bbox = 4.601e+05 (2.24e+05 2.36e+05)
              Est.  stn bbox = 6.102e+05 (2.96e+05 3.14e+05)
              cpu = 0:01:57 real = 0:00:32.0 mem = 3395.2M
Iteration 10: Total net bbox = 4.721e+05 (2.29e+05 2.43e+05)
              Est.  stn bbox = 6.205e+05 (3.01e+05 3.20e+05)
              cpu = 0:00:53.3 real = 0:00:15.0 mem = 3302.3M
Iteration 11: Total net bbox = 4.910e+05 (2.38e+05 2.53e+05)
              Est.  stn bbox = 6.384e+05 (3.08e+05 3.30e+05)
              cpu = 0:00:28.8 real = 0:00:08.0 mem = 3306.3M
Iteration 12: Total net bbox = 4.957e+05 (2.40e+05 2.55e+05)
              Est.  stn bbox = 6.434e+05 (3.11e+05 3.32e+05)
              cpu = 0:00:22.1 real = 0:00:06.0 mem = 3311.4M
Move report: Timing Driven Placement moves 38378 insts, mean move: 14.12 um, max move: 238.88 um
	Max move on inst (core2_inst/U5): (124.00, 260.20) --> (239.57, 136.89)

Finished Incremental Placement (cpu=0:04:50, real=0:01:27, mem=3051.6M)
*** Starting refinePlace (0:19:25 mem=3055.3M) ***
Total net bbox length = 5.076e+05 (2.509e+05 2.567e+05) (ext = 2.653e+04)
Move report: Detail placement moves 38378 insts, mean move: 0.86 um, max move: 46.25 um
	Max move on inst (gclk_inst1/U3): (300.64, 36.79) --> (254.60, 37.00)
	Runtime: CPU: 0:00:07.8 REAL: 0:00:03.0 MEM: 3055.3MB
Summary Report:
Instances move: 38378 (out of 38378 movable)
Instances flipped: 0
Mean displacement: 0.86 um
Max displacement: 46.25 um (Instance: gclk_inst1/U3) (300.643, 36.7895) -> (254.6, 37)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKAN2D0
Total net bbox length = 4.826e+05 (2.235e+05 2.592e+05) (ext = 2.658e+04)
Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 3055.3MB
*** Finished refinePlace (0:19:33 mem=3055.3M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3055.31 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3055.31 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40245  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40245 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40245 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.967450e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       102( 0.10%)         8( 0.01%)   ( 0.11%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         6( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              110( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.93 seconds, mem = 3055.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136309
[NR-eGR]     M2  (2V) length: 2.595879e+05um, number of vias: 203277
[NR-eGR]     M3  (3H) length: 2.660869e+05um, number of vias: 6031
[NR-eGR]     M4  (4V) length: 6.402558e+04um, number of vias: 1418
[NR-eGR]     M5  (5H) length: 2.393740e+04um, number of vias: 482
[NR-eGR]     M6  (6V) length: 9.166035e+03um, number of vias: 10
[NR-eGR]     M7  (7H) length: 3.446000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.560000e+01um, number of vias: 0
[NR-eGR] Total length: 6.231740e+05um, number of vias: 347531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.612880e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.52 seconds, mem = 2979.3M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:05:03, real=0:01:34)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2639.5M)
Extraction called for design 'dualcore' of instances=38378 and nets=40383 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2639.543M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:10:35, real = 0:03:30, mem = 1825.9M, totSessionCpu=0:19:38 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2540.93)
Total number of fetched objects 40322
End delay calculation. (MEM=2873.76 CPU=0:00:05.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2873.76 CPU=0:00:07.6 REAL=0:00:01.0)
*** Timing NOT met, worst failing slack is -2.530
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:19:54.9/0:07:05.7 (2.8), mem = 2841.8M
(I,S,L,T): WC_VIEW: 98.675, 22.8507, 1.13483, 122.66
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.530 TNS Slack -94.412 Density 50.95
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.172|-29.589|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-2.530|-65.362|
|HEPG      |-2.530|-65.362|
|All Paths |-2.530|-94.412|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.530|   -2.530| -65.362|  -94.412|    50.95%|   0:00:01.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.526|   -2.526| -64.358|  -93.408|    50.95%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.519|   -2.519| -64.249|  -93.300|    50.95%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.507|   -2.507| -64.133|  -93.184|    50.95%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.490|   -2.490| -63.785|  -92.835|    50.95%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.462|   -2.462| -63.329|  -92.380|    50.95%|   0:00:00.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.446|   -2.446| -63.031|  -92.081|    50.96%|   0:00:01.0| 3085.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.429|   -2.429| -62.750|  -91.800|    50.96%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -2.418|   -2.418| -62.591|  -91.642|    50.96%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.402|   -2.402| -62.155|  -91.205|    50.96%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.397|   -2.397| -61.985|  -91.036|    50.96%|   0:00:01.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.391|   -2.391| -61.746|  -90.797|    50.96%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.385|   -2.385| -61.553|  -90.604|    50.97%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.373|   -2.373| -61.461|  -90.512|    50.97%|   0:00:00.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.368|   -2.368| -61.361|  -90.412|    50.97%|   0:00:01.0| 3123.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.363|   -2.363| -61.161|  -90.211|    50.97%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.358|   -2.358| -61.037|  -90.088|    50.97%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.352|   -2.352| -60.914|  -89.964|    50.97%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.341|   -2.341| -60.787|  -89.838|    50.97%|   0:00:01.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.336|   -2.336| -60.619|  -89.670|    50.97%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.330|   -2.330| -60.506|  -89.557|    50.97%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.318|   -2.318| -60.297|  -89.348|    50.98%|   0:00:01.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.315|   -2.315| -60.131|  -89.181|    50.98%|   0:00:00.0| 3131.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.310|   -2.310| -60.050|  -89.100|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.306|   -2.306| -60.014|  -89.065|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.300|   -2.300| -59.842|  -88.893|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.296|   -2.296| -59.745|  -88.796|    50.98%|   0:00:01.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294| -59.585|  -88.635|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.294|   -2.294| -59.529|  -88.580|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.278|   -2.278| -59.414|  -88.465|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.273|   -2.273| -59.405|  -88.455|    50.98%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.270|   -2.270| -59.351|  -88.402|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.270|   -2.270| -59.338|  -88.389|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.270|   -2.270| -59.337|  -88.388|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.266|   -2.266| -59.262|  -88.313|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.262|   -2.262| -59.179|  -88.229|    50.99%|   0:00:01.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.262|   -2.262| -59.161|  -88.212|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.256|   -2.256| -59.000|  -88.051|    50.99%|   0:00:00.0| 3139.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.256|   -2.256| -58.974|  -88.025|    50.99%|   0:00:00.0| 3147.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.254|   -2.254| -58.968|  -88.019|    50.99%|   0:00:00.0| 3147.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.251|   -2.251| -58.753|  -87.804|    51.00%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.250|   -2.250| -58.674|  -87.725|    51.00%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.250|   -2.250| -58.668|  -87.718|    51.00%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.250|   -2.250| -58.619|  -87.670|    51.00%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.247|   -2.247| -58.481|  -87.532|    51.00%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.241|   -2.241| -58.417|  -87.468|    51.01%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.241|   -2.241| -58.404|  -87.454|    51.01%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.235|   -2.235| -58.269|  -87.320|    51.01%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.235|   -2.235| -58.229|  -87.280|    51.01%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.229|   -2.229| -58.026|  -87.077|    51.01%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.229|   -2.229| -58.009|  -87.060|    51.01%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.218|   -2.218| -57.713|  -86.763|    51.02%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.218|   -2.218| -57.559|  -86.609|    51.02%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.210|   -2.210| -57.443|  -86.494|    51.03%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.210|   -2.210| -57.362|  -86.412|    51.03%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.205|   -2.205| -57.241|  -86.292|    51.03%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.205|   -2.205| -57.194|  -86.245|    51.03%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.200|   -2.200| -57.018|  -86.069|    51.04%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.197|   -2.197| -57.014|  -86.065|    51.04%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.197|   -2.197| -56.972|  -86.022|    51.04%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.194|   -2.194| -56.917|  -85.968|    51.04%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.194|   -2.194| -56.897|  -85.948|    51.04%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.190|   -2.190| -56.875|  -85.926|    51.04%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.190|   -2.190| -56.848|  -85.899|    51.04%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.179|   -2.179| -56.631|  -85.682|    51.05%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.178|   -2.178| -56.606|  -85.656|    51.05%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.173|   -2.173| -56.416|  -85.467|    51.05%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.173|   -2.173| -56.399|  -85.450|    51.05%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.166|   -2.166| -56.265|  -85.316|    51.06%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.166|   -2.166| -56.217|  -85.267|    51.06%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.157|   -2.157| -56.009|  -85.060|    51.07%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.159|   -2.159| -55.993|  -85.044|    51.07%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.157|   -2.157| -55.925|  -84.976|    51.07%|   0:00:00.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.154|   -2.154| -55.872|  -84.923|    51.07%|   0:00:01.0| 3155.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.150|   -2.150| -55.829|  -84.879|    51.07%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.150|   -2.150| -55.828|  -84.879|    51.07%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.144|   -2.144| -55.538|  -84.589|    51.08%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.141|   -2.141| -55.505|  -84.556|    51.08%|   0:00:01.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.141|   -2.141| -55.500|  -84.550|    51.08%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.138|   -2.138| -55.350|  -84.400|    51.08%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.137|   -2.137| -55.330|  -84.381|    51.08%|   0:00:00.0| 3163.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.132|   -2.132| -55.171|  -84.222|    51.09%|   0:00:01.0| 3158.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.131|   -2.131| -55.179|  -84.230|    51.09%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -2.124|   -2.124| -54.969|  -84.020|    51.10%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.124|   -2.124| -54.965|  -84.016|    51.10%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.119|   -2.119| -54.789|  -83.839|    51.11%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.119|   -2.119| -54.749|  -83.800|    51.11%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.117|   -2.117| -54.614|  -83.665|    51.11%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.115|   -2.115| -54.569|  -83.620|    51.11%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.110|   -2.110| -54.409|  -83.460|    51.12%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.110|   -2.110| -54.408|  -83.458|    51.12%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.100|   -2.100| -54.208|  -83.259|    51.13%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.098|   -2.098| -54.192|  -83.242|    51.13%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.098|   -2.098| -54.190|  -83.241|    51.13%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.091|   -2.091| -54.155|  -83.206|    51.14%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.091|   -2.091| -54.119|  -83.170|    51.14%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.091|   -2.091| -54.118|  -83.169|    51.14%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.084|   -2.084| -53.873|  -82.924|    51.15%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.083|   -2.083| -53.839|  -82.890|    51.15%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.075|   -2.075| -53.730|  -82.780|    51.16%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.075|   -2.075| -53.715|  -82.766|    51.16%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.075|   -2.075| -53.713|  -82.764|    51.16%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.075|   -2.075| -53.627|  -82.677|    51.17%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.074|   -2.074| -53.579|  -82.630|    51.18%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.074|   -2.074| -53.567|  -82.618|    51.18%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.065|   -2.065| -53.353|  -82.404|    51.18%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.065|   -2.065| -53.351|  -82.402|    51.19%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.061|   -2.061| -53.203|  -82.254|    51.20%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.061|   -2.061| -53.201|  -82.251|    51.20%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.056|   -2.056| -53.082|  -82.132|    51.21%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.056|   -2.056| -53.068|  -82.118|    51.21%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.056|   -2.056| -53.066|  -82.117|    51.21%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.051|   -2.051| -52.986|  -82.037|    51.22%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.049|   -2.049| -52.928|  -81.978|    51.22%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.049|   -2.049| -52.899|  -81.950|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.049|   -2.049| -52.898|  -81.949|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.047|   -2.047| -52.862|  -81.912|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.044|   -2.044| -52.849|  -81.900|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.044|   -2.044| -52.836|  -81.886|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.044|   -2.044| -52.835|  -81.886|    51.23%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.038|   -2.038| -52.728|  -81.778|    51.25%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.038|   -2.038| -52.688|  -81.739|    51.25%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.033|   -2.033| -52.596|  -81.647|    51.26%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.030|   -2.030| -52.500|  -81.551|    51.26%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.030|   -2.030| -52.475|  -81.526|    51.26%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -52.414|  -81.465|    51.27%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.026|   -2.026| -52.411|  -81.462|    51.27%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.023|   -2.023| -52.388|  -81.438|    51.27%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.024|   -2.024| -52.385|  -81.436|    51.27%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.020|   -2.020| -52.210|  -81.261|    51.28%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.019|   -2.019| -52.192|  -81.242|    51.28%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.019|   -2.019| -52.160|  -81.211|    51.28%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.017|   -2.017| -52.088|  -81.138|    51.29%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.017|   -2.017| -52.064|  -81.115|    51.29%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -52.008|  -81.058|    51.30%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.012|   -2.012| -51.985|  -81.035|    51.30%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.012|   -2.012| -51.984|  -81.035|    51.30%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.008|   -2.008| -51.959|  -81.009|    51.31%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.004|   -2.004| -51.909|  -80.960|    51.32%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.004|   -2.004| -51.890|  -80.941|    51.32%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.001|   -2.001| -51.871|  -80.922|    51.32%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.998|   -1.998| -51.715|  -80.766|    51.33%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.998|   -1.998| -51.690|  -80.740|    51.33%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.994|   -1.994| -51.626|  -80.677|    51.34%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.993|   -1.993| -51.581|  -80.632|    51.34%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.991|   -1.991| -51.480|  -80.531|    51.34%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.991|   -1.991| -51.469|  -80.520|    51.34%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -51.366|  -80.417|    51.35%|   0:00:01.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -51.366|  -80.417|    51.35%|   0:00:00.0| 3166.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.978|   -1.978| -51.223|  -80.274|    51.36%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.978|   -1.978| -51.173|  -80.223|    51.36%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -50.989|  -80.040|    51.37%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -50.987|  -80.038|    51.37%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.972|   -1.972| -50.876|  -79.926|    51.37%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.970|   -1.970| -50.784|  -79.834|    51.37%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.966|   -1.966| -50.699|  -79.750|    51.38%|   0:00:01.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.966|   -1.966| -50.698|  -79.749|    51.38%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.967|   -1.967| -50.634|  -79.685|    51.39%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.962|   -1.962| -50.604|  -79.655|    51.39%|   0:00:00.0| 3174.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.962|   -1.962| -50.567|  -79.618|    51.40%|   0:00:01.0| 3212.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.957|   -1.957| -50.527|  -79.578|    51.40%|   0:00:01.0| 3212.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.956|   -1.956| -50.461|  -79.512|    51.41%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.956|   -1.956| -50.445|  -79.496|    51.41%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -50.297|  -79.347|    51.42%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -50.299|  -79.349|    51.42%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.947|   -1.947| -50.231|  -79.282|    51.42%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.943|   -1.943| -50.129|  -79.179|    51.43%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.942|   -1.942| -50.090|  -79.141|    51.45%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.940|   -1.940| -50.082|  -79.132|    51.45%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.940|   -1.940| -50.080|  -79.131|    51.45%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.938|   -1.938| -50.073|  -79.123|    51.46%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.938|   -1.938| -50.069|  -79.120|    51.46%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.937|   -1.937| -50.019|  -79.070|    51.46%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.937|   -1.937| -50.015|  -79.065|    51.46%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.934|   -1.934| -49.946|  -78.997|    51.47%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.934|   -1.934| -49.945|  -78.995|    51.47%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.933|   -1.933| -49.877|  -78.928|    51.47%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.930|   -1.930| -49.863|  -78.914|    51.48%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.929|   -1.929| -49.821|  -78.872|    51.48%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.929|   -1.929| -49.817|  -78.867|    51.48%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.927|   -1.927| -49.778|  -78.828|    51.48%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.926|   -1.926| -49.717|  -78.768|    51.49%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.925|   -1.925| -49.648|  -78.699|    51.50%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.924|   -1.924| -49.638|  -78.689|    51.51%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.924|   -1.924| -49.630|  -78.681|    51.51%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.921|   -1.921| -49.609|  -78.660|    51.51%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.921|   -1.921| -49.606|  -78.656|    51.51%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.918|   -1.918| -49.534|  -78.585|    51.51%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.505|  -78.555|    51.51%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.501|  -78.551|    51.51%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.419|  -78.470|    51.52%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.403|  -78.453|    51.52%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.396|  -78.447|    51.52%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.343|  -78.394|    51.53%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -49.298|  -78.348|    51.53%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.297|  -78.348|    51.53%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.293|  -78.344|    51.53%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.278|  -78.329|    51.54%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.278|  -78.328|    51.54%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.237|  -78.288|    51.55%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.229|  -78.280|    51.55%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.210|  -78.260|    51.55%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.202|  -78.253|    51.55%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.197|  -78.247|    51.55%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.171|  -78.222|    51.56%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.165|  -78.216|    51.56%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.125|  -78.176|    51.57%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.124|  -78.175|    51.57%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.918|   -1.918| -49.109|  -78.160|    51.57%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.081|  -78.131|    51.58%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.079|  -78.130|    51.58%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.025|  -78.076|    51.59%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.024|  -78.074|    51.59%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -49.009|  -78.060|    51.59%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -48.999|  -78.049|    51.59%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -48.979|  -78.030|    51.60%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -48.954|  -78.005|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.918|   -1.918| -48.940|  -77.990|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.919|  -77.970|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.909|  -77.959|    51.60%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.881|  -77.932|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.861|  -77.912|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.860|  -77.911|    51.60%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.834|  -77.885|    51.61%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.919|   -1.919| -48.809|  -77.860|    51.61%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.919|   -1.919| -48.784|  -77.835|    51.61%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.771|  -77.821|    51.61%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.919|   -1.919| -48.694|  -77.745|    51.62%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.918|   -1.918| -48.687|  -77.737|    51.62%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.918|   -1.918| -48.650|  -77.700|    51.63%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.918|   -1.918| -48.646|  -77.697|    51.63%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.918|   -1.918| -48.640|  -77.691|    51.63%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.918|   -1.918| -48.625|  -77.675|    51.63%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.918|   -1.918| -48.624|  -77.674|    51.64%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.918|   -1.918| -48.612|  -77.662|    51.64%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.918|   -1.918| -48.599|  -77.649|    51.64%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.918|   -1.918| -48.592|  -77.643|    51.64%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.918|   -1.918| -48.555|  -77.605|    51.64%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.918|   -1.918| -48.580|  -77.631|    51.64%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.919|   -1.919| -48.560|  -77.611|    51.64%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.919|   -1.919| -48.555|  -77.606|    51.65%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.919|   -1.919| -48.526|  -77.576|    51.65%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.919|   -1.919| -48.521|  -77.572|    51.65%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.919|   -1.919| -48.520|  -77.571|    51.65%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.919|   -1.919| -48.488|  -77.538|    51.65%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.919|   -1.919| -48.398|  -77.449|    51.65%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.919|   -1.919| -48.300|  -77.350|    51.66%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.919|   -1.919| -48.263|  -77.314|    51.66%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.919|   -1.919| -48.149|  -77.200|    51.66%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.919|   -1.919| -48.149|  -77.200|    51.66%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.919|   -1.919| -48.106|  -77.157|    51.66%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.919|   -1.919| -48.077|  -77.128|    51.67%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.919|   -1.919| -48.053|  -77.104|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__8_/D              |
|  -1.919|   -1.919| -48.050|  -77.101|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.919|   -1.919| -48.047|  -77.098|    51.67%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.919|   -1.919| -48.044|  -77.095|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.919|   -1.919| -48.045|  -77.095|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.919|   -1.919| -47.917|  -76.967|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.919|   -1.919| -47.872|  -76.922|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.919|   -1.919| -47.850|  -76.901|    51.67%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.919|   -1.919| -47.462|  -76.505|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -47.140|  -76.173|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -46.897|  -75.919|    51.67%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -46.370|  -75.412|    51.68%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -46.284|  -75.326|    51.68%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -46.048|  -75.123|    51.69%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.919|   -1.919| -45.618|  -74.691|    51.69%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -45.281|  -74.353|    51.70%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.796|  -73.867|    51.71%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.707|  -73.778|    51.71%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.419|  -73.491|    51.71%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.360|  -73.431|    51.71%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.200|  -73.271|    51.72%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.146|  -73.217|    51.72%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -44.044|  -73.115|    51.72%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -43.768|  -72.821|    51.72%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -43.631|  -72.683|    51.73%|   0:00:01.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -43.438|  -72.488|    51.73%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -43.158|  -72.265|    51.74%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.919|   -1.919| -43.065|  -72.172|    51.74%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -43.053|  -72.141|    51.74%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -42.606|  -71.695|    51.76%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.919|   -1.919| -42.603|  -71.692|    51.76%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.919|   -1.919| -42.468|  -71.557|    51.77%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.919|   -1.919| -42.468|  -71.557|    51.77%|   0:00:00.0| 3236.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:08 real=0:01:24 mem=3236.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:09 real=0:01:24 mem=3236.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.172|-29.151|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-1.919|-42.468|
|HEPG      |-1.919|-42.468|
|All Paths |-1.919|-71.557|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.919 TNS Slack -71.557 Density 51.77
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:24:15.5/0:08:41.2 (2.8), mem = 3236.7M
(I,S,L,T): WC_VIEW: 100.148, 24.1441, 1.17687, 125.469
Reclaim Optimization WNS Slack -1.919  TNS Slack -71.557 Density 51.77
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.77%|        -|  -1.919| -71.557|   0:00:00.0| 3236.7M|
|    51.75%|       29|  -1.917| -66.475|   0:00:02.0| 3236.7M|
|    51.64%|      456|  -1.907| -66.299|   0:00:08.0| 3236.7M|
|    51.64%|        9|  -1.907| -66.200|   0:00:00.0| 3236.7M|
|    51.64%|        0|  -1.907| -66.200|   0:00:00.0| 3236.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.907  TNS Slack -66.200 Density 51.64
**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:28.2) (real = 0:00:11.0) **
(I,S,L,T): WC_VIEW: 99.9799, 24.0262, 1.1704, 125.177
*** AreaOpt [finish] : cpu/real = 0:00:28.4/0:00:12.2 (2.3), totSession cpu/real = 0:24:43.9/0:08:53.3 (2.8), mem = 3236.7M
End: Area Reclaim Optimization (cpu=0:00:28, real=0:00:12, mem=3190.72M, totSessionCpu=0:24:44).
** GigaOpt Optimizer WNS Slack -1.907 TNS Slack -66.200 Density 51.64
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.173|-23.599|
|reg2cgate | 0.289|  0.000|
|reg2reg   |-1.907|-42.717|
|HEPG      |-1.907|-42.717|
|All Paths |-1.907|-66.200|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
0 Ndr or Layer constraints added by optimization 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:04:38 real=0:01:37 mem=3190.7M) ***

(I,S,L,T): WC_VIEW: 99.9799, 24.0262, 1.1704, 125.177
*** SetupOpt [finish] : cpu/real = 0:04:49.9/0:01:48.4 (2.7), totSession cpu/real = 0:24:44.8/0:08:54.2 (2.8), mem = 2982.8M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 2707.12 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2707.12 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40451  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40450 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40450 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.980644e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       138( 0.13%)         4( 0.00%)         8( 0.01%)         3( 0.00%)   ( 0.15%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              150( 0.02%)         4( 0.00%)         8( 0.00%)         3( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.04 seconds, mem = 2716.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:07.9, real=0:00:03.0)***
Iteration  8: Total net bbox = 4.436e+05 (2.16e+05 2.27e+05)
              Est.  stn bbox = 5.913e+05 (2.87e+05 3.04e+05)
              cpu = 0:00:26.9 real = 0:00:09.0 mem = 3488.2M
Iteration  9: Total net bbox = 4.613e+05 (2.25e+05 2.37e+05)
              Est.  stn bbox = 6.109e+05 (2.97e+05 3.14e+05)
              cpu = 0:01:46 real = 0:00:30.0 mem = 3480.2M
Iteration 10: Total net bbox = 4.729e+05 (2.29e+05 2.43e+05)
              Est.  stn bbox = 6.211e+05 (3.01e+05 3.20e+05)
              cpu = 0:00:48.3 real = 0:00:14.0 mem = 3391.5M
Iteration 11: Total net bbox = 4.923e+05 (2.38e+05 2.55e+05)
              Est.  stn bbox = 6.392e+05 (3.08e+05 3.31e+05)
              cpu = 0:00:29.9 real = 0:00:09.0 mem = 3396.6M
Iteration 12: Total net bbox = 4.971e+05 (2.41e+05 2.56e+05)
              Est.  stn bbox = 6.443e+05 (3.11e+05 3.33e+05)
              cpu = 0:00:21.5 real = 0:00:06.0 mem = 3399.7M
Move report: Timing Driven Placement moves 38599 insts, mean move: 4.57 um, max move: 88.53 um
	Max move on inst (core2_inst/U5): (239.60, 136.00) --> (320.93, 128.80)

Finished Incremental Placement (cpu=0:04:16, real=0:01:19, mem=3140.0M)
*** Starting refinePlace (0:29:03 mem=3143.7M) ***
Total net bbox length = 5.092e+05 (2.513e+05 2.579e+05) (ext = 2.676e+04)
Move report: Detail placement moves 38599 insts, mean move: 0.84 um, max move: 23.51 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182): (432.59, 362.68) --> (409.20, 362.80)
	Runtime: CPU: 0:00:07.6 REAL: 0:00:03.0 MEM: 3143.7MB
Summary Report:
Instances move: 38599 (out of 38599 movable)
Instances flipped: 0
Mean displacement: 0.84 um
Max displacement: 23.51 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/FE_OFC1363_q_temp_182) (432.589, 362.675) -> (409.2, 362.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 4.835e+05 (2.235e+05 2.600e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:07.7 REAL: 0:00:03.0 MEM: 3143.7MB
*** Finished refinePlace (0:29:11 mem=3143.7M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3143.68 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3143.68 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40451  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40451 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 40451 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.971266e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       156( 0.15%)         8( 0.01%)   ( 0.16%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         9( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              167( 0.02%)         8( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.02 seconds, mem = 3143.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136857
[NR-eGR]     M2  (2V) length: 2.591942e+05um, number of vias: 203321
[NR-eGR]     M3  (3H) length: 2.665091e+05um, number of vias: 5934
[NR-eGR]     M4  (4V) length: 6.470741e+04um, number of vias: 1275
[NR-eGR]     M5  (5H) length: 2.332080e+04um, number of vias: 391
[NR-eGR]     M6  (6V) length: 9.305020e+03um, number of vias: 4
[NR-eGR]     M7  (7H) length: 1.622000e+02um, number of vias: 4
[NR-eGR]     M8  (8V) length: 2.560000e+01um, number of vias: 0
[NR-eGR] Total length: 6.232244e+05um, number of vias: 347786
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.632580e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 3069.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:04:28, real=0:01:26)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2729.9M)
Extraction called for design 'dualcore' of instances=38599 and nets=40589 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:01.0  MEM: 2729.910M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:20:13, real = 0:06:52, mem = 1858.5M, totSessionCpu=0:29:16 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=2603.25)
Total number of fetched objects 40528
End delay calculation. (MEM=2955.16 CPU=0:00:05.8 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2955.16 CPU=0:00:07.7 REAL=0:00:01.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -2.016
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:29:30.0/0:10:26.9 (2.8), mem = 2955.2M
(I,S,L,T): WC_VIEW: 99.9802, 24.0027, 1.1704, 125.153
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.016 TNS Slack -74.852 Density 51.64
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.124|-28.501|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-2.016|-46.502|
|HEPG      |-2.016|-46.502|
|All Paths |-2.016|-74.852|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.016|   -2.016| -46.502|  -74.852|    51.64%|   0:00:00.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.995|   -1.995| -46.381|  -74.731|    51.64%|   0:00:01.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.986|   -1.986| -46.276|  -74.626|    51.64%|   0:00:00.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.975|   -1.975| -46.128|  -74.478|    51.64%|   0:00:00.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.967|   -1.967| -46.061|  -74.410|    51.64%|   0:00:01.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.960|   -1.960| -45.917|  -74.267|    51.65%|   0:00:00.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.952|   -1.952| -45.617|  -73.967|    51.65%|   0:00:00.0| 3166.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.944|   -1.944| -45.514|  -73.863|    51.65%|   0:00:01.0| 3193.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.940|   -1.940| -45.156|  -73.506|    51.65%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.930|   -1.930| -45.058|  -73.408|    51.65%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -45.032|  -73.382|    51.66%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -44.914|  -73.263|    51.66%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -44.909|  -73.258|    51.66%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.920|   -1.920| -44.833|  -73.182|    51.67%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.917|   -1.917| -44.702|  -73.052|    51.67%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.918|   -1.918| -44.638|  -72.988|    51.67%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.905|   -1.905| -44.465|  -72.815|    51.67%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.905|   -1.905| -44.373|  -72.723|    51.67%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.904|   -1.904| -44.365|  -72.715|    51.67%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.895|   -1.895| -44.124|  -72.474|    51.68%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.890|   -1.890| -44.049|  -72.399|    51.68%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.888|   -1.888| -43.968|  -72.318|    51.68%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.888|   -1.888| -43.907|  -72.257|    51.69%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.881|   -1.881| -43.674|  -72.024|    51.69%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.873|   -1.873| -43.487|  -71.837|    51.70%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.873|   -1.873| -43.437|  -71.787|    51.70%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.866|   -1.866| -43.300|  -71.650|    51.71%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.856|   -1.856| -43.104|  -71.454|    51.73%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.855|   -1.855| -43.049|  -71.399|    51.73%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.853|   -1.853| -42.957|  -71.307|    51.75%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.851|   -1.851| -42.935|  -71.284|    51.75%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.851|   -1.851| -42.916|  -71.266|    51.75%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.843|   -1.843| -42.731|  -71.080|    51.75%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.844|   -1.844| -42.691|  -71.041|    51.75%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.836|   -1.836| -42.618|  -70.967|    51.77%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.835|   -1.835| -42.601|  -70.951|    51.77%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.836|   -1.836| -42.595|  -70.945|    51.77%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.830|   -1.830| -42.320|  -70.670|    51.80%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.828|   -1.828| -42.300|  -70.650|    51.80%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.828|   -1.828| -42.297|  -70.646|    51.80%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.825|   -1.825| -42.197|  -70.547|    51.81%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.826|   -1.826| -42.196|  -70.545|    51.81%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.821|   -1.821| -42.150|  -70.500|    51.81%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.821|   -1.821| -42.140|  -70.490|    51.82%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.818|   -1.818| -42.013|  -70.363|    51.83%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.816|   -1.816| -41.986|  -70.336|    51.83%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.810|   -1.810| -41.846|  -70.195|    51.84%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.810|   -1.810| -41.841|  -70.190|    51.85%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.804|   -1.804| -41.714|  -70.064|    51.87%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.804|   -1.804| -41.705|  -70.055|    51.87%|   0:00:01.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.800|   -1.800| -41.553|  -69.903|    51.89%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.800|   -1.800| -41.544|  -69.894|    51.89%|   0:00:00.0| 3241.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.792|   -1.792| -41.363|  -69.713|    51.90%|   0:00:01.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.792|   -1.792| -41.352|  -69.702|    51.90%|   0:00:01.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.788|   -1.788| -41.152|  -69.502|    51.92%|   0:00:00.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.788|   -1.788| -41.151|  -69.501|    51.92%|   0:00:00.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.785|   -1.785| -41.043|  -69.393|    51.93%|   0:00:01.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.781|   -1.781| -40.974|  -69.324|    51.93%|   0:00:00.0| 3261.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.777|   -1.777| -40.858|  -69.208|    51.94%|   0:00:01.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.772|   -1.772| -40.803|  -69.153|    51.95%|   0:00:00.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.772|   -1.772| -40.799|  -69.149|    51.96%|   0:00:01.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.771|   -1.771| -40.641|  -68.991|    51.97%|   0:00:00.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -40.615|  -68.965|    51.98%|   0:00:00.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.763|   -1.763| -40.550|  -68.900|    51.98%|   0:00:01.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.760|   -1.760| -40.472|  -68.822|    52.00%|   0:00:00.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.760|   -1.760| -40.459|  -68.809|    52.00%|   0:00:01.0| 3269.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.752|   -1.752| -40.225|  -68.575|    52.01%|   0:00:00.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.750|   -1.750| -40.202|  -68.552|    52.02%|   0:00:01.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.747|   -1.747| -40.172|  -68.522|    52.03%|   0:00:01.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.746|   -1.746| -40.079|  -68.429|    52.04%|   0:00:00.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.739|   -1.739| -40.036|  -68.385|    52.04%|   0:00:01.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.739|   -1.739| -40.014|  -68.364|    52.04%|   0:00:00.0| 3307.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.737|   -1.737| -39.958|  -68.308|    52.06%|   0:00:03.0| 3310.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.736|   -1.736| -39.952|  -68.302|    52.06%|   0:00:00.0| 3310.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.735|   -1.735| -39.917|  -68.267|    52.07%|   0:00:00.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.733|   -1.733| -39.861|  -68.210|    52.07%|   0:00:01.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.732|   -1.732| -39.793|  -68.143|    52.08%|   0:00:01.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.732|   -1.732| -39.784|  -68.133|    52.08%|   0:00:00.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.725|   -1.725| -39.708|  -68.058|    52.08%|   0:00:00.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.724|   -1.724| -39.665|  -68.015|    52.09%|   0:00:01.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.724|   -1.724| -39.656|  -68.005|    52.09%|   0:00:00.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.722|   -1.722| -39.613|  -67.963|    52.10%|   0:00:01.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.719|   -1.719| -39.544|  -67.894|    52.10%|   0:00:01.0| 3329.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.717|   -1.717| -39.515|  -67.865|    52.10%|   0:00:02.0| 3327.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.715|   -1.715| -39.454|  -67.804|    52.10%|   0:00:00.0| 3327.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.712|   -1.712| -39.412|  -67.762|    52.10%|   0:00:04.0| 3337.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.709|   -1.709| -39.388|  -67.738|    52.10%|   0:00:04.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.708|   -1.708| -39.326|  -67.676|    52.10%|   0:00:05.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.704|   -1.704| -39.239|  -67.589|    52.11%|   0:00:00.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.701|   -1.701| -39.234|  -67.583|    52.11%|   0:00:01.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.701|   -1.701| -39.152|  -67.502|    52.11%|   0:00:01.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.697|   -1.697| -39.107|  -67.457|    52.11%|   0:00:00.0| 3392.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.694|   -1.694| -39.050|  -67.400|    52.11%|   0:00:01.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.693|   -1.693| -39.014|  -67.364|    52.12%|   0:00:01.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.693|   -1.693| -39.009|  -67.359|    52.12%|   0:00:01.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.689|   -1.689| -38.941|  -67.291|    52.12%|   0:00:00.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.687|   -1.687| -38.879|  -67.229|    52.12%|   0:00:02.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.685|   -1.685| -38.874|  -67.224|    52.12%|   0:00:02.0| 3389.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.685|   -1.685| -38.869|  -67.218|    52.13%|   0:00:03.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.682|   -1.682| -38.798|  -67.148|    52.15%|   0:00:01.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.681|   -1.681| -38.740|  -67.090|    52.15%|   0:00:01.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.678|   -1.678| -38.702|  -67.052|    52.15%|   0:00:00.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.676|   -1.676| -38.614|  -66.964|    52.16%|   0:00:02.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.671|   -1.671| -38.575|  -66.925|    52.16%|   0:00:01.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.670|   -1.670| -38.476|  -66.826|    52.17%|   0:00:03.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.666|   -1.666| -38.391|  -66.741|    52.18%|   0:00:01.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.666|   -1.666| -38.387|  -66.737|    52.18%|   0:00:02.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.663|   -1.663| -38.321|  -66.671|    52.20%|   0:00:00.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.662|   -1.662| -38.326|  -66.675|    52.20%|   0:00:02.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.662|   -1.662| -38.291|  -66.641|    52.20%|   0:00:02.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.661|   -1.661| -38.216|  -66.566|    52.22%|   0:00:01.0| 3509.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.661|   -1.661| -38.200|  -66.550|    52.22%|   0:00:05.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.656|   -1.656| -38.145|  -66.495|    52.23%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.655|   -1.655| -38.118|  -66.467|    52.23%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.654|   -1.654| -38.078|  -66.428|    52.23%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.653|   -1.653| -38.079|  -66.429|    52.24%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.654|   -1.654| -38.077|  -66.427|    52.24%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.652|   -1.652| -37.920|  -66.270|    52.27%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.650|   -1.650| -37.894|  -66.244|    52.27%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.645|   -1.645| -37.860|  -66.210|    52.28%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.645|   -1.645| -37.806|  -66.156|    52.30%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.643|   -1.643| -37.733|  -66.083|    52.30%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.643|   -1.643| -37.695|  -66.045|    52.30%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.642|   -1.642| -37.696|  -66.046|    52.30%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.642|   -1.642| -37.695|  -66.044|    52.30%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.640|   -1.640| -37.705|  -66.055|    52.32%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.639|   -1.639| -37.699|  -66.049|    52.32%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.639|   -1.639| -37.664|  -66.014|    52.32%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.639|   -1.639| -37.648|  -65.998|    52.33%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.637|   -1.637| -37.647|  -65.996|    52.33%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.635|   -1.635| -37.624|  -65.974|    52.33%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.635|   -1.635| -37.622|  -65.972|    52.33%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.634|   -1.634| -37.603|  -65.953|    52.36%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.633|   -1.633| -37.599|  -65.949|    52.36%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.633|   -1.633| -37.598|  -65.948|    52.36%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.630|   -1.630| -37.592|  -65.942|    52.37%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.629|   -1.629| -37.592|  -65.941|    52.37%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.629|   -1.629| -37.587|  -65.936|    52.37%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.627|   -1.627| -37.568|  -65.918|    52.38%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.627|   -1.627| -37.568|  -65.918|    52.38%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.623|   -1.623| -37.521|  -65.870|    52.38%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.623|   -1.623| -37.512|  -65.861|    52.38%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.623|   -1.623| -37.510|  -65.860|    52.38%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.618|   -1.618| -37.521|  -65.871|    52.40%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.619|   -1.619| -37.470|  -65.820|    52.41%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.619|   -1.619| -37.462|  -65.812|    52.41%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.619|   -1.619| -37.406|  -65.756|    52.42%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.616|   -1.616| -37.376|  -65.726|    52.42%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.615|   -1.615| -37.373|  -65.723|    52.43%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.615|   -1.615| -37.372|  -65.722|    52.43%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.613|   -1.613| -37.297|  -65.647|    52.44%|   0:00:02.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.611|   -1.611| -37.172|  -65.522|    52.44%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.611|   -1.611| -37.162|  -65.511|    52.44%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.611|   -1.611| -37.148|  -65.498|    52.44%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.611|   -1.611| -37.148|  -65.498|    52.44%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.608|   -1.608| -37.234|  -65.583|    52.58%|   0:00:05.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.608|   -1.608| -37.234|  -65.583|    52.58%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.607|   -1.607| -37.205|  -65.555|    52.58%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.604|   -1.604| -37.205|  -65.554|    52.58%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.603|   -1.603| -37.203|  -65.553|    52.58%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.602|   -1.602| -37.172|  -65.522|    52.58%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.601|   -1.601| -37.167|  -65.517|    52.58%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.601|   -1.601| -37.156|  -65.506|    52.58%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.601|   -1.601| -37.154|  -65.504|    52.58%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.135|  -65.485|    52.67%|   0:00:04.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.112|  -65.462|    52.67%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.087|  -65.437|    52.67%|   0:00:00.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.055|  -65.405|    52.69%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.602|   -1.602| -37.058|  -65.407|    52.69%|   0:00:01.0| 3588.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:14 real=0:02:19 mem=3588.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.124|   -1.602| -28.501|  -65.407|    52.69%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory2_reg_13_/E     |
|  -0.105|   -1.602| -21.566|  -58.472|    52.69%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_0_/E                                           |
|  -0.094|   -1.602| -19.925|  -56.832|    52.69%|   0:00:01.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_5_/E                                           |
|  -0.078|   -1.602| -18.796|  -55.702|    52.69%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -0.068|   -1.602| -16.481|  -53.437|    52.69%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_9_/E                                           |
|  -0.064|   -1.602| -12.365|  -49.322|    52.69%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q0_ |
|        |         |        |         |          |            |        |          |         | reg_6_/D                                           |
|  -0.056|   -1.602|  -9.239|  -46.249|    52.70%|   0:00:01.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_6_/E                                           |
|  -0.047|   -1.602|  -7.240|  -44.253|    52.70%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
|  -0.039|   -1.602|  -7.220|  -44.233|    52.70%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_21_/D           |
|  -0.033|   -1.602|  -3.638|  -40.673|    52.70%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
|  -0.024|   -1.602|  -3.471|  -40.505|    52.70%|   0:00:01.0| 3588.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_86_/D           |
|  -0.024|   -1.602|  -2.055|  -39.106|    52.70%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
|  -0.023|   -1.602|  -1.364|  -38.415|    52.70%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_68_/D           |
|  -0.018|   -1.602|  -1.320|  -38.371|    52.71%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_23_/D           |
|  -0.008|   -1.602|  -0.299|  -37.350|    52.71%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_15_/D           |
|  -0.004|   -1.602|  -0.008|  -37.055|    52.71%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_17_/D           |
|   0.001|   -1.602|   0.000|  -37.048|    52.72%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_46_/D           |
|   0.003|   -1.602|   0.000|  -37.048|    52.72%|   0:00:01.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_4_/E                                           |
|   0.010|   -1.602|   0.000|  -37.048|    52.72%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_48_/D           |
|   0.014|   -1.602|   0.000|  -37.048|    52.73%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_0_/E                                           |
|   0.017|   -1.602|   0.000|  -37.048|    52.74%|   0:00:01.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
|   0.017|   -1.602|   0.000|  -37.048|    52.74%|   0:00:00.0| 3588.9M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:13.3 real=0:00:06.0 mem=3588.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:27 real=0:02:25 mem=3588.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.602|-37.048|
|HEPG      |-1.602|-37.048|
|All Paths |-1.602|-37.048|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.602 TNS Slack -37.048 Density 52.74
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:40:10.3/0:13:04.8 (3.1), mem = 3588.9M
(I,S,L,T): WC_VIEW: 101.672, 25.5022, 1.21953, 128.394
Reclaim Optimization WNS Slack -1.602  TNS Slack -37.048 Density 52.74
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    52.74%|        -|  -1.602| -37.048|   0:00:00.0| 3588.9M|
|    52.72%|       37|  -1.601| -36.918|   0:00:01.0| 3588.9M|
|    52.55%|      695|  -1.591| -36.588|   0:00:10.0| 3588.9M|
|    52.55%|       11|  -1.591| -36.588|   0:00:00.0| 3588.9M|
|    52.55%|        1|  -1.591| -36.588|   0:00:00.0| 3588.9M|
|    52.55%|        0|  -1.591| -36.588|   0:00:01.0| 3588.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.591  TNS Slack -36.588 Density 52.55
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 163 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:33.8) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 101.468, 25.3303, 1.21006, 128.008
*** AreaOpt [finish] : cpu/real = 0:00:34.0/0:00:13.9 (2.5), totSession cpu/real = 0:40:44.4/0:13:18.6 (3.1), mem = 3588.9M
End: Area Reclaim Optimization (cpu=0:00:34, real=0:00:14, mem=3413.95M, totSessionCpu=0:40:44).
*** Starting refinePlace (0:40:45 mem=3413.9M) ***
Total net bbox length = 4.868e+05 (2.259e+05 2.610e+05) (ext = 2.684e+04)
Move report: Timing Driven Placement moves 5556 insts, mean move: 1.87 um, max move: 15.60 um
	Max move on inst (normalizer_inst/FE_OFC2821_n7811): (343.80, 247.60) --> (339.00, 236.80)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:04.0 MEM: 3452.0MB
Move report: Detail placement moves 5105 insts, mean move: 0.45 um, max move: 3.60 um
	Max move on inst (normalizer_inst/U9762): (481.40, 238.60) --> (483.20, 240.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3452.0MB
Summary Report:
Instances move: 8018 (out of 38933 movable)
Instances flipped: 192
Mean displacement: 1.48 um
Max displacement: 15.60 um (Instance: normalizer_inst/FE_OFC2821_n7811) (343.8, 247.6) -> (339, 236.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.893e+05 (2.282e+05 2.611e+05) (ext = 2.684e+04)
Runtime: CPU: 0:00:08.7 REAL: 0:00:04.0 MEM: 3452.0MB
*** Finished refinePlace (0:40:54 mem=3452.0M) ***
Finished re-routing un-routed nets (0:00:00.0 3452.1M)


Density : 0.5255
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:10.1 real=0:00:05.0 mem=3452.1M) ***
** GigaOpt Optimizer WNS Slack -1.591 TNS Slack -36.588 Density 52.55
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.591|-36.588|
|HEPG      |-1.591|-36.588|
|All Paths |-1.591|-36.588|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.591|   -1.591| -36.588|  -36.588|    52.55%|   0:00:01.0| 3452.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.571|   -1.571| -36.310|  -36.310|    52.58%|   0:00:18.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.568|   -1.568| -36.135|  -36.135|    52.61%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.568|   -1.568| -36.135|  -36.135|    52.61%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.567|   -1.567| -36.102|  -36.102|    52.62%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.561|   -1.561| -36.091|  -36.091|    52.62%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.561|   -1.561| -36.069|  -36.069|    52.62%|   0:00:05.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.561|   -1.561| -36.065|  -36.065|    52.62%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.555|   -1.555| -35.878|  -35.878|    52.65%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.555|   -1.555| -35.889|  -35.889|    52.65%|   0:00:02.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.549|   -1.549| -35.727|  -35.727|    52.69%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.549|   -1.549| -35.727|  -35.727|    52.69%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.543|   -1.543| -35.547|  -35.547|    52.72%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.543|   -1.543| -35.532|  -35.532|    52.72%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.548|   -1.548| -35.395|  -35.395|    52.74%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.541|   -1.541| -35.435|  -35.435|    52.75%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.541|   -1.541| -35.397|  -35.397|    52.75%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.540|   -1.540| -35.389|  -35.389|    52.76%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -35.346|  -35.346|    52.77%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -35.331|  -35.331|    52.77%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.533|   -1.533| -35.192|  -35.192|    52.79%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.527|   -1.527| -35.140|  -35.140|    52.80%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.522|   -1.522| -35.003|  -35.003|    52.85%|   0:00:02.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.522|   -1.522| -34.994|  -34.994|    52.85%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.522|   -1.522| -34.982|  -34.982|    52.85%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.519|   -1.519| -34.917|  -34.917|    52.88%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.516|   -1.516| -34.843|  -34.843|    52.89%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.515|   -1.515| -34.768|  -34.768|    52.93%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.518|   -1.518| -34.768|  -34.768|    52.94%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.513|   -1.513| -34.729|  -34.729|    52.95%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.513|   -1.513| -34.719|  -34.719|    52.95%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.510|   -1.510| -34.603|  -34.603|    52.96%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.510|   -1.510| -34.603|  -34.603|    52.96%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -34.609|  -34.609|    52.99%|   0:00:02.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.508|   -1.508| -34.592|  -34.592|    52.99%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.506|   -1.506| -34.547|  -34.547|    53.01%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.504|   -1.504| -34.446|  -34.446|    53.02%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.503|   -1.503| -34.428|  -34.428|    53.04%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.498|   -1.498| -34.373|  -34.373|    53.05%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.496|   -1.496| -34.302|  -34.302|    53.08%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.494|   -1.494| -34.249|  -34.249|    53.11%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.493|   -1.493| -34.190|  -34.190|    53.12%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.493|   -1.493| -34.159|  -34.159|    53.12%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.490|   -1.490| -34.117|  -34.117|    53.13%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.488|   -1.488| -34.146|  -34.146|    53.15%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.488|   -1.488| -34.127|  -34.127|    53.15%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.488|   -1.488| -34.039|  -34.039|    53.16%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.484|   -1.484| -33.985|  -33.985|    53.16%|   0:00:01.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.484|   -1.484| -33.976|  -33.976|    53.16%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.482|   -1.482| -33.981|  -33.981|    53.19%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.478|   -1.478| -33.859|  -33.859|    53.20%|   0:00:03.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.478|   -1.478| -33.844|  -33.844|    53.20%|   0:00:00.0| 3528.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.476|   -1.476| -33.724|  -33.724|    53.23%|   0:00:03.0| 3564.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.476|   -1.476| -33.722|  -33.722|    53.23%|   0:00:00.0| 3564.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.474|   -1.474| -33.732|  -33.732|    53.24%|   0:00:03.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -33.678|  -33.678|    53.26%|   0:00:00.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.471|   -1.471| -33.634|  -33.634|    53.27%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.468|   -1.468| -33.583|  -33.583|    53.27%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.469|   -1.469| -33.508|  -33.508|    53.27%|   0:00:06.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -33.490|  -33.490|    53.28%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -33.483|  -33.483|    53.29%|   0:00:00.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -33.506|  -33.506|    53.30%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.465|   -1.465| -33.433|  -33.433|    53.31%|   0:00:02.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.465|   -1.465| -33.432|  -33.432|    53.31%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.465|   -1.465| -33.409|  -33.409|    53.31%|   0:00:00.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -33.488|  -33.488|    53.46%|   0:00:08.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -33.479|  -33.479|    53.47%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.467|   -1.467| -33.472|  -33.472|    53.47%|   0:00:00.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -33.464|  -33.464|    53.47%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -33.457|  -33.457|    53.48%|   0:00:01.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.469|   -1.469| -33.518|  -33.518|    53.57%|   0:00:02.0| 3554.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:11 real=0:01:28 mem=3554.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.469|   0.000|  -33.518|    53.57%|   0:00:00.0| 3554.5M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_85_/D           |
|   0.009|   -1.469|   0.000|  -33.518|    53.57%|   0:00:00.0| 3554.5M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_15_/D               |
|   0.015|   -1.469|   0.000|  -33.518|    53.58%|   0:00:00.0| 3554.5M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.469|   0.000|  -33.518|    53.58%|   0:00:00.0| 3554.5M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=3554.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:14 real=0:01:30 mem=3554.5M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.469|-33.518|
|HEPG      |-1.469|-33.518|
|All Paths |-1.469|-33.518|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.469 TNS Slack -33.518 Density 53.58
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:48:08.9/0:14:53.4 (3.2), mem = 3554.5M
(I,S,L,T): WC_VIEW: 103.09, 26.8352, 1.25247, 131.178
Reclaim Optimization WNS Slack -1.469  TNS Slack -33.518 Density 53.58
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.58%|        -|  -1.469| -33.518|   0:00:00.0| 3554.5M|
|    53.56%|       22|  -1.468| -33.479|   0:00:01.0| 3554.5M|
|    53.40%|      648|  -1.455| -33.287|   0:00:09.0| 3554.5M|
|    53.40%|        3|  -1.455| -33.287|   0:00:01.0| 3554.5M|
|    53.40%|        0|  -1.455| -33.287|   0:00:00.0| 3554.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.455  TNS Slack -33.288 Density 53.40
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 191 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.1) (real = 0:00:13.0) **
(I,S,L,T): WC_VIEW: 102.864, 26.6456, 1.24479, 130.754
*** AreaOpt [finish] : cpu/real = 0:00:32.3/0:00:13.4 (2.4), totSession cpu/real = 0:48:41.1/0:15:06.8 (3.2), mem = 3554.5M
End: Area Reclaim Optimization (cpu=0:00:32, real=0:00:13, mem=3421.52M, totSessionCpu=0:48:41).
*** Starting refinePlace (0:48:42 mem=3421.5M) ***
Total net bbox length = 4.906e+05 (2.292e+05 2.614e+05) (ext = 2.684e+04)
Move report: Timing Driven Placement moves 14327 insts, mean move: 4.94 um, max move: 35.20 um
	Max move on inst (normalizer_inst/FE_RC_915_0): (417.80, 211.60) --> (445.80, 204.40)
	Runtime: CPU: 0:00:11.7 REAL: 0:00:04.0 MEM: 3493.0MB
Move report: Detail placement moves 5820 insts, mean move: 0.42 um, max move: 3.20 um
	Max move on inst (normalizer_inst/U12864): (375.20, 150.40) --> (378.40, 150.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3493.0MB
Summary Report:
Instances move: 14480 (out of 39026 movable)
Instances flipped: 30
Mean displacement: 4.91 um
Max displacement: 35.00 um (Instance: normalizer_inst/FE_RC_915_0) (417.8, 211.6) -> (445.6, 204.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 4.971e+05 (2.351e+05 2.620e+05) (ext = 2.680e+04)
Runtime: CPU: 0:00:13.0 REAL: 0:00:06.0 MEM: 3493.0MB
*** Finished refinePlace (0:48:55 mem=3493.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3493.0M)


Density : 0.5340
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.9 real=0:00:07.0 mem=3493.0M) ***
** GigaOpt Optimizer WNS Slack -1.461 TNS Slack -33.424 Density 53.40
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.461|-33.424|
|HEPG      |-1.461|-33.424|
|All Paths |-1.461|-33.424|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.461|   -1.461| -33.424|  -33.424|    53.40%|   0:00:01.0| 3493.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.445|   -1.445| -33.008|  -33.008|    53.48%|   0:00:24.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.446|   -1.446| -32.881|  -32.881|    53.51%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.439|   -1.439| -32.841|  -32.841|    53.52%|   0:00:00.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.438|   -1.438| -32.803|  -32.803|    53.52%|   0:00:04.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.438|   -1.438| -32.789|  -32.789|    53.52%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.437|   -1.437| -32.691|  -32.691|    53.57%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.436|   -1.436| -32.683|  -32.683|    53.57%|   0:00:00.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433| -32.575|  -32.575|    53.60%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.433|   -1.433| -32.572|  -32.572|    53.60%|   0:00:00.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -32.555|  -32.555|    53.61%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -1.430| -32.556|  -32.556|    53.62%|   0:00:01.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -1.430| -32.542|  -32.542|    53.62%|   0:00:00.0| 3588.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.430|   -1.430| -32.519|  -32.519|    53.63%|   0:00:04.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.431|   -1.431| -32.500|  -32.500|    53.64%|   0:00:00.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.426|   -1.426| -32.485|  -32.485|    53.64%|   0:00:00.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.428|   -1.428| -32.386|  -32.386|    53.67%|   0:00:03.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -32.406|  -32.406|    53.91%|   0:00:06.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.435|   -1.435| -32.406|  -32.406|    53.91%|   0:00:01.0| 3586.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:54 real=0:00:49.0 mem=3586.4M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.435|   0.000|  -32.406|    53.91%|   0:00:00.0| 3586.4M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_30_/D               |
|   0.009|   -1.435|   0.000|  -32.406|    53.91%|   0:00:00.0| 3586.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_27_/D           |
|   0.013|   -1.435|   0.000|  -32.403|    53.91%|   0:00:01.0| 3586.4M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_19_/D           |
|   0.015|   -1.435|   0.000|  -32.403|    53.92%|   0:00:00.0| 3605.5M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.435|   0.000|  -32.403|    53.92%|   0:00:00.0| 3605.5M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=3605.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:58 real=0:00:50.0 mem=3605.5M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.435|-32.403|
|HEPG      |-1.435|-32.403|
|All Paths |-1.435|-32.403|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.435 TNS Slack -32.403 Density 53.92
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:53:54.5/0:16:03.9 (3.4), mem = 3605.5M
(I,S,L,T): WC_VIEW: 103.633, 27.4643, 1.26471, 132.362
Reclaim Optimization WNS Slack -1.435  TNS Slack -32.403 Density 53.92
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    53.92%|        -|  -1.435| -32.403|   0:00:00.0| 3605.5M|
|    53.91%|       20|  -1.434| -32.643|   0:00:01.0| 3605.5M|
|    53.75%|      643|  -1.417| -32.455|   0:00:10.0| 3605.5M|
|    53.75%|       11|  -1.417| -32.451|   0:00:00.0| 3605.5M|
|    53.75%|        0|  -1.417| -32.451|   0:00:00.0| 3605.5M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.417  TNS Slack -32.451 Density 53.75
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 193 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:32.7) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 103.41, 27.2655, 1.25713, 131.933
*** AreaOpt [finish] : cpu/real = 0:00:33.0/0:00:13.6 (2.4), totSession cpu/real = 0:54:27.4/0:16:17.4 (3.3), mem = 3605.5M
End: Area Reclaim Optimization (cpu=0:00:33, real=0:00:14, mem=3473.47M, totSessionCpu=0:54:27).
*** Starting refinePlace (0:54:28 mem=3473.5M) ***
Total net bbox length = 4.980e+05 (2.355e+05 2.624e+05) (ext = 2.680e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3473.5MB
Move report: Detail placement moves 4921 insts, mean move: 0.54 um, max move: 4.00 um
	Max move on inst (normalizer_inst/U1105): (457.60, 226.00) --> (459.80, 227.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3492.2MB
Summary Report:
Instances move: 4921 (out of 39082 movable)
Instances flipped: 0
Mean displacement: 0.54 um
Max displacement: 4.00 um (Instance: normalizer_inst/U1105) (457.6, 226) -> (459.8, 227.8)
	Length: 12 sites, height: 1 rows, site name: core, cell type: CKND2D4
Total net bbox length = 4.990e+05 (2.363e+05 2.627e+05) (ext = 2.681e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 3492.2MB
*** Finished refinePlace (0:54:29 mem=3492.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3492.2M)


Density : 0.5375
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=3492.2M) ***
** GigaOpt Optimizer WNS Slack -1.418 TNS Slack -32.497 Density 53.75
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.418|-32.497|
|HEPG      |-1.418|-32.497|
|All Paths |-1.418|-32.497|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.418|   -1.418| -32.497|  -32.497|    53.75%|   0:00:00.0| 3492.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -32.149|  -32.149|    53.83%|   0:00:22.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -32.139|  -32.139|    53.84%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -32.130|  -32.130|    53.85%|   0:00:00.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -32.404|  -32.404|    53.97%|   0:00:11.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.415|   -1.415| -32.343|  -32.343|    53.97%|   0:00:05.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.413|   -1.413| -32.309|  -32.309|    53.97%|   0:00:00.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.412|   -1.412| -32.267|  -32.267|    53.97%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.251|  -32.251|    53.97%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.410|   -1.410| -32.204|  -32.204|    53.97%|   0:00:00.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.407|   -1.407| -32.156|  -32.156|    53.97%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -32.119|  -32.119|    53.98%|   0:00:02.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -32.104|  -32.104|    53.98%|   0:00:03.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -32.092|  -32.092|    53.98%|   0:00:00.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -32.096|  -32.096|    54.08%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.407|   -1.407| -32.090|  -32.090|    54.16%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.407|   -1.407| -32.082|  -32.082|    54.16%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -31.974|  -31.974|    54.21%|   0:00:01.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.407|   -1.407| -31.999|  -31.999|    54.23%|   0:00:00.0| 3677.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:48 real=0:00:52.0 mem=3677.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.407|   0.000|  -31.999|    54.23%|   0:00:00.0| 3677.7M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
|   0.009|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3696.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_64_/D           |
|   0.012|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3696.8M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_64_/D           |
|   0.015|   -1.407|   0.000|  -31.999|    54.24%|   0:00:01.0| 3696.8M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.407|   0.000|  -31.999|    54.24%|   0:00:00.0| 3696.8M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:01.0 mem=3696.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:51 real=0:00:53.0 mem=3696.8M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.407|-31.999|
|HEPG      |-1.407|-31.999|
|All Paths |-1.407|-31.999|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.407 TNS Slack -31.999 Density 54.24
*** Starting refinePlace (0:58:22 mem=3696.8M) ***
Total net bbox length = 5.006e+05 (2.372e+05 2.634e+05) (ext = 2.681e+04)
Move report: Timing Driven Placement moves 13816 insts, mean move: 3.74 um, max move: 46.80 um
	Max move on inst (normalizer_inst/FE_RC_1008_0): (350.00, 222.40) --> (377.00, 242.20)
	Runtime: CPU: 0:00:11.3 REAL: 0:00:05.0 MEM: 3696.8MB
Move report: Detail placement moves 6691 insts, mean move: 0.47 um, max move: 3.60 um
	Max move on inst (core2_inst/psum_mem_instance/U434): (386.00, 103.60) --> (387.80, 105.40)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3696.8MB
Summary Report:
Instances move: 14476 (out of 39194 movable)
Instances flipped: 20
Mean displacement: 3.62 um
Max displacement: 46.80 um (Instance: normalizer_inst/FE_RC_1008_0) (350, 222.4) -> (377, 242.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.030e+05 (2.384e+05 2.646e+05) (ext = 2.682e+04)
Runtime: CPU: 0:00:12.5 REAL: 0:00:05.0 MEM: 3696.8MB
*** Finished refinePlace (0:58:35 mem=3696.8M) ***
Finished re-routing un-routed nets (0:00:00.1 3696.8M)


Density : 0.5424
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.1 real=0:00:06.0 mem=3696.8M) ***
** GigaOpt Optimizer WNS Slack -1.427 TNS Slack -32.534 Density 54.24
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.427|-32.534|
|HEPG      |-1.427|-32.534|
|All Paths |-1.427|-32.534|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.427|   -1.427| -32.534|  -32.534|    54.24%|   0:00:00.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.407|   -1.407| -32.271|  -32.271|    54.27%|   0:00:11.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -32.188|  -32.188|    54.29%|   0:00:02.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -32.155|  -32.155|    54.29%|   0:00:04.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.400|   -1.400| -32.094|  -32.094|    54.30%|   0:00:00.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -32.051|  -32.051|    54.32%|   0:00:01.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.395|   -1.395| -32.009|  -32.009|    54.33%|   0:00:00.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -31.983|  -31.983|    54.33%|   0:00:03.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -31.964|  -31.964|    54.32%|   0:00:03.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -31.940|  -31.940|    54.32%|   0:00:00.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.391|   -1.391| -31.854|  -31.854|    54.36%|   0:00:01.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.391|   -1.391| -31.848|  -31.848|    54.36%|   0:00:00.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.389|   -1.389| -31.787|  -31.787|    54.39%|   0:00:01.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.389|   -1.389| -31.780|  -31.780|    54.39%|   0:00:01.0| 3696.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.385|   -1.385| -31.785|  -31.785|    54.42%|   0:00:07.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.385|   -1.385| -31.726|  -31.726|    54.45%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.384|   -1.384| -31.680|  -31.680|    54.48%|   0:00:03.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.383|   -1.383| -31.669|  -31.669|    54.50%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.381|   -1.381| -31.589|  -31.589|    54.51%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.380|   -1.380| -31.588|  -31.588|    54.51%|   0:00:00.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.379|   -1.379| -31.564|  -31.564|    54.53%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -31.531|  -31.531|    54.54%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.376|   -1.376| -31.531|  -31.531|    54.54%|   0:00:00.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.375|   -1.375| -31.448|  -31.448|    54.56%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -31.428|  -31.428|    54.58%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -31.422|  -31.422|    54.58%|   0:00:00.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.372|   -1.372| -31.366|  -31.366|    54.60%|   0:00:01.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -31.716|  -31.716|    54.83%|   0:00:06.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.380|   -1.380| -31.754|  -31.754|    54.94%|   0:00:02.0| 3784.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:20 real=0:00:54.0 mem=3784.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:20 real=0:00:54.0 mem=3784.9M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.380|-31.754|
|HEPG      |-1.380|-31.754|
|All Paths |-1.380|-31.754|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.380 TNS Slack -31.754 Density 54.94
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:02:57.6/0:18:14.1 (3.5), mem = 3784.9M
(I,S,L,T): WC_VIEW: 105.266, 29.0521, 1.3062, 135.624
Reclaim Optimization WNS Slack -1.380  TNS Slack -31.754 Density 54.94
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    54.94%|        -|  -1.380| -31.754|   0:00:00.0| 3784.9M|
|    54.92%|       23|  -1.385| -31.694|   0:00:01.0| 3784.9M|
|    54.67%|      916|  -1.364| -31.236|   0:00:12.0| 3784.9M|
|    54.67%|        5|  -1.364| -31.236|   0:00:00.0| 3784.9M|
|    54.67%|        0|  -1.364| -31.236|   0:00:00.0| 3784.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.364  TNS Slack -31.236 Density 54.67
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 208 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:37.7) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 104.901, 28.7526, 1.2943, 134.948
*** AreaOpt [finish] : cpu/real = 0:00:37.9/0:00:15.1 (2.5), totSession cpu/real = 1:03:35.5/0:18:29.2 (3.4), mem = 3784.9M
End: Area Reclaim Optimization (cpu=0:00:38, real=0:00:16, mem=3605.93M, totSessionCpu=1:03:36).
*** Starting refinePlace (1:03:36 mem=3605.9M) ***
Total net bbox length = 5.039e+05 (2.389e+05 2.649e+05) (ext = 2.682e+04)
Move report: Timing Driven Placement moves 8355 insts, mean move: 3.41 um, max move: 31.40 um
	Max move on inst (normalizer_inst/FE_RC_1489_0): (412.60, 200.80) --> (435.00, 191.80)
	Runtime: CPU: 0:00:10.4 REAL: 0:00:05.0 MEM: 3645.1MB
Move report: Detail placement moves 6315 insts, mean move: 0.51 um, max move: 5.00 um
	Max move on inst (normalizer_inst/U10533): (370.40, 251.20) --> (369.00, 247.60)
	Runtime: CPU: 0:00:01.1 REAL: 0:00:00.0 MEM: 3645.1MB
Summary Report:
Instances move: 11477 (out of 39247 movable)
Instances flipped: 14
Mean displacement: 2.65 um
Max displacement: 31.20 um (Instance: normalizer_inst/FE_RC_1489_0) (412.6, 200.8) -> (434.8, 191.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.060e+05 (2.402e+05 2.658e+05) (ext = 2.682e+04)
Runtime: CPU: 0:00:11.6 REAL: 0:00:05.0 MEM: 3645.1MB
*** Finished refinePlace (1:03:48 mem=3645.1M) ***
Finished re-routing un-routed nets (0:00:00.1 3645.1M)


Density : 0.5467
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.6 real=0:00:06.0 mem=3645.1M) ***
** GigaOpt Optimizer WNS Slack -1.391 TNS Slack -31.604 Density 54.67
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.391|-31.604|
|HEPG      |-1.391|-31.604|
|All Paths |-1.391|-31.604|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.391|   -1.391| -31.604|  -31.604|    54.67%|   0:00:00.0| 3645.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.369|   -1.369| -31.395|  -31.395|    54.71%|   0:00:15.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.369|   -1.369| -31.392|  -31.392|    54.71%|   0:00:01.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.369|   -1.369| -31.379|  -31.379|    54.71%|   0:00:00.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.368|   -1.368| -31.339|  -31.339|    54.75%|   0:00:01.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.369|   -1.369| -31.318|  -31.318|    54.79%|   0:00:03.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -31.251|  -31.251|    54.80%|   0:00:00.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.364|   -1.364| -31.237|  -31.237|    54.80%|   0:00:03.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -31.225|  -31.225|    54.80%|   0:00:00.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -31.135|  -31.135|    54.82%|   0:00:01.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -31.131|  -31.131|    54.82%|   0:00:02.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.359|   -1.359| -31.028|  -31.028|    54.84%|   0:00:00.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.361|   -1.361| -31.025|  -31.025|    54.86%|   0:00:02.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.359|   -1.359| -31.084|  -31.084|    54.88%|   0:00:01.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.359|   -1.359| -31.042|  -31.042|    54.88%|   0:00:01.0| 3740.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.364|   -1.364| -31.028|  -31.028|    55.05%|   0:00:09.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.362|   -1.362| -31.016|  -31.016|    55.05%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (WC_VIEW 1) (BC_VIEW 0.514993)
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.320|   -1.320| -34.647|  -34.647|    55.05%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -34.435|  -34.435|    55.05%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.313|   -1.313| -34.318|  -34.318|    55.05%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.313|   -1.313| -34.193|  -34.193|    55.05%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.311|   -1.311| -34.176|  -34.176|    55.05%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.304|   -1.304| -34.118|  -34.118|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.304|   -1.304| -34.031|  -34.031|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.298|   -1.298| -33.988|  -33.988|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -33.551|  -33.551|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.293|   -1.293| -33.214|  -33.214|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.291|   -1.291| -33.200|  -33.200|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.288|   -1.288| -33.176|  -33.176|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.285|   -1.285| -33.153|  -33.153|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.282|   -1.282| -33.132|  -33.132|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.279|   -1.279| -33.104|  -33.104|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -33.066|  -33.066|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -33.044|  -33.044|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -33.003|  -33.003|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.274|   -1.274| -33.002|  -33.002|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.269|   -1.269| -32.960|  -32.960|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.269|   -1.269| -32.893|  -32.893|    55.06%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.265|   -1.265| -32.814|  -32.814|    55.06%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.263|   -1.263| -32.757|  -32.757|    55.07%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.258|   -1.258| -32.715|  -32.715|    55.07%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.257|   -1.257| -32.706|  -32.706|    55.07%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.257|   -1.257| -32.706|  -32.706|    55.07%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.257|   -1.257| -32.516|  -32.516|    55.08%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -32.481|  -32.481|    55.09%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -32.478|  -32.478|    55.09%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.253|   -1.253| -32.424|  -32.424|    55.10%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.249|   -1.249| -32.391|  -32.391|    55.10%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.249|   -1.249| -32.348|  -32.348|    55.10%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.248|   -1.248| -32.335|  -32.335|    55.11%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.248|   -1.248| -32.333|  -32.333|    55.11%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.246|   -1.246| -32.285|  -32.285|    55.12%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.246|   -1.246| -32.256|  -32.256|    55.12%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.240|   -1.240| -32.224|  -32.224|    55.15%|   0:00:03.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
|  -1.240|   -1.240| -32.217|  -32.217|    55.15%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
|  -1.239|   -1.239| -32.209|  -32.209|    55.15%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
|  -1.239|   -1.239| -31.941|  -31.941|    55.17%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/div_in_1_reg_0__7_/Q               |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.202|   -1.202| -32.771|  -32.771|    55.16%|   0:00:03.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -32.662|  -32.662|    55.17%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.195|   -1.195| -32.579|  -32.579|    55.17%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.185|   -1.185| -32.544|  -32.544|    55.19%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.185|   -1.185| -32.535|  -32.535|    55.19%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.183|   -1.183| -32.375|  -32.375|    55.19%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.180|   -1.180| -32.311|  -32.311|    55.21%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.180|   -1.180| -32.234|  -32.234|    55.20%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.179|   -1.179| -32.208|  -32.208|    55.22%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.174|   -1.174| -32.165|  -32.165|    55.22%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.173|   -1.173| -32.151|  -32.151|    55.22%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.170|   -1.170| -32.104|  -32.104|    55.22%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.170|   -1.170| -32.085|  -32.085|    55.22%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.166|   -1.166| -31.986|  -31.986|    55.23%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.166|   -1.166| -31.961|  -31.961|    55.23%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.165|   -1.165| -31.943|  -31.943|    55.24%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.163|   -1.163| -31.889|  -31.889|    55.25%|   0:00:02.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.160|   -1.160| -31.817|  -31.817|    55.26%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.162|   -1.162| -31.917|  -31.917|    55.32%|   0:00:04.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.162|   -1.162| -33.237|  -33.237|    55.32%|   0:00:01.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.162|   -1.162| -33.239|  -33.239|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:07:06 real=0:01:25 mem=3818.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.126|   -1.162|  -2.806|  -33.239|    55.33%|   0:00:01.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
|  -0.084|   -1.162|  -1.651|  -32.596|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
|  -0.074|   -1.162|  -1.512|  -32.614|    55.33%|   0:00:01.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
|  -0.061|   -1.162|  -1.195|  -32.633|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/D                       |
|  -0.050|   -1.162|  -0.974|  -32.564|    55.33%|   0:00:01.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/D                       |
|  -0.035|   -1.162|  -1.695|  -33.615|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_3_/D                       |
|  -0.007|   -1.162|  -0.034|  -32.526|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_2_/D                                           |
|   0.001|   -1.162|   0.000|  -32.491|    55.33%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|   0.008|   -1.162|   0.000|  -32.491|    55.34%|   0:00:01.0| 3818.7M|   WC_VIEW|  default| core2_inst/psum_mem_instance/memory1_reg_64_/E     |
|   0.015|   -1.162|   0.000|  -32.492|    55.34%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.162|   0.000|  -32.492|    55.34%|   0:00:00.0| 3818.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:06.1 real=0:00:04.0 mem=3818.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:07:13 real=0:01:29 mem=3818.7M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.162|-32.492|
|HEPG      |-1.162|-32.492|
|All Paths |-1.162|-32.492|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.162 TNS Slack -32.492 Density 55.34
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:11:02.6/0:20:05.4 (3.5), mem = 3818.7M
(I,S,L,T): WC_VIEW: 105.898, 29.5938, 1.32145, 136.813
Reclaim Optimization WNS Slack -1.162  TNS Slack -32.492 Density 55.34
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.34%|        -|  -1.162| -32.492|   0:00:00.0| 3818.7M|
|    55.32%|       31|  -1.162| -32.490|   0:00:01.0| 3818.7M|
|    55.09%|      942|  -1.142| -32.189|   0:00:11.0| 3818.7M|
|    55.09%|        6|  -1.142| -32.189|   0:00:00.0| 3818.7M|
|    55.09%|        0|  -1.142| -32.189|   0:00:00.0| 3818.7M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.142  TNS Slack -32.189 Density 55.09
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 226 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:36.5) (real = 0:00:14.0) **
(I,S,L,T): WC_VIEW: 105.529, 29.2888, 1.31005, 136.128
*** AreaOpt [finish] : cpu/real = 0:00:36.7/0:00:14.9 (2.5), totSession cpu/real = 1:11:39.3/0:20:20.4 (3.5), mem = 3818.7M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:15, mem=3692.70M, totSessionCpu=1:11:39).
*** Starting refinePlace (1:11:40 mem=3692.7M) ***
Total net bbox length = 5.079e+05 (2.412e+05 2.667e+05) (ext = 2.683e+04)
Move report: Timing Driven Placement moves 15081 insts, mean move: 3.61 um, max move: 30.00 um
	Max move on inst (normalizer_inst/FE_RC_1490_0): (372.60, 211.60) --> (391.80, 200.80)
	Runtime: CPU: 0:00:11.1 REAL: 0:00:05.0 MEM: 3735.9MB
Move report: Detail placement moves 6898 insts, mean move: 0.49 um, max move: 3.80 um
	Max move on inst (normalizer_inst/U3157_dup): (460.20, 262.00) --> (458.20, 260.20)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:00.0 MEM: 3735.9MB
Summary Report:
Instances move: 15894 (out of 39456 movable)
Instances flipped: 37
Mean displacement: 3.49 um
Max displacement: 30.00 um (Instance: normalizer_inst/FE_RC_1490_0) (372.6, 211.6) -> (391.8, 200.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.098e+05 (2.429e+05 2.669e+05) (ext = 2.679e+04)
Runtime: CPU: 0:00:12.4 REAL: 0:00:05.0 MEM: 3735.9MB
*** Finished refinePlace (1:11:52 mem=3735.9M) ***
Finished re-routing un-routed nets (0:00:00.1 3735.9M)


Density : 0.5509
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:15.4 real=0:00:06.0 mem=3735.9M) ***
** GigaOpt Optimizer WNS Slack -1.187 TNS Slack -32.571 Density 55.09
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 6
OptDebug: Start of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.187|-32.571|
|HEPG      |-1.187|-32.571|
|All Paths |-1.187|-32.571|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.187|   -1.187| -32.571|  -32.571|    55.09%|   0:00:00.0| 3735.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.156|   -1.156| -32.220|  -32.220|    55.13%|   0:00:23.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.151|   -1.151| -32.199|  -32.199|    55.14%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.151|   -1.151| -32.196|  -32.196|    55.14%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.150|   -1.150| -32.163|  -32.163|    55.16%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -32.130|  -32.130|    55.17%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.145|   -1.145| -32.101|  -32.101|    55.18%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.145|   -1.145| -32.041|  -32.041|    55.21%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.142|   -1.142| -32.059|  -32.059|    55.25%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.142|   -1.142| -32.033|  -32.033|    55.25%|   0:00:00.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.140|   -1.140| -31.932|  -31.932|    55.26%|   0:00:00.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -31.934|  -31.934|    55.27%|   0:00:03.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -31.934|  -31.934|    55.28%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.140|   -1.140| -31.914|  -31.914|    55.28%|   0:00:00.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.149|   -1.149| -31.967|  -31.967|    55.38%|   0:00:03.0| 3812.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.149|   -1.149| -31.967|  -31.967|    55.38%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.149|   -1.149| -31.976|  -31.976|    55.40%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:30 real=0:00:45.0 mem=3812.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.149|   0.000|  -31.976|    55.40%|   0:00:00.0| 3812.2M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
|   0.008|   -1.150|   0.000|  -31.976|    55.40%|   0:00:00.0| 3812.2M|   WC_VIEW|  default| core2_inst/ofifo_inst/col_idx_7__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_3_/E                                           |
|   0.009|   -1.150|   0.000|  -31.987|    55.40%|   0:00:01.0| 3812.2M|   WC_VIEW|  default| normalizer_inst/sum_reg_0_/E                       |
|   0.015|   -1.150|   0.000|  -31.837|    55.41%|   0:00:00.0| 3812.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
|   0.015|   -1.149|   0.000|  -31.837|    55.41%|   0:00:00.0| 3812.2M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_30_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.1 real=0:00:01.0 mem=3812.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:33 real=0:00:47.0 mem=3812.2M) ***
OptDebug: End of Optimizer WNS Pass 6:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.149|-31.837|
|HEPG      |-1.149|-31.837|
|All Paths |-1.149|-31.837|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.149 TNS Slack -31.837 Density 55.41
*** Starting refinePlace (1:16:29 mem=3812.2M) ***
Total net bbox length = 5.106e+05 (2.434e+05 2.672e+05) (ext = 2.679e+04)
Move report: Timing Driven Placement moves 6892 insts, mean move: 2.07 um, max move: 16.60 um
	Max move on inst (normalizer_inst/FE_OFC1457_n11652): (366.80, 251.20) --> (364.60, 236.80)
	Runtime: CPU: 0:00:08.1 REAL: 0:00:03.0 MEM: 3812.2MB
Move report: Detail placement moves 5424 insts, mean move: 0.51 um, max move: 4.20 um
	Max move on inst (normalizer_inst/U2203): (471.40, 168.40) --> (470.80, 164.80)
	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 3812.2MB
Summary Report:
Instances move: 9087 (out of 39509 movable)
Instances flipped: 9
Mean displacement: 1.73 um
Max displacement: 16.40 um (Instance: normalizer_inst/FE_OFC1457_n11652) (366.8, 251.2) -> (364.8, 236.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: BUFFD1
Total net bbox length = 5.115e+05 (2.441e+05 2.674e+05) (ext = 2.676e+04)
Runtime: CPU: 0:00:09.3 REAL: 0:00:05.0 MEM: 3812.2MB
*** Finished refinePlace (1:16:39 mem=3812.2M) ***
Finished re-routing un-routed nets (0:00:00.1 3812.2M)


Density : 0.5541
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.3 real=0:00:06.0 mem=3812.2M) ***
** GigaOpt Optimizer WNS Slack -1.158 TNS Slack -32.047 Density 55.41
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 7
OptDebug: Start of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.158|-32.047|
|HEPG      |-1.158|-32.047|
|All Paths |-1.158|-32.047|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.158|   -1.158| -32.047|  -32.047|    55.41%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.156|   -1.156| -31.991|  -31.991|    55.40%|   0:00:07.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.153|   -1.153| -31.983|  -31.983|    55.45%|   0:00:02.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.152|   -1.152| -31.977|  -31.977|    55.44%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -32.022|  -32.022|    55.46%|   0:00:01.0| 3812.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -32.011|  -32.011|    55.45%|   0:00:06.0| 3831.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.148|   -1.148| -32.006|  -32.006|    55.49%|   0:00:03.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -31.892|  -31.892|    55.51%|   0:00:01.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.147|   -1.147| -32.041|  -32.041|    55.68%|   0:00:10.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.142|   -1.142| -32.010|  -32.010|    55.69%|   0:00:01.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
|  -1.143|   -1.143| -31.990|  -31.990|    55.70%|   0:00:00.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
|  -1.141|   -1.141| -31.982|  -31.982|    55.71%|   0:00:00.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
|  -1.141|   -1.141| -31.968|  -31.968|    55.71%|   0:00:01.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
|  -1.141|   -1.141| -31.967|  -31.967|    55.72%|   0:00:00.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
|  -1.141|   -1.141| -31.966|  -31.966|    55.72%|   0:00:01.0| 3846.4M|   WC_VIEW|  default| normalizer_inst/sum_reg_7_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.144|   -1.144| -32.048|  -32.048|    55.87%|   0:00:09.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the amount of possible skewing is less than 10ps. Use "setUsefulSkewMode -maxSkew true" to commit such moves.
|  -1.144|   -1.144| -32.042|  -32.042|    55.87%|   0:00:03.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.042|  -32.042|    55.88%|   0:00:00.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.037|  -32.037|    55.88%|   0:00:00.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.031|  -32.031|    55.91%|   0:00:02.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.026|  -32.026|    55.93%|   0:00:01.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.144|   -1.144| -32.026|  -32.026|    55.93%|   0:00:00.0| 3846.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:04:47 real=0:00:50.0 mem=3846.4M) ***

*** Finished Optimize Step Cumulative (cpu=0:04:47 real=0:00:50.0 mem=3846.4M) ***
OptDebug: End of Optimizer WNS Pass 7:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.015|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.026|
|HEPG      |-1.144|-32.026|
|All Paths |-1.144|-32.026|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.026 Density 55.93
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:21:28.1/0:22:10.7 (3.7), mem = 3846.4M
(I,S,L,T): WC_VIEW: 106.824, 30.767, 1.34277, 138.934
Reclaim Optimization WNS Slack -1.144  TNS Slack -32.026 Density 55.93
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    55.93%|        -|  -1.144| -32.026|   0:00:00.0| 3846.4M|
|    55.91%|       27|  -1.141| -32.001|   0:00:01.0| 3846.4M|
|    55.68%|      932|  -1.123| -31.734|   0:00:11.0| 3846.4M|
|    55.68%|        3|  -1.123| -31.733|   0:00:00.0| 3846.4M|
|    55.68%|        0|  -1.123| -31.733|   0:00:01.0| 3846.4M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.123  TNS Slack -31.733 Density 55.68
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 228 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:36.4) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 106.454, 30.4702, 1.33149, 138.256
*** AreaOpt [finish] : cpu/real = 0:00:36.6/0:00:15.0 (2.4), totSession cpu/real = 1:22:04.7/0:22:25.7 (3.7), mem = 3846.4M
End: Area Reclaim Optimization (cpu=0:00:37, real=0:00:15, mem=3716.38M, totSessionCpu=1:22:05).
*** Starting refinePlace (1:22:05 mem=3716.4M) ***
Total net bbox length = 5.130e+05 (2.450e+05 2.681e+05) (ext = 2.676e+04)
Move report: Timing Driven Placement moves 16041 insts, mean move: 2.53 um, max move: 34.80 um
	Max move on inst (normalizer_inst/FE_RC_2050_0): (407.40, 263.80) --> (424.20, 281.80)
	Runtime: CPU: 0:00:11.9 REAL: 0:00:06.0 MEM: 3797.0MB
Move report: Detail placement moves 10289 insts, mean move: 1.00 um, max move: 11.80 um
	Max move on inst (normalizer_inst/FE_RC_1490_0): (416.00, 199.00) --> (427.80, 199.00)
	Runtime: CPU: 0:00:07.5 REAL: 0:00:03.0 MEM: 3793.0MB
Summary Report:
Instances move: 17030 (out of 39653 movable)
Instances flipped: 2189
Mean displacement: 2.63 um
Max displacement: 38.80 um (Instance: normalizer_inst/FE_RC_2050_0) (407.4, 263.8) -> (428.2, 281.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.006e+05 (2.332e+05 2.675e+05) (ext = 2.674e+04)
Runtime: CPU: 0:00:19.5 REAL: 0:00:09.0 MEM: 3793.0MB
*** Finished refinePlace (1:22:25 mem=3793.0M) ***
Finished re-routing un-routed nets (0:00:00.1 3793.0M)


Density : 0.5568
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:22.0 real=0:00:11.0 mem=3793.0M) ***
** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.170 Density 55.68
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.170|
|HEPG      |-1.144|-32.170|
|All Paths |-1.144|-32.170|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 228 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:52:45 real=0:11:58 mem=3793.0M) ***

(I,S,L,T): WC_VIEW: 106.456, 30.4684, 1.33149, 138.256
*** SetupOpt [finish] : cpu/real = 0:52:58.0/0:12:10.3 (4.4), totSession cpu/real = 1:22:28.0/0:22:37.2 (3.6), mem = 3585.0M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.144
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:22:28.7/0:22:37.9 (3.6), mem = 3229.0M
(I,S,L,T): WC_VIEW: 106.456, 30.4684, 1.33149, 138.256
*info: 3 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.144 TNS Slack -32.170 Density 55.68
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.144|-32.170|
|HEPG      |-1.144|-32.170|
|All Paths |-1.144|-32.170|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.144|   -1.144| -32.170|  -32.170|    55.68%|   0:00:00.0| 3442.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -31.938|  -31.938|    55.70%|   0:00:09.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -31.923|  -31.923|    55.70%|   0:00:03.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.137|   -1.137| -31.877|  -31.877|    55.72%|   0:00:01.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.135|   -1.135| -31.872|  -31.872|    55.72%|   0:00:00.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -31.857|  -31.857|    55.74%|   0:00:02.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -31.853|  -31.853|    55.76%|   0:00:02.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -31.853|  -31.853|    55.76%|   0:00:00.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.133|   -1.133| -31.734|  -31.734|    55.76%|   0:00:03.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.133|   -1.133| -31.727|  -31.727|    55.76%|   0:00:04.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.133|   -1.133| -31.629|  -31.629|    55.78%|   0:00:01.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.133|   -1.133| -31.620|  -31.620|    55.78%|   0:00:02.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.134|   -1.134| -31.536|  -31.536|    55.80%|   0:00:02.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.134|   -1.134| -31.505|  -31.505|    55.80%|   0:00:00.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.134|   -1.134| -31.495|  -31.495|    55.83%|   0:00:01.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.134|   -1.134| -31.490|  -31.490|    55.83%|   0:00:00.0| 3881.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.134|   -1.134| -31.403|  -31.403|    55.83%|   0:00:01.0| 3748.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.380|  -31.380|    55.83%|   0:00:05.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.357|  -31.357|    55.85%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.355|  -31.355|    55.85%|   0:00:06.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.340|  -31.340|    55.86%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.327|  -31.327|    55.88%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.292|  -31.292|    55.88%|   0:00:04.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.281|  -31.281|    55.89%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.277|  -31.277|    55.89%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.273|  -31.273|    55.89%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.217|  -31.217|    55.90%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.215|  -31.215|    55.91%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.214|  -31.214|    55.93%|   0:00:06.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.210|  -31.210|    55.94%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.134|   -1.134| -31.190|  -31.190|    55.95%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.176|  -31.176|    55.95%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.156|  -31.156|    55.95%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.134|   -1.134| -31.143|  -31.143|    55.96%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.124|  -31.124|    55.97%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.134|   -1.134| -31.123|  -31.123|    55.97%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.134|   -1.134| -31.121|  -31.121|    55.97%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.134|   -1.134| -31.088|  -31.088|    55.97%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.079|  -31.079|    55.97%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.134|   -1.134| -31.062|  -31.062|    55.98%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.134|   -1.134| -31.058|  -31.058|    55.99%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.134|   -1.134| -31.057|  -31.057|    55.99%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.134|   -1.134| -31.025|  -31.025|    55.99%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -31.019|  -31.019|    56.00%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -31.009|  -31.009|    56.01%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -31.002|  -31.002|    56.01%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -31.001|  -31.001|    56.01%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -30.996|  -30.996|    56.01%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -30.985|  -30.985|    56.02%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -30.981|  -30.981|    56.02%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -30.980|  -30.980|    56.02%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.134|   -1.134| -30.962|  -30.962|    56.03%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.961|  -30.961|    56.03%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.959|  -30.959|    56.03%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.928|  -30.928|    56.04%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.925|  -30.925|    56.04%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.892|  -30.892|    56.05%|   0:00:06.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.134|   -1.134| -30.868|  -30.868|    56.05%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.134|   -1.134| -30.635|  -30.635|    56.06%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.134|   -1.134| -30.602|  -30.602|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.134|   -1.134| -30.584|  -30.584|    56.06%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.134|   -1.134| -30.583|  -30.583|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.134|   -1.134| -30.583|  -30.583|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.134|   -1.134| -30.445|  -30.445|    56.06%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -30.317|  -30.317|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -30.204|  -30.204|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.134|   -1.134| -30.167|  -30.167|    56.06%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.134|   -1.134| -30.055|  -30.055|    56.07%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.134|   -1.134| -30.052|  -30.052|    56.07%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.134|   -1.134| -30.009|  -30.009|    56.07%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.134|   -1.134| -29.937|  -29.937|    56.07%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.830|  -29.830|    56.07%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.717|  -29.717|    56.07%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.661|  -29.661|    56.07%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.623|  -29.623|    56.07%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.604|  -29.604|    56.08%|   0:00:03.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.134|   -1.134| -29.560|  -29.560|    56.08%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.134|   -1.134| -29.518|  -29.518|    56.08%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.134|   -1.134| -29.449|  -29.449|    56.08%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.134|   -1.134| -29.440|  -29.440|    56.08%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.134|   -1.134| -29.532|  -29.532|    56.08%|   0:00:06.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.134|   -1.134| -29.455|  -29.455|    56.09%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.134|   -1.134| -29.430|  -29.430|    56.09%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.134|   -1.134| -29.426|  -29.426|    56.09%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.134|   -1.134| -29.425|  -29.425|    56.09%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.134|   -1.134| -29.420|  -29.420|    56.09%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.134|   -1.134| -29.416|  -29.416|    56.09%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.134|   -1.134| -29.386|  -29.386|    56.09%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.383|  -29.383|    56.10%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.305|  -29.305|    56.10%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.134|   -1.134| -29.273|  -29.273|    56.10%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.134|   -1.134| -29.272|  -29.272|    56.10%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.204|  -29.204|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.134|   -1.134| -29.197|  -29.197|    56.10%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.134|   -1.134| -29.184|  -29.184|    56.10%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.134|   -1.134| -29.173|  -29.173|    56.10%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.134|   -1.134| -29.171|  -29.171|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.134|   -1.134| -29.145|  -29.145|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.134|   -1.134| -29.140|  -29.140|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.134|   -1.134| -29.137|  -29.137|    56.11%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.134|   -1.134| -29.134|  -29.134|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.134|   -1.134| -29.123|  -29.123|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.134|   -1.134| -29.116|  -29.116|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.134|   -1.134| -29.110|  -29.110|    56.11%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.134|   -1.134| -28.259|  -28.259|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.134|   -1.134| -28.230|  -28.230|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.134|   -1.134| -28.139|  -28.139|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.134|   -1.134| -27.896|  -27.896|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.134|   -1.134| -27.703|  -27.703|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.134|   -1.134| -27.465|  -27.465|    56.11%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.134|   -1.134| -27.222|  -27.222|    56.11%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.134|   -1.134| -26.842|  -26.842|    56.12%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_0__4_/E               |
|  -1.135|   -1.135| -25.097|  -25.097|    56.12%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.135|   -1.135| -23.157|  -23.157|    56.12%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.135|   -1.135| -22.711|  -22.711|    56.12%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -22.360|  -22.360|    56.12%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -22.215|  -22.215|    56.13%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -22.188|  -22.188|    56.13%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -22.047|  -22.047|    56.13%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -22.029|  -22.029|    56.13%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.135|   -1.135| -21.493|  -21.493|    56.16%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -21.375|  -21.375|    56.17%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_7_/D                                           |
|  -1.135|   -1.135| -21.055|  -21.055|    56.18%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.135|   -1.135| -21.012|  -21.012|    56.19%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.924|  -20.924|    56.19%|   0:00:03.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_8_/D                                           |
|  -1.135|   -1.135| -20.910|  -20.910|    56.20%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.883|  -20.883|    56.21%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.135|   -1.135| -20.872|  -20.872|    56.22%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.835|  -20.835|    56.22%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.826|  -20.826|    56.24%|   0:00:02.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.815|  -20.815|    56.24%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.135|   -1.135| -20.813|  -20.813|    56.25%|   0:00:01.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.135|   -1.135| -20.802|  -20.802|    56.30%|   0:00:11.0| 4170.3M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.135|   -1.135| -20.802|  -20.802|    56.34%|   0:00:07.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__6_/D              |
|  -1.135|   -1.135| -20.802|  -20.802|    56.34%|   0:00:00.0| 4170.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:04 real=0:02:32 mem=4170.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.002|   -1.135|   0.000|  -20.802|    56.34%|   0:00:00.0| 4170.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
|   0.012|   -1.135|   0.000|  -20.802|    56.34%|   0:00:00.0| 4170.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
|   0.022|   -1.135|   0.000|  -20.802|    56.35%|   0:00:01.0| 4170.3M|        NA|       NA| NA                                                 |
|   0.022|   -1.135|   0.000|  -20.802|    56.35%|   0:00:00.0| 4170.3M|   WC_VIEW|       NA| NA                                                 |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:01.0 mem=4170.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:07 real=0:02:33 mem=4170.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.135|-20.802|
|HEPG      |-1.135|-20.802|
|All Paths |-1.135|-20.802|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.135 TNS Slack -20.802 Density 56.35
*** Starting refinePlace (1:32:47 mem=4170.3M) ***
Total net bbox length = 5.042e+05 (2.349e+05 2.693e+05) (ext = 2.674e+04)
Move report: Timing Driven Placement moves 16752 insts, mean move: 2.55 um, max move: 24.80 um
	Max move on inst (normalizer_inst/FE_RC_2252_0): (399.80, 256.60) --> (385.80, 267.40)
	Runtime: CPU: 0:00:11.9 REAL: 0:00:05.0 MEM: 4170.3MB
Move report: Detail placement moves 9986 insts, mean move: 1.01 um, max move: 12.40 um
	Max move on inst (normalizer_inst/FE_RC_1490_0): (440.80, 200.80) --> (453.20, 200.80)
	Runtime: CPU: 0:00:07.3 REAL: 0:00:04.0 MEM: 4170.3MB
Summary Report:
Instances move: 17860 (out of 40053 movable)
Instances flipped: 247
Mean displacement: 2.60 um
Max displacement: 32.00 um (Instance: normalizer_inst/FE_RC_2252_0) (399.8, 256.6) -> (378.6, 267.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.042e+05 (2.343e+05 2.699e+05) (ext = 2.675e+04)
Runtime: CPU: 0:00:19.3 REAL: 0:00:09.0 MEM: 4170.3MB
*** Finished refinePlace (1:33:06 mem=4170.3M) ***
Finished re-routing un-routed nets (0:00:00.1 4170.3M)


Density : 0.5635
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:21.9 real=0:00:10.0 mem=4170.3M) ***
** GigaOpt Optimizer WNS Slack -1.135 TNS Slack -21.003 Density 56.35
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.022|  0.000|
|reg2cgate | 0.336|  0.000|
|reg2reg   |-1.135|-21.003|
|HEPG      |-1.135|-21.003|
|All Paths |-1.135|-21.003|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 352 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:10:30 real=0:02:43 mem=4170.3M) ***

(I,S,L,T): WC_VIEW: 107.224, 31.0957, 1.35976, 139.68
*** SetupOpt [finish] : cpu/real = 0:10:41.3/0:02:54.6 (3.7), totSession cpu/real = 1:33:09.9/0:25:32.5 (3.6), mem = 3307.8M
End: GigaOpt Optimization in TNS mode
Info: 3 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:33:11.1/0:25:33.6 (3.6), mem = 3515.8M
(I,S,L,T): WC_VIEW: 107.224, 31.0957, 1.35976, 139.68
Reclaim Optimization WNS Slack -1.135  TNS Slack -21.003 Density 56.35
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.35%|        -|  -1.135| -21.003|   0:00:00.0| 3515.8M|
|    56.35%|       44|  -1.133| -20.997|   0:00:01.0| 3821.1M|
|    56.29%|       91|  -1.133| -20.934|   0:00:01.0| 3821.1M|
|    55.91%|     1347|  -1.123| -20.897|   0:00:12.0| 3821.1M|
|    55.90%|       43|  -1.123| -20.893|   0:00:01.0| 3821.1M|
|    55.90%|        2|  -1.123| -20.893|   0:00:00.0| 3821.1M|
|    55.90%|        0|  -1.123| -20.893|   0:00:00.0| 3821.1M|
|    55.90%|        2|  -1.123| -20.893|   0:00:01.0| 3821.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.123  TNS Slack -20.893 Density 55.90
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:46.5) (real = 0:00:19.0) **
*** Starting refinePlace (1:33:58 mem=3821.1M) ***
Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3821.1MB
Summary Report:
Instances move: 0 (out of 39951 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3821.1MB
*** Finished refinePlace (1:34:00 mem=3821.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3821.1M)


Density : 0.5590
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3821.1M) ***
(I,S,L,T): WC_VIEW: 106.569, 30.6771, 1.33403, 138.58
*** AreaOpt [finish] : cpu/real = 0:00:49.8/0:00:21.0 (2.4), totSession cpu/real = 1:34:00.9/0:25:54.6 (3.6), mem = 3821.1M
End: Area Reclaim Optimization (cpu=0:00:50, real=0:00:21, mem=3307.09M, totSessionCpu=1:34:01).
Begin: GigaOpt postEco DRV Optimization
Info: 3 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:34:02.0/0:25:55.6 (3.6), mem = 3307.1M
(I,S,L,T): WC_VIEW: 106.569, 30.6771, 1.33403, 138.58
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|    11|   192|    -0.18|     9|     9|    -0.02|     0|     0|     0|     0|    -1.12|   -20.90|       0|       0|       0|  55.90|          |         |
|     1|    16|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|      11|  55.90| 0:00:00.0|  3858.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|       1|  55.90| 0:00:01.0|  3858.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.12|   -20.89|       0|       0|       0|  55.90| 0:00:00.0|  3858.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=3858.5M) ***

*** Starting refinePlace (1:34:10 mem=3858.5M) ***
Total net bbox length = 5.047e+05 (2.347e+05 2.700e+05) (ext = 2.675e+04)
Move report: Detail placement moves 28 insts, mean move: 2.34 um, max move: 7.20 um
	Max move on inst (normalizer_inst/U10622): (333.00, 233.20) --> (333.00, 226.00)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3858.5MB
Summary Report:
Instances move: 28 (out of 39951 movable)
Instances flipped: 0
Mean displacement: 2.34 um
Max displacement: 7.20 um (Instance: normalizer_inst/U10622) (333, 233.2) -> (333, 226)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.048e+05 (2.347e+05 2.701e+05) (ext = 2.675e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3858.5MB
*** Finished refinePlace (1:34:12 mem=3858.5M) ***
Finished re-routing un-routed nets (0:00:00.0 3858.5M)


Density : 0.5590
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3858.5M) ***
(I,S,L,T): WC_VIEW: 106.491, 30.6787, 1.33416, 138.504
*** DrvOpt [finish] : cpu/real = 0:00:11.0/0:00:07.0 (1.6), totSession cpu/real = 1:34:13.0/0:26:02.6 (3.6), mem = 3650.5M
End: GigaOpt postEco DRV Optimization
**optDesign ... cpu = 1:25:12, real = 0:22:33, mem = 2513.2M, totSessionCpu=1:34:15 **
**optDesign ... cpu = 1:25:12, real = 0:22:33, mem = 2511.2M, totSessionCpu=1:34:15 **
** Profile ** Start :  cpu=0:00:00.0, mem=3306.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=3306.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3385.4M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3385.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.123  | -1.123  |  0.336  |  0.002  |
|           TNS (ns):| -20.888 | -20.888 |  0.000  |  0.000  |
|    Violating Paths:|   34    |   34    |    0    |    0    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.899%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3385.4M
Info: 3 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2538.65MB/4633.74MB/3216.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2538.65MB/4633.74MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2538.65MB/4633.74MB/3216.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT)
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 10%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 20%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 30%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 40%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 50%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 60%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 70%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 80%
2023-Mar-22 16:35:39 (2023-Mar-22 23:35:39 GMT): 90%

Finished Levelizing
2023-Mar-22 16:35:40 (2023-Mar-22 23:35:40 GMT)

Starting Activity Propagation
2023-Mar-22 16:35:40 (2023-Mar-22 23:35:40 GMT)
2023-Mar-22 16:35:40 (2023-Mar-22 23:35:40 GMT): 10%
2023-Mar-22 16:35:40 (2023-Mar-22 23:35:40 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:35:41 (2023-Mar-22 23:35:41 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2540.14MB/4633.74MB/3216.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:35:41 (2023-Mar-22 23:35:41 GMT)
2023-Mar-22 16:35:42 (2023-Mar-22 23:35:42 GMT): 10%
2023-Mar-22 16:35:42 (2023-Mar-22 23:35:42 GMT): 20%
2023-Mar-22 16:35:42 (2023-Mar-22 23:35:42 GMT): 30%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 40%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 50%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 60%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 70%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 80%
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT): 90%

Finished Calculating power
2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2544.11MB/4634.50MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2544.11MB/4634.50MB/3216.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2544.11MB/4634.50MB/3216.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2544.11MB/4634.50MB/3216.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:35:43 (2023-Mar-22 23:35:43 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      104.91721721 	   76.7458%
Total Switching Power:      30.40251181 	   22.2391%
Total Leakage Power:         1.38767752 	    1.0151%
Total Power:               136.70740721
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.25       2.903      0.5817       84.73       61.98
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.559e-07
Combinational                      23.67        27.5       0.806       51.98       38.02
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009605
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              104.9        30.4       1.388       136.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      104.9        30.4       1.388       136.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009605
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009605
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3016_n3487 (BUFFD16):          0.05725
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_1__mac_col_inst/intadd_2_U2 (FA1D4):        0.0002609
*                Total Cap:      2.28844e-10 F
*                Total instances in design: 39951
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2554.74MB/4634.50MB/3216.86MB)


Phase 1 finished in (cpu = 0:00:08.0) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.6) (real = 0:00:04.0) **
(I,S,L,T): WC_VIEW: 106.139, 30.3638, 1.3267, 137.83
*** PowerOpt [finish] : cpu/real = 0:00:11.5/0:00:04.8 (2.4), totSession cpu/real = 1:34:36.6/0:26:16.3 (3.6), mem = 3881.1M
Finished Timing Update in (cpu = 0:00:11.8) (real = 0:00:05.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:35:33 mem=3881.1M) ***
Total net bbox length = 5.049e+05 (2.349e+05 2.701e+05) (ext = 2.674e+04)
Move report: Detail placement moves 660 insts, mean move: 2.25 um, max move: 16.00 um
	Max move on inst (normalizer_inst/U7173): (416.00, 215.20) --> (423.00, 224.20)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3881.1MB
Summary Report:
Instances move: 660 (out of 39951 movable)
Instances flipped: 0
Mean displacement: 2.25 um
Max displacement: 16.00 um (Instance: normalizer_inst/U7173) (416, 215.2) -> (423, 224.2)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.062e+05 (2.355e+05 2.707e+05) (ext = 2.674e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 3881.1MB
*** Finished refinePlace (1:35:35 mem=3881.1M) ***
Finished re-routing un-routed nets (0:00:00.0 3881.1M)


Density : 0.5600
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:35:36.7/0:26:53.3 (3.6), mem = 3881.1M
(I,S,L,T): WC_VIEW: 106.4, 30.5718, 1.33562, 138.307
Reclaim Optimization WNS Slack -1.127  TNS Slack -24.007 Density 56.00
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    56.00%|        -|  -1.127| -24.007|   0:00:00.0| 3881.1M|
|    56.00%|        0|  -1.128| -24.007|   0:00:00.0| 3881.1M|
|    56.00%|      370|  -1.128| -24.006|   0:00:05.0| 3919.2M|
|    55.99%|       34|  -1.128| -24.006|   0:00:01.0| 3919.2M|
|    55.99%|        0|  -1.128| -24.006|   0:00:02.0| 3919.2M|
|    55.99%|        0|  -1.128| -24.006|   0:00:01.0| 3919.2M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.127  TNS Slack -24.006 Density 55.99
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:41.2) (real = 0:00:12.0) **
(I,S,L,T): WC_VIEW: 106.396, 30.5541, 1.33544, 138.285
*** PowerOpt [finish] : cpu/real = 0:00:41.6/0:00:12.2 (3.4), totSession cpu/real = 1:36:18.2/0:27:05.5 (3.6), mem = 3919.2M
*** Starting refinePlace (1:36:19 mem=3919.2M) ***
Total net bbox length = 5.062e+05 (2.356e+05 2.706e+05) (ext = 2.693e+04)
Move report: Detail placement moves 34 insts, mean move: 2.02 um, max move: 9.60 um
	Max move on inst (normalizer_inst/FE_OFC1244_n5313): (377.60, 208.00) --> (375.20, 200.80)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 3919.2MB
Summary Report:
Instances move: 34 (out of 39912 movable)
Instances flipped: 0
Mean displacement: 2.02 um
Max displacement: 9.60 um (Instance: normalizer_inst/FE_OFC1244_n5313) (377.6, 208) -> (375.2, 200.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 3919.2MB
*** Finished refinePlace (1:36:20 mem=3919.2M) ***
Finished re-routing un-routed nets (0:00:00.0 3919.2M)


Density : 0.5599
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=3919.2M) ***
Checking setup slack degradation ...
Info: 3 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:36:23.2/0:27:09.0 (3.6), mem = 3919.2M
(I,S,L,T): WC_VIEW: 106.396, 30.5542, 1.33544, 138.286
Info: 3 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.127|   -1.127| -24.006|  -24.006|    55.99%|   0:00:01.0| 4117.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=4270.3M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=4270.3M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 7 has 305 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 106.396, 30.5542, 1.33544, 138.286
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.7 (1.0), totSession cpu/real = 1:36:32.7/0:27:18.7 (3.5), mem = 4070.4M
Executing incremental physical updates
*** Starting refinePlace (1:36:33 mem=4071.9M) ***
Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.6 REAL: 0:00:00.0 MEM: 4071.9MB
Summary Report:
Instances move: 0 (out of 39912 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.063e+05 (2.356e+05 2.707e+05) (ext = 2.693e+04)
Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 4071.9MB
*** Finished refinePlace (1:36:35 mem=4071.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4071.9M)


Density : 0.5599
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=4071.9M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2703.63MB/5320.30MB/3216.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2703.63MB/5320.30MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2703.63MB/5320.30MB/3216.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT)
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 10%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 20%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 30%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 40%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 50%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 60%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 70%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 80%
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT): 90%

Finished Levelizing
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT)

Starting Activity Propagation
2023-Mar-22 16:36:55 (2023-Mar-22 23:36:55 GMT)
2023-Mar-22 16:36:56 (2023-Mar-22 23:36:56 GMT): 10%
2023-Mar-22 16:36:56 (2023-Mar-22 23:36:56 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:36:57 (2023-Mar-22 23:36:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2704.16MB/5320.30MB/3216.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:36:57 (2023-Mar-22 23:36:57 GMT)
2023-Mar-22 16:36:58 (2023-Mar-22 23:36:58 GMT): 10%
2023-Mar-22 16:36:58 (2023-Mar-22 23:36:58 GMT): 20%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 30%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 40%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 50%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 60%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 70%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 80%
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT): 90%

Finished Calculating power
2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2705.94MB/5390.32MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2705.94MB/5390.32MB/3216.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2705.94MB/5390.32MB/3216.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2705.94MB/5390.32MB/3216.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:36:59 (2023-Mar-22 23:36:59 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.01802170 	   76.6791%
Total Switching Power:      30.55081011 	   22.3067%
Total Leakage Power:         1.38893656 	    1.0141%
Total Power:               136.95776902
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.25       2.913       0.582       84.75       61.88
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.549e-07
Combinational                      23.77       27.64      0.8069       52.21       38.12
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009587
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                105       30.55       1.389         137         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        105       30.55       1.389         137         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009587
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009587
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OCPC3016_n3487 (BUFFD16):           0.0599
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.29381e-10 F
*                Total instances in design: 39912
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2709.99MB/5390.32MB/3216.86MB)

** Power Reclaim End WNS Slack -1.127  TNS Slack -24.006 
End: Power Optimization (cpu=0:02:18, real=0:01:15, mem=3373.88M, totSessionCpu=1:36:43).
**optDesign ... cpu = 1:27:40, real = 0:23:56, mem = 2517.7M, totSessionCpu=1:36:43 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=39912 and nets=41878 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.6  Real Time: 0:00:00.0  MEM: 3310.883M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:39   (Analysis view: WC_VIEW)
 Advancing count:39, Max:-200.0(ps) Min:-200.0(ps) Total:-7800.0(ps)
 Delaying  count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3380.66 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3380.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41740  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41740 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737900e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41435 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       137( 0.13%)         6( 0.01%)   ( 0.14%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        20( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              200( 0.03%)         6( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.46 sec, Real: 1.09 sec, Curr Mem: 3391.39 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3261.38)
Total number of fetched objects 41817
End delay calculation. (MEM=3633.84 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3633.84 CPU=0:00:08.3 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:03.0 totSessionCpu=1:36:59 mem=3601.8M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.88MB/4850.28MB/3216.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.88MB/4850.28MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2597.88MB/4850.28MB/3216.86MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT)
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 10%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 20%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 30%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 40%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 50%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 60%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 70%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 80%
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT): 90%

Finished Levelizing
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT)

Starting Activity Propagation
2023-Mar-22 16:37:07 (2023-Mar-22 23:37:07 GMT)
2023-Mar-22 16:37:08 (2023-Mar-22 23:37:08 GMT): 10%
2023-Mar-22 16:37:08 (2023-Mar-22 23:37:08 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:37:09 (2023-Mar-22 23:37:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=2599.02MB/4850.28MB/3216.86MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:37:09 (2023-Mar-22 23:37:09 GMT)
2023-Mar-22 16:37:10 (2023-Mar-22 23:37:10 GMT): 10%
2023-Mar-22 16:37:10 (2023-Mar-22 23:37:10 GMT): 20%
2023-Mar-22 16:37:10 (2023-Mar-22 23:37:10 GMT): 30%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 40%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 50%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 60%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 70%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 80%
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT): 90%

Finished Calculating power
2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=2603.66MB/4930.31MB/3216.86MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=2603.66MB/4930.31MB/3216.86MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=2603.66MB/4930.31MB/3216.86MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2603.66MB/4930.31MB/3216.86MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:37:11 (2023-Mar-22 23:37:11 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      105.01795046 	   76.6791%
Total Switching Power:      30.55081011 	   22.3067%
Total Leakage Power:         1.38893656 	    1.0141%
Total Power:               136.95769779
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.25       2.913       0.582       84.75       61.88
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.549e-07
Combinational                      23.77       27.64      0.8069       52.21       38.12
Clock (Combinational)           0.001305           0   8.076e-06    0.001313   0.0009587
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                105       30.55       1.389         137         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        105       30.55       1.389         137         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                            0.001305           0   8.076e-06    0.001313   0.0009587
-----------------------------------------------------------------------------------------
Total                           0.001305           0   8.076e-06    0.001313   0.0009587
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=2607.48MB/4930.31MB/3216.86MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:28:03, real = 0:24:08, mem = 2519.3M, totSessionCpu=1:37:06 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:28:03, real = 0:24:08, mem = 2502.7M, totSessionCpu=1:37:06 **
** Profile ** Start :  cpu=0:00:00.0, mem=3293.9M
** Profile ** Other data :  cpu=0:00:00.2, mem=3293.9M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3381.3M
** Profile ** Total reports :  cpu=0:00:00.4, mem=3304.3M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3308.8M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.133  | -1.133  |  0.336  | -0.085  |
|           TNS (ns):| -24.212 | -20.782 |  0.000  | -3.451  |
|    Violating Paths:|   198   |   53    |    0    |   147   |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      1 (1)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.993%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3308.8M
**optDesign ... cpu = 1:28:07, real = 0:24:11, mem = 2493.6M, totSessionCpu=1:37:10 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.8083' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:36:22, real = 0:26:49, mem = 3246.1M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 5 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 7827 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1049 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 2719 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 6675 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 18288 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 36558 filler insts added - prefix FILLER (CPU: 0:00:03.3).
For 36558 new insts, 36558 new pwr-pin connections were made to global net 'VDD'.
36558 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 16:37:17, mem=2415.7M)
% Begin Save ccopt configuration ... (date=03/22 16:37:17, mem=2415.7M)
% End Save ccopt configuration ... (date=03/22 16:37:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2416.0M, current mem=2416.0M)
% Begin Save netlist data ... (date=03/22 16:37:17, mem=2416.0M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 16:37:17, total cpu=0:00:00.3, real=0:00:00.0, peak res=2416.0M, current mem=2416.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 16:37:17, mem=2416.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 16:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2416.9M, current mem=2416.9M)
Saving scheduling_file.cts.8083 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 16:37:18, mem=2417.2M)
% End Save clock tree data ... (date=03/22 16:37:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=2417.2M, current mem=2417.2M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file placement.enc.dat.tmp/dualcore.prop
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=3312.7M) ***
Save Adaptive View Pruing View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.2 real=0:00:01.0 mem=3304.7M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.5 real=0:00:01.0 mem=3288.6M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 16:37:20, mem=2418.5M)
% End Save power constraints data ... (date=03/22 16:37:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=2418.5M, current mem=2418.5M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/22 16:37:21, total cpu=0:00:03.6, real=0:00:05.0, peak res=2419.8M, current mem=2419.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ./constraints/dualcore.ccopt
<CMD> ccopt_design
#% Begin ccopt_design (date=03/22 16:37:24, mem=2313.0M)
Setting ::DelayCal::PrerouteDcFastMode 0
Runtime...
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk2...
  clock_tree clk2 contains 5019 sinks and 0 clock gates.
  Extraction for clk2 complete.
Extracting original clock gating for clk2 done.
Extracting original clock gating for clk1...
  clock_tree clk1 contains 5251 sinks and 0 clock gates.
  Extraction for clk1 complete.
Extracting original clock gating for clk1 done.
The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3208.2M, init mem=3211.8M)
*info: Placed = 76470         
*info: Unplaced = 0           
Placement Density:97.93%(311515/318096)
Placement Density (including fixed std cells):97.93%(311515/318096)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=3208.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
route_type is set for at least one key
update_io_latency: 0 (default: true)
Using cell based legalization.
Route type trimming info:
  No route type modifications were made.
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:02.4 real=0:00:02.4)
CCOpt configuration status: all checks passed.
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

External - Set all clocks to propagated mode done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:03.0 real=0:00:03.0)
CCOpt::Phase::Initialization done. (took cpu=0:00:03.0 real=0:00:03.0)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 16:37:32 (2023-Mar-22 23:37:32 GMT)
2023-Mar-22 16:37:32 (2023-Mar-22 23:37:32 GMT): 10%
2023-Mar-22 16:37:33 (2023-Mar-22 23:37:33 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:37:33 (2023-Mar-22 23:37:33 GMT)
Initializing cpe interface
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 39 advancing pin insertion delay (0.380% of 10270 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 10270 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3445.52 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3445.52 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41740  numIgnoredNets=0
[NR-eGR] There are 3 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41740 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.737900e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41435 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.190992e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       137( 0.13%)         6( 0.01%)   ( 0.14%) 
[NR-eGR]      M3  (3)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)         7( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        20( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              200( 0.03%)         6( 0.00%)   ( 0.03%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140231
[NR-eGR]     M2  (2V) length: 2.568277e+05um, number of vias: 206471
[NR-eGR]     M3  (3H) length: 2.693948e+05um, number of vias: 8115
[NR-eGR]     M4  (4V) length: 6.797110e+04um, number of vias: 3428
[NR-eGR]     M5  (5H) length: 2.455660e+04um, number of vias: 2559
[NR-eGR]     M6  (6V) length: 9.229065e+03um, number of vias: 2119
[NR-eGR]     M7  (7H) length: 8.001800e+03um, number of vias: 2681
[NR-eGR]     M8  (8V) length: 9.994310e+03um, number of vias: 0
[NR-eGR] Total length: 6.459753e+05um, number of vias: 365604
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.592620e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.82 sec, Real: 1.57 sec, Curr Mem: 3434.78 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.9 real=0:00:01.7)
Rebuilding timing graph...
Rebuilding timing graph done.
Legalization setup...
Using cell based legalization.
Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.5)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
cloning_copy_activity: 1 (default: false)
cts_merge_clock_gates is set for at least one key
cts_merge_clock_logic is set for at least one key
route_type is set for at least one key
update_io_latency: 0 (default: true)
Route type trimming info:
  No route type modifications were made.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Clock tree balancer configuration for clock_trees clk1 clk2:
Non-default CCOpt properties:
  cts_merge_clock_gates: true (default: false)
  cts_merge_clock_logic: true (default: false)
  route_type (leaf): default_route_type_leaf (default: default)
  route_type (trunk): default_route_type_nonleaf (default: default)
  route_type (top): default_route_type_nonleaf (default: default)
For power domain auto-default:
  Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
  Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
  Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner WC:setup, late and power domain auto-default:
  Slew time target (leaf):    0.105ns
  Slew time target (trunk):   0.105ns
  Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.057ns
  Buffer max distance: 562.449um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
  Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
  Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}


Logic Sizing Table:

------------------------------------------------------------------
Cell       Instance count    Source         Eligible library cells
------------------------------------------------------------------
CKAN2D0          1           library set    {CKAN2D1 CKAN2D0}
------------------------------------------------------------------


Clock tree balancer configuration for skew_group clk1/CON:
  Sources:                     pin clk1
  Total number of sinks:       5251
  Delay constrained sinks:     5251
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
Clock tree balancer configuration for skew_group clk2/CON:
  Sources:                     pin clk2
  Total number of sinks:       5019
  Delay constrained sinks:     5019
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner WC:setup.late:
  Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
Primary reporting skew groups are:
skew_group clk1/CON with 5251 clock sinks

Via Selection for Estimated Routes (rule default):

----------------------------------------------------------------
Layer    Via Cell        Res.     Cap.     RC       Top of Stack
Range                    (Ohm)    (fF)     (fs)     Only
----------------------------------------------------------------
M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
M2-M3    VIA23_1cut      1.500    0.015    0.023    false
M3-M4    VIA34_1cut      1.500    0.015    0.023    false
M4-M5    VIA45_1cut      1.500    0.015    0.023    false
M5-M6    VIA56_1cut      1.500    0.014    0.021    false
M6-M7    VIA67_1cut      0.220    0.071    0.016    false
M7-M8    VIA78_1cut      0.220    0.060    0.013    false
----------------------------------------------------------------

Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree
Validating CTS configuration done. (took cpu=0:00:01.9 real=0:00:02.0)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
  
  ----------------------------------------------------------------------------------------------
  CCOpt reported the following when adding drivers below input ports and above output ports     
  ----------------------------------------------------------------------------------------------
    (empty table)
  ----------------------------------------------------------------------------------------------
  
  
Adding driver cells for primary IOs done.
Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:07.6 real=0:00:04.8)
Synthesizing clock trees...
  Preparing To Balance...
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=553.100um, total=553.100um
    Clock DAG library cell distribution before merging {count}:
     Logics: CKAN2D0: 1 
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    
    Clock logic merging summary:
    
    -----------------------------------------------------------
    Description                           Number of occurrences
    -----------------------------------------------------------
    Total clock logics                              1
    Globally unique logic expressions               1
    Potentially mergeable clock logics              0
    Actually merged clock logics                    0
    -----------------------------------------------------------
    
    --------------------------------------------
    Cannot merge reason    Number of occurrences
    --------------------------------------------
    GloballyUnique                   1
    --------------------------------------------
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, nicg=0, l=1, total=1
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=2.160um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=553.100um, total=553.100um
    Clock DAG library cell distribution before clustering {count}:
     Logics: CKAN2D1: 1 
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
    Bottom-up phase...
    Clustering clock_tree clk2...
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Clustering clock_tree clk2 done.
    Clustering clock_tree clk1...
    Clustering clock_tree clk1 done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      hp wire lengths  : top=0.000um, trunk=3180.200um, leaf=9925.200um, total=13105.400um
    Clock DAG library cell distribution after bottom-up phase {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Bottom-up phase done. (took cpu=0:00:04.8 real=0:00:04.5)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with FGC disabled for clock sinks and datapath.
*** Starting refinePlace (1:37:46 mem=3877.2M) ***
Total net bbox length = 5.183e+05 (2.419e+05 2.764e+05) (ext = 2.740e+04)
Move report: Detail placement moves 15686 insts, mean move: 0.81 um, max move: 7.20 um
	Max move on inst (core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_): (95.80, 96.40) --> (99.40, 100.00)
	Runtime: CPU: 0:00:04.8 REAL: 0:00:02.0 MEM: 3877.2MB
Summary Report:
Instances move: 8277 (out of 40033 movable)
Instances flipped: 0
Mean displacement: 0.82 um
Max displacement: 7.20 um (Instance: core1_inst/ofifo_inst/col_idx_1__fifo_instance/q1_reg_5_) (95.8, 96.4) -> (99.4, 100)
	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
Total net bbox length = 5.210e+05 (2.439e+05 2.772e+05) (ext = 2.738e+04)
Runtime: CPU: 0:00:05.0 REAL: 0:00:03.0 MEM: 3877.2MB
*** Finished refinePlace (1:37:51 mem=3877.2M) ***
    Moved 3263, flipped 246 and cell swapped 0 of 10392 clock instance(s) during refinement.
    The largest move was 7.2 microns for core2_inst/psum_mem_instance/memory12_reg_74_.
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.8 real=0:00:03.4)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
    [1.8,2.24)              1
    [2.24,2.68)             1
    [2.68,3.12)             0
    [3.12,3.56)             2
    [3.56,4)                9
    [4,4.44)                0
    [4.44,4.88)             0
    [4.88,5.32)             0
    [5.32,5.76)             0
    [5.76,6.2)              2
    --------------------------------
    
    
    Clock tree legalization - Top 10 Movements:
    ===========================================
    
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    Movement (um)    Desired              Achieved             Node
                     location             location             
    -----------------------------------------------------------------------------------------------------------------------------------------------------
         6.2         (442.800,121.600)    (449.000,121.600)    CTS_ccl_a_buf_00170 (a lib_cell CKBD16) at (449.000,121.600), in power domain auto-default
         6           (446.600,121.600)    (449.000,118.000)    CTS_ccl_a_buf_00141 (a lib_cell CKBD16) at (449.000,118.000), in power domain auto-default
         3.6         (179.600,235.000)    (179.600,238.600)    CTS_ccl_a_buf_00324 (a lib_cell CKBD16) at (179.600,238.600), in power domain auto-default
         3.6         (176.800,235.000)    (176.800,231.400)    CTS_ccl_a_buf_00308 (a lib_cell CKBD16) at (176.800,231.400), in power domain auto-default
         3.6         (95.200,235.000)     (95.200,238.600)     CTS_ccl_a_buf_00264 (a lib_cell CKBD16) at (95.200,238.600), in power domain auto-default
         3.6         (367.600,152.200)    (367.600,148.600)    CTS_ccl_a_buf_00204 (a lib_cell CKBD16) at (367.600,148.600), in power domain auto-default
         3.6         (379.000,384.400)    (379.000,388.000)    CTS_ccl_a_buf_00176 (a lib_cell CKBD16) at (379.000,388.000), in power domain auto-default
         3.6         (111.000,173.800)    (111.000,170.200)    CTS_ccl_a_buf_00372 (a lib_cell CKBD16) at (111.000,170.200), in power domain auto-default
         3.6         (94.600,235.000)     (94.600,231.400)     CTS_ccl_a_buf_00370 (a lib_cell CKBD16) at (94.600,231.400), in power domain auto-default
         3.6         (367.600,152.200)    (367.600,155.800)    CTS_ccl_buf_00206 (a lib_cell CKBD16) at (367.600,155.800), in power domain auto-default
    -----------------------------------------------------------------------------------------------------------------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:07.0 real=0:00:04.2)
    Clock DAG stats after 'Clustering':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.782pF, leaf=6.527pF, total=7.309pF
      wire lengths     : top=0.000um, trunk=5070.396um, leaf=38166.218um, total=43236.614um
      hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9980.700um, total=13198.100um
    Clock DAG net violations after 'Clustering': none
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Trunk : target=0.105ns count=18 avg=0.057ns sd=0.022ns min=0.020ns max=0.090ns {9 <= 0.063ns, 8 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.091ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Clustering' {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.221, max=0.417, avg=0.240, sd=0.024], skew [0.197 vs 0.057*], 93.9% {0.221, 0.278} (wid=0.032 ws=0.026) (gid=0.399 gs=0.188)
    Skew group summary after 'Clustering':
      skew_group clk1/CON: insertion delay [min=0.221, max=0.417, avg=0.240, sd=0.024], skew [0.197 vs 0.057*], 93.9% {0.221, 0.278} (wid=0.032 ws=0.026) (gid=0.399 gs=0.188)
      skew_group clk2/CON: insertion delay [min=0.283, max=0.310, avg=0.296, sd=0.007], skew [0.027 vs 0.057], 100% {0.283, 0.310} (wid=0.034 ws=0.019) (gid=0.280 gs=0.017)
    Legalizer API calls during this step: 1821 succeeded with high effort: 1821 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:12.1 real=0:00:09.1)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:       124 (unrouted=124, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 124 nets for routing of which 124 have one or more fixed wires.
(ccopt eGR): Start to route 124 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3873.56 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3873.56 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41861  numIgnoredNets=41737
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 124 clock nets ( 124 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 124 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 124 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.149360e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 104 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 104 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.538220e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 79 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.017684e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 37 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 37 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.257516e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        16( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               16( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140471
[NR-eGR]     M2  (2V) length: 2.471529e+05um, number of vias: 199943
[NR-eGR]     M3  (3H) length: 2.709431e+05um, number of vias: 13327
[NR-eGR]     M4  (4V) length: 7.947871e+04um, number of vias: 4272
[NR-eGR]     M5  (5H) length: 2.652280e+04um, number of vias: 3050
[NR-eGR]     M6  (6V) length: 1.019807e+04um, number of vias: 2119
[NR-eGR]     M7  (7H) length: 8.001800e+03um, number of vias: 2681
[NR-eGR]     M8  (8V) length: 9.994310e+03um, number of vias: 0
[NR-eGR] Total length: 6.522916e+05um, number of vias: 365863
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.224850e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10514
[NR-eGR]     M2  (2V) length: 9.224400e+03um, number of vias: 12767
[NR-eGR]     M3  (3H) length: 1.832070e+04um, number of vias: 5435
[NR-eGR]     M4  (4V) length: 1.176280e+04um, number of vias: 846
[NR-eGR]     M5  (5H) length: 1.971600e+03um, number of vias: 491
[NR-eGR]     M6  (6V) length: 9.690000e+02um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.224850e+04um, number of vias: 30053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.224850e+04um, number of vias: 30053
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.44 sec, Real: 1.52 sec, Curr Mem: 3513.56 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.rgfofrgOo
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.6 real=0:00:01.7)
    Routing using eGR only done.
Net route status summary:
  Clock:       124 (unrouted=0, trialRouted=0, noStatus=0, routed=124, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...

Starting congRepair ...
Collecting buffer chain nets ...
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3553.43 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3553.43 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 124  Num Prerouted Wires = 30593
[NR-eGR] Read numTotalNets=41861  numIgnoredNets=124
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41737 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.739520e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41432 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.894010e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       170( 0.17%)         5( 0.00%)         1( 0.00%)   ( 0.17%) 
[NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        97( 0.10%)         1( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        31( 0.03%)         0( 0.00%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        23( 0.02%)         0( 0.00%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              329( 0.05%)         6( 0.00%)         1( 0.00%)   ( 0.05%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.18 seconds, mem = 3562.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[NR-eGR]     M2  (2V) length: 2.368555e+05um, number of vias: 198834
[NR-eGR]     M3  (3H) length: 2.621027e+05um, number of vias: 15254
[NR-eGR]     M4  (4V) length: 8.457393e+04um, number of vias: 5254
[NR-eGR]     M5  (5H) length: 3.768890e+04um, number of vias: 3257
[NR-eGR]     M6  (6V) length: 1.604269e+04um, number of vias: 2122
[NR-eGR]     M7  (7H) length: 8.093200e+03um, number of vias: 2694
[NR-eGR]     M8  (8V) length: 1.005031e+04um, number of vias: 0
[NR-eGR] Total length: 6.554073e+05um, number of vias: 367888
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.51 seconds, mem = 3521.7M
End of congRepair (cpu=0:00:02.6, real=0:00:02.0)
    Congestion Repair done. (took cpu=0:00:02.7 real=0:00:01.8)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:05.3 real=0:00:04.3)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76591 and nets=51574 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3525.336M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
    cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
    cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
    sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.800pF, leaf=6.648pF, total=7.448pF
    wire lengths     : top=0.000um, trunk=5070.396um, leaf=38166.218um, total=43236.614um
    hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9980.700um, total=13198.100um
  Clock DAG net violations after clustering cong repair call: none
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after clustering cong repair call {count}:
     Bufs: CKBD16: 118 CKBD12: 3 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.033 ws=0.026) (gid=0.399 gs=0.185)
  Skew group summary after clustering cong repair call:
    skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.033 ws=0.026) (gid=0.399 gs=0.185)
    skew_group clk2/CON: insertion delay [min=0.284, max=0.310, avg=0.297, sd=0.007], skew [0.026 vs 0.057], 100% {0.284, 0.310} (wid=0.034 ws=0.019) (gid=0.280 gs=0.017)
  CongRepair After Initial Clustering done. (took cpu=0:00:06.9 real=0:00:05.6)
  Stage::Clustering done. (took cpu=0:00:19.1 real=0:00:14.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=6.648pF, total=7.448pF
      wire lengths     : top=0.000um, trunk=5070.396um, leaf=38166.218um, total=43236.614um
      hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9980.700um, total=13198.100um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.284, max=0.310], skew [0.026 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.2 real=0:00:00.2)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
      cell areas       : b=1213.200um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1215.360um^2
      cell capacitance : b=0.662pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.663pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.800pF, leaf=6.648pF, total=7.448pF
      wire lengths     : top=0.000um, trunk=5070.396um, leaf=38166.218um, total=43236.614um
      hp wire lengths  : top=0.000um, trunk=3217.400um, leaf=9980.700um, total=13198.100um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Trunk : target=0.105ns count=18 avg=0.057ns sd=0.023ns min=0.020ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
       Bufs: CKBD16: 118 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.033 ws=0.026) (gid=0.399 gs=0.185)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417, avg=0.242, sd=0.024], skew [0.194 vs 0.057*], 93.9% {0.223, 0.280} (wid=0.033 ws=0.026) (gid=0.399 gs=0.185)
      skew_group clk2/CON: insertion delay [min=0.284, max=0.310, avg=0.297, sd=0.007], skew [0.026 vs 0.057], 100% {0.284, 0.310} (wid=0.034 ws=0.019) (gid=0.280 gs=0.017)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::DRV Fixing done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
      cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.850pF, leaf=6.648pF, total=7.498pF
      wire lengths     : top=0.000um, trunk=5384.796um, leaf=38166.218um, total=43551.014um
      hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9980.700um, total=13444.700um
    Clock DAG net violations after 'Removing unnecessary root buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
       Bufs: CKBD16: 117 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
    Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
      cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.850pF, leaf=6.648pF, total=7.498pF
      wire lengths     : top=0.000um, trunk=5384.796um, leaf=38166.218um, total=43551.014um
      hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9980.700um, total=13444.700um
    Clock DAG net violations after 'Removing unconstrained drivers': none
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
       Bufs: CKBD16: 117 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
      cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.850pF, leaf=6.648pF, total=7.498pF
      wire lengths     : top=0.000um, trunk=5384.796um, leaf=38166.218um, total=43551.014um
      hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9980.700um, total=13444.700um
    Clock DAG net violations after 'Reducing insertion delay 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
       Bufs: CKBD16: 117 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
    Legalizer API calls during this step: 27 succeeded with high effort: 27 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.2 real=0:00:00.2)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1203.120um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1205.280um^2
      cell capacitance : b=0.657pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.657pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.850pF, leaf=6.648pF, total=7.498pF
      wire lengths     : top=0.000um, trunk=5384.796um, leaf=38166.218um, total=43551.014um
      hp wire lengths  : top=0.000um, trunk=3464.000um, leaf=9980.700um, total=13444.700um
    Clock DAG net violations after 'Removing longest path buffering': none
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Trunk : target=0.105ns count=17 avg=0.062ns sd=0.022ns min=0.021ns max=0.094ns {7 <= 0.063ns, 7 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 93 <= 0.094ns, 11 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
       Bufs: CKBD16: 117 CKBD12: 3 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk1/CON: insertion delay [min=0.223, max=0.417], skew [0.194 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.229, max=0.289], skew [0.060 vs 0.057*]
    Legalizer API calls during this step: 25 succeeded with high effort: 25 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.5 real=0:00:00.5)
  Reducing insertion delay 2...
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1196.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1198.440um^2
      cell capacitance : b=0.653pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.654pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.783pF, leaf=6.647pF, total=7.430pF
      wire lengths     : top=0.000um, trunk=4969.597um, leaf=38154.024um, total=43123.620um
      hp wire lengths  : top=0.000um, trunk=3098.200um, leaf=9996.300um, total=13094.500um
    Clock DAG net violations after 'Reducing insertion delay 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
      Trunk : target=0.105ns count=17 avg=0.058ns sd=0.019ns min=0.028ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
       Bufs: CKBD16: 116 CKBD12: 3 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.222, max=0.399, avg=0.240, sd=0.020], skew [0.176 vs 0.057*], 93.9% {0.222, 0.279} (wid=0.033 ws=0.026) (gid=0.381 gs=0.168)
    Skew group summary after 'Reducing insertion delay 2':
      skew_group clk1/CON: insertion delay [min=0.222, max=0.399, avg=0.240, sd=0.020], skew [0.176 vs 0.057*], 93.9% {0.222, 0.279} (wid=0.033 ws=0.026) (gid=0.381 gs=0.168)
      skew_group clk2/CON: insertion delay [min=0.232, max=0.259, avg=0.249, sd=0.006], skew [0.027 vs 0.057], 100% {0.232, 0.259} (wid=0.039 ws=0.019) (gid=0.225 gs=0.014)
    Legalizer API calls during this step: 516 succeeded with high effort: 516 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 2 done. (took cpu=0:00:03.4 real=0:00:03.4)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:04.4 real=0:00:04.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:24.0 real=0:00:19.8)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1196.280um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1198.440um^2
      cell capacitance : b=0.653pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.654pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.777pF, leaf=6.647pF, total=7.424pF
      wire lengths     : top=0.000um, trunk=4946.597um, leaf=38154.024um, total=43100.621um
      hp wire lengths  : top=0.000um, trunk=3082.200um, leaf=9996.300um, total=13078.500um
    Clock DAG net violations after 'Improving clock tree routing': none
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Trunk : target=0.105ns count=17 avg=0.057ns sd=0.020ns min=0.023ns max=0.091ns {9 <= 0.063ns, 7 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
       Bufs: CKBD16: 116 CKBD12: 3 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.222, max=0.399], skew [0.176 vs 0.057*]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk1/CON: insertion delay [min=0.222, max=0.399], skew [0.176 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.222, max=0.254], skew [0.031 vs 0.057]
    Legalizer API calls during this step: 54 succeeded with high effort: 54 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Reducing clock tree power 1...
    Resizing gates: ...20% ...40% ...60% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .80% ...100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1175.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1177.560um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.777pF, leaf=6.647pF, total=7.424pF
      wire lengths     : top=0.000um, trunk=4942.597um, leaf=38154.024um, total=43096.621um
      hp wire lengths  : top=0.000um, trunk=3082.200um, leaf=9996.300um, total=13078.500um
    Clock DAG net violations after 'Reducing clock tree power 1': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Trunk : target=0.105ns count=17 avg=0.065ns sd=0.023ns min=0.021ns max=0.092ns {5 <= 0.063ns, 9 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
       Bufs: CKBD16: 110 CKBD12: 6 CKBD8: 2 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.394], skew [0.132 vs 0.057*]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk1/CON: insertion delay [min=0.262, max=0.394], skew [0.132 vs 0.057*]
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271], skew [0.027 vs 0.057]
    Legalizer API calls during this step: 263 succeeded with high effort: 263 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:02.0 real=0:00:00.6)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
      cell areas       : b=1171.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.240um^2
      cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.649pF, total=7.448pF
      wire lengths     : top=0.000um, trunk=5096.097um, leaf=38168.624um, total=43264.721um
      hp wire lengths  : top=0.000um, trunk=3193.200um, leaf=10004.000um, total=13197.200um
    Clock DAG net violations after 'Reducing clock tree power 2': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Trunk : target=0.105ns count=17 avg=0.068ns sd=0.026ns min=0.021ns max=0.105ns {5 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.288, max=0.394, avg=0.298, sd=0.010], skew [0.106 vs 0.057*], 99.3% {0.288, 0.345} (wid=0.029 ws=0.019) (gid=0.376 gs=0.105)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk1/CON: insertion delay [min=0.288, max=0.394, avg=0.298, sd=0.010], skew [0.106 vs 0.057*], 99.3% {0.288, 0.345} (wid=0.029 ws=0.019) (gid=0.376 gs=0.105)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271, avg=0.258, sd=0.006], skew [0.027 vs 0.057], 100% {0.244, 0.271} (wid=0.036 ws=0.026) (gid=0.253 gs=0.032)
    Legalizer API calls during this step: 231 succeeded with high effort: 231 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:02.3 real=0:00:02.4)
  Stage::Reducing Power done. (took cpu=0:00:04.7 real=0:00:03.3)
  Stage::Balancing...
  Approximately balancing fragments step...
    Resolve constraints - Approximately balancing fragments...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:01.1 real=0:00:01.1)
    Estimate delay to be added in balancing - Approximately balancing fragments...
    Trial balancer estimated the amount of delay to be added in balancing: 0.078ns
    Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments...
      Moving gates to improve sub-tree skew...
        Tried: 124 Succeeded: 0
        Topology Tried: 0 Succeeded: 0
        0 Succeeded with SS ratio
        0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
        Total reducing skew: 0 Average reducing skew for 0 nets : 0
        Clock DAG stats after 'Moving gates to improve sub-tree skew':
          cell counts      : b=120, i=0, icg=0, nicg=0, l=1, total=121
          cell areas       : b=1171.080um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1173.240um^2
          cell capacitance : b=0.640pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.799pF, leaf=6.649pF, total=7.448pF
          wire lengths     : top=0.000um, trunk=5096.097um, leaf=38168.624um, total=43264.721um
          hp wire lengths  : top=0.000um, trunk=3193.200um, leaf=10004.000um, total=13197.200um
        Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
        Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
          Trunk : target=0.105ns count=17 avg=0.068ns sd=0.026ns min=0.021ns max=0.105ns {5 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
           Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to improve sub-tree skew done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments bottom up...
        bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
        Clock DAG stats after 'Approximately balancing fragments bottom up':
          cell counts      : b=121, i=0, icg=0, nicg=0, l=1, total=122
          cell areas       : b=1172.520um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1174.680um^2
          cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.642pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.800pF, leaf=6.649pF, total=7.449pF
          wire lengths     : top=0.000um, trunk=5100.498um, leaf=38168.624um, total=43269.121um
          hp wire lengths  : top=0.000um, trunk=3197.000um, leaf=10004.000um, total=13201.000um
        Clock DAG net violations after 'Approximately balancing fragments bottom up': none
        Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
          Trunk : target=0.105ns count=18 avg=0.067ns sd=0.026ns min=0.021ns max=0.105ns {6 <= 0.063ns, 6 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
           Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 
         Logics: CKAN2D1: 1 
        Legalizer API calls during this step: 7 succeeded with high effort: 7 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Approximately balancing fragments bottom up done. (took cpu=0:00:01.2 real=0:00:01.1)
      Approximately balancing fragments, wire and cell delays...
      Approximately balancing fragments, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
          cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
          wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
          hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
      Approximately balancing fragments, wire and cell delays, iteration 2...
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
          cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
          wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
          hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
        Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
          Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
           Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing fragments, wire and cell delays, iteration 2 done.
      Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Approximately balancing fragments step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing fragments step done. (took cpu=0:00:03.3 real=0:00:03.3)
  Clock DAG stats after Approximately balancing fragments:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
    cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
    sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
    wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
    hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
  Clock DAG net violations after Approximately balancing fragments: none
  Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
    Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
  Clock DAG library cell distribution after Approximately balancing fragments {count}:
     Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
  Skew group summary after Approximately balancing fragments:
    skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
    skew_group clk2/CON: insertion delay [min=0.244, max=0.271], skew [0.027 vs 0.057]
  Improving fragments clock skew...
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Improving fragments clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
    Skew group summary after 'Improving fragments clock skew':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271], skew [0.027 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving fragments clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.6 real=0:00:00.6)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
          cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
          wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
          hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
           Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
         Logics: CKAN2D1: 1 
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Approximately balancing step': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing step' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
    Skew group summary after 'Approximately balancing step':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271], skew [0.027 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.9 real=0:00:00.9)
  Fixing clock tree overload...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Fixing clock tree overload': none
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
    Skew group summary after 'Fixing clock tree overload':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271], skew [0.027 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree overload done. (took cpu=0:00:00.1 real=0:00:00.1)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Approximately balancing paths': none
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.375, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.375, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.271, avg=0.258, sd=0.006], skew [0.027 vs 0.057], 100% {0.244, 0.271} (wid=0.036 ws=0.026) (gid=0.253 gs=0.032)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Balancing done. (took cpu=0:00:05.1 real=0:00:05.2)
  Stage::Polishing...
  Merging balancing drivers for power...
    Clock tree timing engine global stage delay update for WC:setup.late...
    Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
    Tried: 126 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Merging balancing drivers for power': none
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389], skew [0.034 vs 0.057]
      skew_group clk2/CON: insertion delay [min=0.245, max=0.271], skew [0.026 vs 0.057]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.6 real=0:00:00.4)
  Checking for inverting clock gates...
  Checking for inverting clock gates done.
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1173.960um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1176.120um^2
      cell capacitance : b=0.642pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.643pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.097um, leaf=38168.624um, total=43272.721um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Improving clock skew': none
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Trunk : target=0.105ns count=19 avg=0.067ns sd=0.025ns min=0.021ns max=0.105ns {6 <= 0.063ns, 7 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.058ns max=0.103ns {1 <= 0.063ns, 0 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving clock skew' {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD4: 1 CKBD1: 1 CKBD0: 1 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.374, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
    Skew group summary after 'Improving clock skew':
      skew_group clk1/CON: insertion delay [min=0.355, max=0.389, avg=0.374, sd=0.004], skew [0.034 vs 0.057], 100% {0.355, 0.389} (wid=0.029 ws=0.019) (gid=0.372 gs=0.036)
      skew_group clk2/CON: insertion delay [min=0.245, max=0.271, avg=0.258, sd=0.006], skew [0.026 vs 0.057], 100% {0.245, 0.271} (wid=0.036 ws=0.026) (gid=0.253 gs=0.032)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Initial gate capacitance is (rise=9.620pF fall=9.592pF).
    Resizing gates: ...20% ...40% ...60% ...80% ..Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    .100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=9.617pF fall=9.588pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
      cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.497um, leaf=38168.624um, total=43273.121um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Reducing clock tree power 3': none
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Trunk : target=0.105ns count=19 avg=0.070ns sd=0.024ns min=0.020ns max=0.105ns {4 <= 0.063ns, 9 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
       Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.367, max=0.408, avg=0.376, sd=0.008], skew [0.041 vs 0.057], 100% {0.367, 0.408} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk1/CON: insertion delay [min=0.367, max=0.408, avg=0.376, sd=0.008], skew [0.041 vs 0.057], 100% {0.367, 0.408} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
      skew_group clk2/CON: insertion delay [min=0.250, max=0.271, avg=0.264, sd=0.004], skew [0.022 vs 0.057], 100% {0.250, 0.271} (wid=0.035 ws=0.026) (gid=0.253 gs=0.021)
    Legalizer API calls during this step: 254 succeeded with high effort: 254 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:01.8 real=0:00:00.7)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
      cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.801pF, leaf=6.649pF, total=7.449pF
      wire lengths     : top=0.000um, trunk=5104.497um, leaf=38168.624um, total=43273.121um
      hp wire lengths  : top=0.000um, trunk=3200.400um, leaf=10004.000um, total=13204.400um
    Clock DAG net violations after 'Improving insertion delay': none
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Trunk : target=0.105ns count=19 avg=0.070ns sd=0.024ns min=0.020ns max=0.105ns {4 <= 0.063ns, 9 <= 0.084ns, 5 <= 0.094ns, 0 <= 0.100ns, 1 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 92 <= 0.094ns, 12 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Improving insertion delay' {count}:
       Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.367, max=0.408, avg=0.376, sd=0.008], skew [0.041 vs 0.057], 100% {0.367, 0.408} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
    Skew group summary after 'Improving insertion delay':
      skew_group clk1/CON: insertion delay [min=0.367, max=0.408, avg=0.376, sd=0.008], skew [0.041 vs 0.057], 100% {0.367, 0.408} (wid=0.029 ws=0.019) (gid=0.386 gs=0.035)
      skew_group clk2/CON: insertion delay [min=0.250, max=0.271, avg=0.264, sd=0.004], skew [0.022 vs 0.057], 100% {0.250, 0.271} (wid=0.035 ws=0.026) (gid=0.253 gs=0.021)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.3 real=0:00:00.3)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
      Global shorten wires A0...
        Legalizer API calls during this step: 68 succeeded with high effort: 68 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.3 real=0:00:00.3)
      Move For Wirelength - core...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=8, resolved=112, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=74, accepted=32
        Max accepted move=73.600um, total accepted move=718.800um, average move=22.462um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=16, resolved=100, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=16, ignoredLeafDriver=0, worse=54, accepted=23
        Max accepted move=41.400um, total accepted move=335.800um, average move=14.600um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=40, resolved=70, predictFail=4, currentlyIllegal=0, legalizationFail=1, legalizedMoveTooSmall=18, ignoredLeafDriver=0, worse=33, accepted=14
        Max accepted move=21.000um, total accepted move=144.400um, average move=10.314um
        Legalizer API calls during this step: 271 succeeded with high effort: 271 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:03.7 real=0:00:03.7)
      Global shorten wires A1...
        Legalizer API calls during this step: 58 succeeded with high effort: 58 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.1 real=0:00:00.1)
      Move For Wirelength - core...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=12, resolved=5, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=1, accepted=2
        Max accepted move=11.200um, total accepted move=21.400um, average move=10.700um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=13, resolved=3, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=3, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 8 succeeded with high effort: 8 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.9 real=0:00:00.9)
      Global shorten wires B...
        Modifying slew-target multiplier from 1 to 0.95
        Reverting slew-target multiplier from 0.95 to 1
        Legalizer API calls during this step: 523 succeeded with high effort: 523 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:01.1 real=0:00:01.1)
      Move For Wirelength - branch...
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=17, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=11, accepted=6
        Max accepted move=2.800um, total accepted move=5.800um, average move=0.967um
        Move for wirelength. considered=125, filtered=125, permitted=123, cannotCompute=0, computed=123, moveTooSmall=0, resolved=15, predictFail=11, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=4, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 21 succeeded with high effort: 21 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
        cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
        cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
        sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        wire capacitance : top=0.000pF, trunk=0.704pF, leaf=6.627pF, total=7.331pF
        wire lengths     : top=0.000um, trunk=4465.999um, leaf=38054.020um, total=42520.019um
        hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
      Clock DAG net violations after 'Wire Reduction extra effort': none
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Trunk : target=0.105ns count=19 avg=0.066ns sd=0.022ns min=0.020ns max=0.091ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
        Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 85 <= 0.094ns, 18 <= 0.100ns, 2 <= 0.105ns}
      Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
         Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
       Logics: CKAN2D1: 1 
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.345, max=0.401, avg=0.360, sd=0.010], skew [0.057 vs 0.057], 100% {0.345, 0.401} (wid=0.041 ws=0.036) (gid=0.385 gs=0.054)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk1/CON: insertion delay [min=0.345, max=0.401, avg=0.360, sd=0.010], skew [0.057 vs 0.057], 100% {0.345, 0.401} (wid=0.041 ws=0.036) (gid=0.385 gs=0.054)
        skew_group clk2/CON: insertion delay [min=0.235, max=0.267, avg=0.257, sd=0.008], skew [0.033 vs 0.057], 100% {0.235, 0.267} (wid=0.034 ws=0.024) (gid=0.243 gs=0.024)
      Legalizer API calls during this step: 949 succeeded with high effort: 949 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:06.7 real=0:00:06.8)
    Optimizing orientation...
    FlipOpt...
    Optimizing orientation on clock cells...
      Orientation Wirelength Optimization: Attempted = 126 , Succeeded = 18 , Wirelength increased = 105 , CannotMove = 3 , Illegal = 0 , Other = 0
    Optimizing orientation on clock cells done.
    FlipOpt done. (took cpu=0:00:00.3 real=0:00:00.3)
    Optimizing orientation done. (took cpu=0:00:00.3 real=0:00:00.3)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
      cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.695pF, leaf=6.624pF, total=7.318pF
      wire lengths     : top=0.000um, trunk=4400.999um, leaf=38038.819um, total=42439.818um
      hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
    Clock DAG net violations after 'Wire Opt OverFix': none
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Trunk : target=0.105ns count=19 avg=0.065ns sd=0.022ns min=0.020ns max=0.091ns {5 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 86 <= 0.094ns, 18 <= 0.100ns, 1 <= 0.105ns}
    Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
       Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.343, max=0.401, avg=0.358, sd=0.010], skew [0.058 vs 0.057*], 99.9% {0.344, 0.401} (wid=0.041 ws=0.036) (gid=0.385 gs=0.055)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk1/CON: insertion delay [min=0.343, max=0.401, avg=0.358, sd=0.010], skew [0.058 vs 0.057*], 99.9% {0.344, 0.401} (wid=0.041 ws=0.036) (gid=0.385 gs=0.055)
      skew_group clk2/CON: insertion delay [min=0.234, max=0.266, avg=0.256, sd=0.008], skew [0.032 vs 0.057], 100% {0.234, 0.266} (wid=0.033 ws=0.024) (gid=0.243 gs=0.024)
    Legalizer API calls during this step: 949 succeeded with high effort: 949 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:07.7 real=0:00:07.8)
  Total capacitance is (rise=16.935pF fall=16.906pF), of which (rise=7.318pF fall=7.318pF) is wire, and (rise=9.617pF fall=9.588pF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.7 real=0:00:09.4)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - ClockRefiner...
  Performing Clock Only Refine Place.
*** Starting refinePlace (1:38:26 mem=3830.6M) ***
Total net bbox length = 5.209e+05 (2.437e+05 2.771e+05) (ext = 2.713e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3830.6MB
Summary Report:
Instances move: 0 (out of 40034 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.209e+05 (2.437e+05 2.771e+05) (ext = 2.713e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3830.6MB
*** Finished refinePlace (1:38:26 mem=3830.6M) ***
  Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
  The largest move was 0 microns for .
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:01.0 real=0:00:00.9)
  CCOpt::Phase::Implementation done. (took cpu=0:00:21.5 real=0:00:18.8)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning loop iteration 0...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       125 (unrouted=125, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR->NR step...
(ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
(ccopt eGR): Start to route 125 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3830.59 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3830.59 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41862  numIgnoredNets=41737
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 125 clock nets ( 125 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 125 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 4.096620e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 105 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 105 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.535700e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 79 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 79 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.015668e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 38 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 38 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.263528e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (2)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        19( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               19( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[NR-eGR]     M2  (2V) length: 2.366415e+05um, number of vias: 198808
[NR-eGR]     M3  (3H) length: 2.617127e+05um, number of vias: 15356
[NR-eGR]     M4  (4V) length: 8.466373e+04um, number of vias: 5261
[NR-eGR]     M5  (5H) length: 3.745450e+04um, number of vias: 3275
[NR-eGR]     M6  (6V) length: 1.597849e+04um, number of vias: 2122
[NR-eGR]     M7  (7H) length: 8.093200e+03um, number of vias: 2694
[NR-eGR]     M8  (8V) length: 1.005031e+04um, number of vias: 0
[NR-eGR] Total length: 6.545945e+05um, number of vias: 367989
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.172450e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[NR-eGR]     M2  (2V) length: 9.010400e+03um, number of vias: 12743
[NR-eGR]     M3  (3H) length: 1.793070e+04um, number of vias: 5539
[NR-eGR]     M4  (4V) length: 1.185260e+04um, number of vias: 855
[NR-eGR]     M5  (5H) length: 1.884200e+03um, number of vias: 511
[NR-eGR]     M6  (6V) length: 1.046600e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.172450e+04um, number of vias: 30164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.172450e+04um, number of vias: 30164
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.51 sec, Real: 1.60 sec, Curr Mem: 3516.59 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.rgfkml5ux
        Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.8)
Set FIXED routing status on 125 net(s)
      Routing using eGR only done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.0 real=0:00:02.1)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76592 and nets=51575 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3516.594M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with cell sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for WC:setup.late...
        Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.4 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.4 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
          cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.584pF, total=7.268pF
          wire lengths     : top=0.000um, trunk=4416.800um, leaf=37307.700um, total=41724.500um
          hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
        Clock DAG net violations eGRPC initial state: none
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.020ns max=0.089ns {5 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution eGRPC initial state {count}:
           Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
        Skew group summary eGRPC initial state:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.233, max=0.267, avg=0.256, sd=0.008], skew [0.033 vs 0.057], 100% {0.233, 0.267} (wid=0.033 ws=0.023) (gid=0.243 gs=0.024)
        Moving buffers...
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC after moving buffers:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1168.560um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1170.720um^2
          cell capacitance : b=0.638pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.639pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.584pF, total=7.268pF
          wire lengths     : top=0.000um, trunk=4416.800um, leaf=37307.700um, total=41724.500um
          hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
        Clock DAG net violations eGRPC after moving buffers: none
        Clock DAG primary half-corner transition distribution eGRPC after moving buffers:
          Trunk : target=0.105ns count=19 avg=0.065ns sd=0.021ns min=0.020ns max=0.089ns {5 <= 0.063ns, 12 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after moving buffers {count}:
           Bufs: CKBD16: 107 CKBD12: 8 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
        Skew group summary eGRPC after moving buffers:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.233, max=0.267, avg=0.256, sd=0.008], skew [0.033 vs 0.057], 100% {0.233, 0.267} (wid=0.033 ws=0.023) (gid=0.243 gs=0.024)
        Moving buffers done. (took cpu=0:00:00.3 real=0:00:00.3)
        Initial Pass of Downsizing Clock Tree Cells...
        Artificially removing long paths...
          Artificially shortened 322 long paths. The largest offset applied was 0.023ns.
          
          
          Skew Group Offsets:
          
          ----------------------------------------------------------------------------------------
          Skew Group    Num.     Num.       Offset        Max        Previous Max.    Current Max.
                        Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
          ----------------------------------------------------------------------------------------
          clk1/CON      5251       322        6.132%      0.023ns       0.401ns         0.378ns
          ----------------------------------------------------------------------------------------
          
          Offsets Histogram:
          
          -------------------------------
          From (ns)    To (ns)      Count
          -------------------------------
          below          0.007         2
            0.007        0.012        51
            0.012        0.017       224
            0.017        0.022         6
            0.022      and above      39
          -------------------------------
          
          Mean=0.014ns Median=0.014ns Std.Dev=0.003ns
          
          
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.1)
        Modifying slew-target multiplier from 1 to 0.9
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 1, numUnchanged = 3, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 107, numSkippedDueToCloseToSkewTarget = 14
        CCOpt-eGRPC Downsizing: considered: 4, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 4, unsuccessful: 0, sized: 1
        Downsizing prefiltering...
        Downsizing prefiltering done.
        Downsizing: ...20% ...40% ...60% ...80% ...100% 
        DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
        CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
        Reverting slew-target multiplier from 0.9 to 1
        Reverting Artificially removing long paths...
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC after downsizing:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
          cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.584pF, total=7.268pF
          wire lengths     : top=0.000um, trunk=4416.800um, leaf=37307.700um, total=41724.500um
          hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
        Clock DAG net violations eGRPC after downsizing: none
        Clock DAG primary half-corner transition distribution eGRPC after downsizing:
          Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.020ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after downsizing {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
        Skew group summary eGRPC after downsizing:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.244, max=0.267, avg=0.257, sd=0.005], skew [0.022 vs 0.057], 100% {0.244, 0.267} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
        Initial Pass of Downsizing Clock Tree Cells done. (took cpu=0:00:00.7 real=0:00:00.8)
        Fixing DRVs...
        Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
        CCOpt-eGRPC: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        -------------------------------------------------------------------------------------------------
        Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
        -------------------------------------------------------------------------------------------------
        top                0            0           0            0                    0                0
        trunk              0            0           0            0                    0                0
        leaf               0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        Total              0            0           0            0                    0                0
        -------------------------------------------------------------------------------------------------
        
        Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
        
        Clock DAG stats eGRPC after DRV fixing:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
          cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.584pF, total=7.268pF
          wire lengths     : top=0.000um, trunk=4416.800um, leaf=37307.700um, total=41724.500um
          hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
        Clock DAG net violations eGRPC after DRV fixing: none
        Clock DAG primary half-corner transition distribution eGRPC after DRV fixing:
          Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.020ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution eGRPC after DRV fixing {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
        Skew group summary eGRPC after DRV fixing:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.244, max=0.267, avg=0.257, sd=0.005], skew [0.022 vs 0.057], 100% {0.244, 0.267} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
        Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Set dirty flag on 6 insts, 12 nets
        Clock DAG stats before routing clock trees:
          cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
          cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
          cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
          sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
          wire capacitance : top=0.000pF, trunk=0.684pF, leaf=6.584pF, total=7.268pF
          wire lengths     : top=0.000um, trunk=4416.800um, leaf=37307.700um, total=41724.500um
          hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10172.200um, total=13021.200um
        Clock DAG net violations before routing clock trees: none
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.020ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
          Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.071ns max=0.102ns {0 <= 0.063ns, 1 <= 0.084ns, 95 <= 0.094ns, 9 <= 0.100ns, 1 <= 0.105ns}
        Clock DAG library cell distribution before routing clock trees {count}:
           Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
         Logics: CKAN2D1: 1 
        Primary reporting skew groups before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
        Skew group summary before routing clock trees:
          skew_group clk1/CON: insertion delay [min=0.340, max=0.401, avg=0.358, sd=0.010], skew [0.061 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.039 ws=0.034) (gid=0.384 gs=0.058)
          skew_group clk2/CON: insertion delay [min=0.244, max=0.267, avg=0.257, sd=0.005], skew [0.022 vs 0.057], 100% {0.244, 0.267} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning loop iteration 0 done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - ClockRefiner...
  Performing Single Pass Refine Place.
*** Starting refinePlace (1:38:32 mem=3769.8M) ***
Total net bbox length = 5.209e+05 (2.437e+05 2.771e+05) (ext = 2.713e+04)
Move report: Detail placement moves 12314 insts, mean move: 0.82 um, max move: 11.00 um
	Max move on inst (FILLER__1_2481): (537.00, 38.80) --> (531.40, 33.40)
	Runtime: CPU: 0:00:05.1 REAL: 0:00:03.0 MEM: 3769.8MB
Summary Report:
Instances move: 6363 (out of 40034 movable)
Instances flipped: 0
Mean displacement: 0.78 um
Max displacement: 8.00 um (Instance: core2_inst/mac_array_instance/col_idx_6__mac_col_inst/mac_8in_instance/U313) (460.6, 382.6) -> (454.4, 384.4)
	Length: 25 sites, height: 1 rows, site name: core, cell type: FA1D0
Total net bbox length = 5.230e+05 (2.454e+05 2.777e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:05.2 REAL: 0:00:03.0 MEM: 3769.8MB
*** Finished refinePlace (1:38:37 mem=3769.8M) ***
  Moved 2337, flipped 83 and cell swapped 0 of 10393 clock instance(s) during refinement.
  The largest move was 7.6 microns for core2_inst/psum_mem_instance/memory0_reg_58_.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:05.6 real=0:00:03.1)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:11.2 real=0:00:08.6)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9714, trialRouted=41736, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->NR step...
(ccopt eGR): There are 125 nets for routing of which 125 have one or more fixed wires.
(ccopt eGR): Start to route 125 all nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3769.82 MB )
[NR-eGR] Read 58504 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3769.82 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 58504
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41862  numIgnoredNets=41737
[NR-eGR] Connected 0 must-join pins/ports
[NR-eGR] There are 125 clock nets ( 125 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 125 
[NR-eGR] Rule id: 1  Nets: 0 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 125 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.03% V. EstWL: 4.111020e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 105 nets and layer range [3, 6]
[NR-eGR] Layer group 2: route 105 net(s) in layer range [3, 6]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 7.574220e+04um
[NR-eGR] 
[NR-eGR] Create a new net group with 77 nets and layer range [3, 8]
[NR-eGR] Layer group 3: route 77 net(s) in layer range [3, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 1.014552e+05um
[NR-eGR] 
[NR-eGR] Create a new net group with 42 nets and layer range [2, 8]
[NR-eGR] Layer group 4: route 42 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 1.290384e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]       Layer                (1)    OverCon 
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        15( 0.02%)   ( 0.02%) 
[NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR] Total               15( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 140473
[NR-eGR]     M2  (2V) length: 2.367013e+05um, number of vias: 198875
[NR-eGR]     M3  (3H) length: 2.616183e+05um, number of vias: 15320
[NR-eGR]     M4  (4V) length: 8.458953e+04um, number of vias: 5278
[NR-eGR]     M5  (5H) length: 3.780310e+04um, number of vias: 3276
[NR-eGR]     M6  (6V) length: 1.595189e+04um, number of vias: 2122
[NR-eGR]     M7  (7H) length: 8.093200e+03um, number of vias: 2694
[NR-eGR]     M8  (8V) length: 1.005031e+04um, number of vias: 0
[NR-eGR] Total length: 6.548077e+05um, number of vias: 368038
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.193770e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]     M1  (1H) length: 0.000000e+00um, number of vias: 10516
[NR-eGR]     M2  (2V) length: 9.070200e+03um, number of vias: 12810
[NR-eGR]     M3  (3H) length: 1.783630e+04um, number of vias: 5503
[NR-eGR]     M4  (4V) length: 1.177840e+04um, number of vias: 872
[NR-eGR]     M5  (5H) length: 2.232800e+03um, number of vias: 512
[NR-eGR]     M6  (6V) length: 1.020000e+03um, number of vias: 0
[NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[NR-eGR] Total length: 4.193770e+04um, number of vias: 30213
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 4.193770e+04um, number of vias: 30213
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.50 sec, Real: 1.53 sec, Curr Mem: 3462.82 MB )
Generated NR early global route guides for clocks to: /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.rgfwqsSZY
      Early Global Route - eGR->NR step done. (took cpu=0:00:01.7 real=0:00:01.7)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 125 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 125 nets.
  Preferred NanoRoute mode settings: Current
**WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
#WARNING (NRIF-47) This option supports a feature that is under development and experimental, use at your own risk.
      Clock detailed routing...
        NanoRoute...
% Begin globalDetailRoute (date=03/22 16:38:29, mem=2707.0M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Wed Mar 22 16:38:29 2023
#
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=51575)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 16:38:31 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 51570 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:27, elapsed time = 00:00:05, memory = 2792.16 (MB), peak = 3221.43 (MB)
#Merging special wires: starts on Wed Mar 22 16:38:36 2023 with memory = 2792.93 (MB), peak = 3221.43 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:2.7 GB, peak:3.1 GB --0.90 [8]--
#reading routing guides ......
#
#Finished routing data preparation on Wed Mar 22 16:38:36 2023
#
#Cpu time = 00:00:28
#Elapsed time = 00:00:06
#Increased memory = 33.95 (MB)
#Total memory = 2794.22 (MB)
#Peak memory = 3221.43 (MB)
#
#
#Start global routing on Wed Mar 22 16:38:36 2023
#
#
#Start global routing initialization on Wed Mar 22 16:38:36 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 16:38:36 2023
#
#Start routing resource analysis on Wed Mar 22 16:38:36 2023
#
#Routing resource analysis is done on Wed Mar 22 16:38:37 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.78%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.08%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.99%
#
#  125 nets (0.24%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 16:38:37 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2802.05 (MB), peak = 3221.43 (MB)
#
#Routing guide is on.
#
#Global routing initialization is done on Wed Mar 22 16:38:37 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2802.39 (MB), peak = 3221.43 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2810.32 (MB), peak = 3221.43 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2811.97 (MB), peak = 3221.43 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 9713 (skipped).
#Total number of selected nets for routing = 125.
#Total number of unselected nets (but routable) for routing = 41737 (skipped).
#Total number of nets in the design = 51575.
#
#41737 skipped nets do not have any wires.
#125 routable nets have only global wires.
#125 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                125               0  
#------------------------------------------------
#        Total                125               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Unconstrained  
#-------------------------------------------------------------
#      Default                125          305           41432  
#-------------------------------------------------------------
#        Total                125          305           41432  
#-------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           15(0.04%)   (0.04%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     15(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 40083 um.
#Total half perimeter of net bounding box = 14115 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 8076 um.
#Total wire length on LAYER M3 = 17172 um.
#Total wire length on LAYER M4 = 11727 um.
#Total wire length on LAYER M5 = 2112 um.
#Total wire length on LAYER M6 = 996 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23703
#Up-Via Summary (total 23703):
#           
#-----------------------
# M1              10514
# M2               7762
# M3               4284
# M4                740
# M5                403
#-----------------------
#                 23703 
#
#Total number of involved priority nets 125
#Maximum src to sink distance for priority net 463.1
#Average of max src_to_sink distance for priority net 93.7
#Average of ave src_to_sink distance for priority net 53.1
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 24.40 (MB)
#Total memory = 2818.63 (MB)
#Peak memory = 3221.43 (MB)
#
#Finished global routing on Wed Mar 22 16:38:45 2023
#
#
#reading routing guides ......
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2800.76 (MB), peak = 3221.43 (MB)
#Start Track Assignment.
#Done with 5029 horizontal wires in 2 hboxes and 5982 vertical wires in 2 hboxes.
#Done with 4933 horizontal wires in 2 hboxes and 5857 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 43934 um.
#Total half perimeter of net bounding box = 14115 um.
#Total wire length on LAYER M1 = 3760 um.
#Total wire length on LAYER M2 = 7920 um.
#Total wire length on LAYER M3 = 16853 um.
#Total wire length on LAYER M4 = 12184 um.
#Total wire length on LAYER M5 = 2109 um.
#Total wire length on LAYER M6 = 1107 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23703
#Up-Via Summary (total 23703):
#           
#-----------------------
# M1              10514
# M2               7762
# M3               4284
# M4                740
# M5                403
#-----------------------
#                 23703 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2821.41 (MB), peak = 3221.43 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:39
#Elapsed time = 00:00:16
#Increased memory = 61.48 (MB)
#Total memory = 2821.60 (MB)
#Peak memory = 3221.43 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 3.2% of the total area was rechecked for DRC, and 65.0% required routing.
#   number of violations = 0
#cpu time = 00:01:14, elapsed time = 00:00:10, memory = 3123.44 (MB), peak = 3221.43 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 125
#Total wire length = 42682 um.
#Total half perimeter of net bounding box = 14115 um.
#Total wire length on LAYER M1 = 1 um.
#Total wire length on LAYER M2 = 617 um.
#Total wire length on LAYER M3 = 20138 um.
#Total wire length on LAYER M4 = 19269 um.
#Total wire length on LAYER M5 = 1999 um.
#Total wire length on LAYER M6 = 660 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 32458
#Total number of multi-cut vias = 119 (  0.4%)
#Total number of single cut vias = 32339 ( 99.6%)
#Up-Via Summary (total 32458):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10395 ( 98.9%)       119 (  1.1%)      10514
# M2             10519 (100.0%)         0 (  0.0%)      10519
# M3             10777 (100.0%)         0 (  0.0%)      10777
# M4               499 (100.0%)         0 (  0.0%)        499
# M5               149 (100.0%)         0 (  0.0%)        149
#-----------------------------------------------------------
#                32339 ( 99.6%)       119 (  0.4%)      32458 
#
#Total number of DRC violations = 0
#Cpu time = 00:01:15
#Elapsed time = 00:00:11
#Increased memory = 5.18 (MB)
#Total memory = 2826.79 (MB)
#Peak memory = 3221.43 (MB)
#detailRoute Statistics:
#Cpu time = 00:01:15
#Elapsed time = 00:00:11
#Increased memory = 5.18 (MB)
#Total memory = 2826.79 (MB)
#Peak memory = 3221.43 (MB)
#Skip updating routing design signature in db-snapshot flow
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:57
#Elapsed time = 00:00:29
#Increased memory = 89.89 (MB)
#Total memory = 2796.93 (MB)
#Peak memory = 3221.43 (MB)
#Number of warnings = 1
#Total number of warnings = 4
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 16:38:58 2023
#
% End globalDetailRoute (date=03/22 16:38:58, total cpu=0:01:57, real=0:00:29.0, peak res=2792.2M, current mem=2782.2M)
        NanoRoute done. (took cpu=0:01:57 real=0:00:29.4)
      Clock detailed routing done.
Checking guided vs. routed lengths for 125 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
         0.000      50.000           7
        50.000     100.000          98
       100.000     150.000           8
       150.000     200.000           5
       200.000     250.000           4
       250.000     300.000           1
       300.000     350.000           1
       350.000     400.000           0
       400.000     450.000           0
       450.000     500.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      -------------------------------------
      From (%)    To (%)    Number of paths
      -------------------------------------
      below        0.000          83
        0.000      5.000          31
        5.000     10.000           6
       10.000     15.000           3
       15.000     20.000           1
       20.000     25.000           1
      -------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net core1_inst/psum_mem_instance/CTS_3 (101 terminals)
    Guided length:  max path =    67.000um, total =   357.100um
    Routed length:  max path =    66.600um, total =   447.260um
    Deviation:      max path =    -0.597%,  total =    25.248%

    Net core1_inst/CTS_8 (101 terminals)
    Guided length:  max path =    67.400um, total =   351.600um
    Routed length:  max path =    71.400um, total =   439.570um
    Deviation:      max path =     5.935%,  total =    25.020%

    Net core1_inst/CTS_9 (101 terminals)
    Guided length:  max path =    58.600um, total =   326.300um
    Routed length:  max path =    57.400um, total =   405.120um
    Deviation:      max path =    -2.048%,  total =    24.156%

    Net core1_inst/CTS_10 (100 terminals)
    Guided length:  max path =    61.400um, total =   339.500um
    Routed length:  max path =    62.000um, total =   414.675um
    Deviation:      max path =     0.977%,  total =    22.143%

    Net core2_inst/CTS_15 (99 terminals)
    Guided length:  max path =    88.000um, total =   358.800um
    Routed length:  max path =    66.200um, total =   436.710um
    Deviation:      max path =   -24.773%,  total =    21.714%

    Net core2_inst/kmem_instance/CTS_1 (100 terminals)
    Guided length:  max path =    59.200um, total =   341.500um
    Routed length:  max path =    58.000um, total =   414.970um
    Deviation:      max path =    -2.027%,  total =    21.514%

    Net core1_inst/qmem_instance/CTS_1 (99 terminals)
    Guided length:  max path =    71.600um, total =   335.000um
    Routed length:  max path =    66.600um, total =   406.470um
    Deviation:      max path =    -6.983%,  total =    21.334%

    Net core2_inst/psum_mem_instance/CTS_3 (99 terminals)
    Guided length:  max path =    61.400um, total =   382.600um
    Routed length:  max path =    74.400um, total =   451.510um
    Deviation:      max path =    21.173%,  total =    18.011%

    Net core2_inst/CTS_17 (96 terminals)
    Guided length:  max path =   128.800um, total =   382.497um
    Routed length:  max path =   127.800um, total =   463.120um
    Deviation:      max path =    -0.776%,  total =    21.078%

    Net core1_inst/mac_array_instance/CTS_1 (101 terminals)
    Guided length:  max path =   101.800um, total =   373.600um
    Routed length:  max path =    94.800um, total =   452.270um
    Deviation:      max path =    -6.876%,  total =    21.057%

Set FIXED routing status on 125 net(s)
Set FIXED placed status on 123 instance(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3507.79 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3547.66 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 3547.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32360
[NR-eGR] Read numTotalNets=41862  numIgnoredNets=125
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 0 
[NR-eGR] Rule id: 1  Nets: 41737 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 305 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.01% H + 0.02% V. EstWL: 1.738800e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 41432 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.01% V. EstWL: 5.918202e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       141( 0.14%)         3( 0.00%)   ( 0.14%) 
[NR-eGR]      M3  (3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)        94( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        29( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]      M8  (8)        20( 0.02%)         0( 0.00%)   ( 0.02%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              290( 0.04%)         3( 0.00%)   ( 0.04%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 140473
[NR-eGR]     M2  (2V) length: 2.339123e+05um, number of vias: 197695
[NR-eGR]     M3  (3H) length: 2.629480e+05um, number of vias: 19978
[NR-eGR]     M4  (4V) length: 8.676035e+04um, number of vias: 5239
[NR-eGR]     M5  (5H) length: 4.007680e+04um, number of vias: 2993
[NR-eGR]     M6  (6V) length: 1.619278e+04um, number of vias: 2128
[NR-eGR]     M7  (7H) length: 8.490000e+03um, number of vias: 2691
[NR-eGR]     M8  (8V) length: 1.003971e+04um, number of vias: 0
[NR-eGR] Total length: 6.584203e+05um, number of vias: 371197
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 0.000000e+00um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.56 sec, Real: 1.62 sec, Curr Mem: 3516.91 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:02.9 real=0:00:02.0)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9713, trialRouted=41737, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:02:02 real=0:00:33.7)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'dualcore' of instances=76592 and nets=51575 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 3507.906M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
    cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
    sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
    wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
    hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10190.700um, total=13039.700um
  Clock DAG net violations after routing clock trees: none
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after routing clock trees {count}:
     Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
  Skew group summary after routing clock trees:
    skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
    skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
  CCOpt::Phase::Routing done. (took cpu=0:02:04 real=0:00:35.0)
  CCOpt::Phase::PostConditioning...
  Post Conditioning - Blocking space for clock sinks to ensure they remain legal.
  Removing CTS place status from clock tree and sinks.
  Switching to inst based legalization.
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with cell sizing and buffering
     - Skew fixing with cell sizing
    
    Currently running CTS, using active skew data
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    Upsizing to fix DRVs...
    Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (initial upsizing):
    ============================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after Upsizing to fix DRVs:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
      cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
      wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
      hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10190.700um, total=13039.700um
    Clock DAG net violations PostConditioning after Upsizing to fix DRVs: none
    Clock DAG primary half-corner transition distribution PostConditioning after Upsizing to fix DRVs:
      Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after Upsizing to fix DRVs {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
    Skew group summary PostConditioning after Upsizing to fix DRVs:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
    Upsizing to fix DRVs done. (took cpu=0:00:00.4 real=0:00:00.4)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 48 variables and 128 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
    Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PostConditioning: considered: 125, tested: 125, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    PRO Statistics: Fix DRVs (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats PostConditioning after DRV fixing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
      cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
      wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
      hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10190.700um, total=13039.700um
    Clock DAG net violations PostConditioning after DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after DRV fixing:
      Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after DRV fixing {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
    Skew group summary PostConditioning after DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
    Fixing DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 125, nets tested: 125, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1166.400um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1168.560um^2
      cell capacitance : b=0.637pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.638pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
      wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
      hp wire lengths  : top=0.000um, trunk=2849.000um, leaf=10190.700um, total=13039.700um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.089ns {4 <= 0.063ns, 13 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.003ns min=0.072ns max=0.103ns {0 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 19 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
       Bufs: CKBD16: 106 CKBD12: 9 CKBD8: 3 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.402, avg=0.357, sd=0.010], skew [0.062 vs 0.057*], 99.3% {0.340, 0.398} (wid=0.038 ws=0.033) (gid=0.385 gs=0.058)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
    Buffering to fix DRVs done. (took cpu=0:00:00.3 real=0:00:00.3)
    Fixing Skew by cell sizing...
    Resized 3 clock insts to decrease delay.
    Resized 0 clock insts to increase delay.
    
    PRO Statistics: Fix Skew (cell sizing):
    =======================================
    
    Cell changes by Net Type:
    
    -----------------------------------------------------------------------------------------------------------------------------
    Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
    -----------------------------------------------------------------------------------------------------------------------------
    top                0                    0                    0            0                    0                    0
    trunk              1 [25.0%]            1 (100.0%)           0            0                    1 (100.0%)           0 (0.0%)
    leaf               3 [75.0%]            2 (66.7%)            0            0                    2 (66.7%)            1 (33.3%)
    -----------------------------------------------------------------------------------------------------------------------------
    Total              4 [100.0%]           3 (75.0%)            0            0                    3 (75.0%)            1 (25.0%)
    -----------------------------------------------------------------------------------------------------------------------------
    
    Upsized: 3, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 6.480um^2 (0.555%)
    Max. move: 0.400um(normalizer_inst/CTS_ccl_a_buf_00204 {Ccopt::ClockTree::ClockDriver at 0x7fa5a05568f0, uid:A2e7f1, a ccl_a CKBD8 at (367.600,148.600) in powerdomain auto-default in usermodule module normalizer_inst in clock tree clk1}), Min. move: 0.000um, Avg. move: 0.100um
    
    Clock DAG stats PostConditioning after skew fixing by cell sizing:
      cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
      cell areas       : b=1172.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1175.040um^2
      cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
      sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
      wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
      hp wire lengths  : top=0.000um, trunk=2849.400um, leaf=10190.700um, total=13040.100um
    Clock DAG net violations PostConditioning after skew fixing by cell sizing: none
    Clock DAG primary half-corner transition distribution PostConditioning after skew fixing by cell sizing:
      Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.091ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
      Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.005ns min=0.058ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 18 <= 0.100ns, 2 <= 0.105ns}
    Clock DAG library cell distribution PostConditioning after skew fixing by cell sizing {count}:
       Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
     Logics: CKAN2D1: 1 
    Primary reporting skew groups PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
    Skew group summary PostConditioning after skew fixing by cell sizing:
      skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
      skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
    Fixing Skew by cell sizing done. (took cpu=0:00:00.4 real=0:00:00.4)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.2 real=0:00:00.2)
    Leaving CCOpt scope - ClockRefiner...
    Performing Single Pass Refine Place.
*** Starting refinePlace (1:40:45 mem=3816.8M) ***
Total net bbox length = 5.230e+05 (2.454e+05 2.777e+05) (ext = 2.711e+04)
Move report: Detail placement moves 61 insts, mean move: 3.23 um, max move: 9.80 um
	Max move on inst (FILLER__1_1905): (384.40, 31.60) --> (390.60, 35.20)
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 3816.8MB
Summary Report:
Instances move: 3 (out of 40034 movable)
Instances flipped: 0
Mean displacement: 1.20 um
Max displacement: 1.80 um (Instance: normalizer_inst/U12902) (376.6, 31.6) -> (376.6, 33.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 5.230e+05 (2.454e+05 2.777e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 3816.8MB
*** Finished refinePlace (1:40:48 mem=3816.8M) ***
    Moved 0, flipped 0 and cell swapped 0 of 10393 clock instance(s) during refinement.
    The largest move was 0 microns for .
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:04.1 real=0:00:02.7)
    Set dirty flag on 29 insts, 12 nets
  PostConditioning done.
Net route status summary:
  Clock:       125 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=125, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 51450 (unrouted=9713, trialRouted=41737, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=9713, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
    cell areas       : b=1172.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1175.040um^2
    cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
    sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
    wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
    hp wire lengths  : top=0.000um, trunk=2849.400um, leaf=10190.700um, total=13040.100um
  Clock DAG net violations after post-conditioning: none
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.091ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.005ns min=0.058ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 18 <= 0.100ns, 2 <= 0.105ns}
  Clock DAG library cell distribution after post-conditioning {count}:
     Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
  Skew group summary after post-conditioning:
    skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
    skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:08.0 real=0:00:06.0)
  Setting CTS place status to fixed for clock tree and sinks.
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  --------------------------------------------------------------
  Cell type                     Count    Area        Capacitance
  --------------------------------------------------------------
  Buffers                        122     1172.880       0.641
  Inverters                        0        0.000       0.000
  Integrated Clock Gates           0        0.000       0.000
  Non-Integrated Clock Gates       0        0.000       0.000
  Clock Logic                      1        2.160       0.001
  All                            123     1175.040       0.641
  --------------------------------------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      4438.450
  Leaf      38243.800
  Total     42682.250
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top            0.000
  Trunk       2849.400
  Leaf       10190.700
  Total      13040.100
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  ---------------------------------
  Type     Gate     Wire     Total
  ---------------------------------
  Top      0.000    0.000     0.000
  Trunk    0.641    0.680     1.322
  Leaf     8.977    6.724    15.702
  Total    9.619    7.405    17.024
  ---------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  10270    8.977     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  Trunk       0.105       19      0.066       0.021      0.021    0.091    {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}          -
  Leaf        0.105      106      0.092       0.005      0.058    0.103    {1 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 18 <= 0.100ns, 2 <= 0.105ns}         -
  ----------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Clock DAG library cell distribution at end of CTS:
  ==================================================
  
  ----------------------------------------
  Name       Type      Inst     Inst Area 
                       Count    (um^2)
  ----------------------------------------
  CKBD16     buffer     108      1088.640
  CKBD12     buffer       8        63.360
  CKBD8      buffer       2        11.520
  CKBD6      buffer       1         4.320
  CKBD2      buffer       1         2.160
  CKBD0      buffer       2         2.880
  CKAN2D1    logic        1         2.160
  ----------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.340     0.397     0.056       0.057         0.033           0.008           0.357        0.010     100% {0.340, 0.397}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk1/CON      0.340     0.397     0.056       0.057         0.033           0.008           0.357        0.010     100% {0.340, 0.397}
  WC:setup.late    clk2/CON      0.244     0.268     0.023       0.057         0.023           0.006           0.258        0.005     100% {0.244, 0.268}
  ---------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.3 real=0:00:00.4)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
External - Set all clocks to propagated mode done. (took cpu=0:00:01.8 real=0:00:00.5)
Clock DAG stats after update timingGraph:
  cell counts      : b=122, i=0, icg=0, nicg=0, l=1, total=123
  cell areas       : b=1172.880um^2, i=0.000um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1175.040um^2
  cell capacitance : b=0.641pF, i=0.000pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.641pF
  sink capacitance : count=10270, total=8.977pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  wire capacitance : top=0.000pF, trunk=0.680pF, leaf=6.724pF, total=7.405pF
  wire lengths     : top=0.000um, trunk=4438.450um, leaf=38243.800um, total=42682.250um
  hp wire lengths  : top=0.000um, trunk=2849.400um, leaf=10190.700um, total=13040.100um
Clock DAG net violations after update timingGraph: none
Clock DAG primary half-corner transition distribution after update timingGraph:
  Trunk : target=0.105ns count=19 avg=0.066ns sd=0.021ns min=0.021ns max=0.091ns {5 <= 0.063ns, 11 <= 0.084ns, 3 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
  Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.005ns min=0.058ns max=0.103ns {1 <= 0.063ns, 1 <= 0.084ns, 84 <= 0.094ns, 18 <= 0.100ns, 2 <= 0.105ns}
Clock DAG library cell distribution after update timingGraph {count}:
   Bufs: CKBD16: 108 CKBD12: 8 CKBD8: 2 CKBD6: 1 CKBD2: 1 CKBD0: 2 
 Logics: CKAN2D1: 1 
Primary reporting skew groups after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
Skew group summary after update timingGraph:
  skew_group clk1/CON: insertion delay [min=0.340, max=0.397, avg=0.357, sd=0.010], skew [0.056 vs 0.057], 100% {0.340, 0.397} (wid=0.038 ws=0.033) (gid=0.380 gs=0.053)
  skew_group clk2/CON: insertion delay [min=0.244, max=0.268, avg=0.258, sd=0.005], skew [0.023 vs 0.057], 100% {0.244, 0.268} (wid=0.033 ws=0.023) (gid=0.242 gs=0.013)
Logging CTS constraint violations...
  No violations found.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:02.4 real=0:00:01.0)
Runtime done. (took cpu=0:03:32 real=0:01:45)
Runtime Summary
===============
Clock Runtime:  (45%) Core CTS          44.12 (Init 6.07, Construction 11.38, Implementation 18.27, eGRPC 3.02, PostConditioning 3.32, Other 2.07)
Clock Runtime:  (48%) CTS services      47.17 (RefinePlace 9.69, EarlyGlobalClock 5.95, NanoRoute 29.39, ExtractRC 2.14, TimingAnalysis 0.00)
Clock Runtime:   (6%) Other CTS          6.52 (Init 2.22, CongRepair/EGR-DP 3.84, TimingUpdate 0.45, Other 0.00)
Clock Runtime: (100%) Total             97.81

Synthesizing clock trees with CCOpt done.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2842.4M, totSessionCpu=1:40:52 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:10, real = 0:00:04, mem = 2838.9M, totSessionCpu=1:41:02 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -ecoRoute false
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3527.6M)
** Profile ** Start :  cpu=0:00:00.0, mem=3527.6M
** Profile ** Other data :  cpu=0:00:00.4, mem=3531.2M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3537.36)
Total number of fetched objects 41939
End delay calculation. (MEM=3905.36 CPU=0:00:05.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3905.36 CPU=0:00:07.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:10.9 real=0:00:02.0 totSessionCpu=1:41:14 mem=3873.4M)
** Profile ** Overall slacks :  cpu=0:00:11.6, mem=3881.4M
** Profile ** DRVs :  cpu=0:00:01.3, mem=3903.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.315  | -1.315  | -0.235  | -0.385  |
|           TNS (ns):| -34.578 | -27.735 | -0.235  | -6.607  |
|    Violating Paths:|   278   |   255   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 56.362%
       (98.300% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3903.9M
**optDesign ... cpu = 0:00:24, real = 0:00:08, mem = 2860.5M, totSessionCpu=1:41:16 **
** INFO : this run is activating low effort ccoptDesign flow

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 40034

Instance distribution across the VT partitions:

 LVT : inst = 11180 (27.9%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11180 (27.9%)

 HVT : inst = 28854 (72.1%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28854 (72.1%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 3550.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3550.4M) ***
*** Starting optimizing excluded clock nets MEM= 3550.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3550.4M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:18.3/0:29:45.4 (3.4), mem = 3550.4M
(I,S,L,T): WC_VIEW: 105.345, 31.3334, 2.08437, 138.763
(I,S,L,T): WC_VIEW: 105.345, 31.3334, 2.08437, 138.763
*** DrvOpt [finish] : cpu/real = 0:00:06.9/0:00:05.3 (1.3), totSession cpu/real = 1:41:25.2/0:29:50.7 (3.4), mem = 3680.2M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.315
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:27.0/0:29:51.9 (3.4), mem = 3680.2M
(I,S,L,T): WC_VIEW: 105.345, 31.3334, 2.08437, 138.763
*info: 125 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.315 TNS Slack -34.577 Density 98.30
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.385| -6.607|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.315|-27.735|
|HEPG      |-1.315|-27.970|
|All Paths |-1.315|-34.577|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.315ns TNS -27.735ns; HEPG WNS -1.315ns TNS -27.735ns; all paths WNS -1.315ns TNS -34.578ns; Real time 0:02:12
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.315|   -1.315| -27.970|  -34.577|    98.30%|   0:00:00.0| 3889.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.304|   -1.304| -27.605|  -34.213|    98.30%|   0:00:02.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.304|   -1.304| -27.580|  -34.187|    98.30%|   0:00:01.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.304|   -1.304| -27.580|  -34.187|    98.30%|   0:00:01.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.304|   -1.304| -27.580|  -34.187|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.304|   -1.304| -27.554|  -34.162|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.304|   -1.304| -27.541|  -34.148|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.304|   -1.304| -27.467|  -34.075|    98.30%|   0:00:01.0| 4175.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.304|   -1.304| -27.413|  -34.020|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.304|   -1.304| -27.402|  -34.009|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.304|   -1.304| -27.363|  -33.970|    98.30%|   0:00:01.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.304|   -1.304| -27.360|  -33.968|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__7_/D              |
|  -1.304|   -1.304| -27.352|  -33.960|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product0_reg_reg_6_/D                          |
|  -1.304|   -1.304| -27.352|  -33.960|    98.30%|   0:00:00.0| 4175.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:15.1 real=0:00:06.0 mem=4175.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.2 real=0:00:07.0 mem=4175.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.385| -6.607|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.304|-27.117|
|HEPG      |-1.304|-27.352|
|All Paths |-1.304|-33.960|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.304ns TNS -27.118ns; HEPG WNS -1.304ns TNS -27.118ns; all paths WNS -1.304ns TNS -33.960ns; Real time 0:02:19
** GigaOpt Optimizer WNS Slack -1.304 TNS Slack -33.960 Density 98.30
*** Starting refinePlace (1:41:54 mem=4175.9M) ***
Total net bbox length = 5.230e+05 (2.454e+05 2.777e+05) (ext = 2.711e+04)
Density distribution unevenness ratio = 0.709%
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4175.9MB
Summary Report:
Instances move: 0 (out of 39910 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.230e+05 (2.454e+05 2.777e+05) (ext = 2.711e+04)
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 4175.9MB
*** Finished refinePlace (1:41:57 mem=4175.9M) ***
Finished re-routing un-routed nets (0:00:00.0 4175.9M)


Density : 0.9830
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:03.0 mem=4175.9M) ***
** GigaOpt Optimizer WNS Slack -1.304 TNS Slack -33.960 Density 98.30
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.385| -6.607|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.304|-27.117|
|HEPG      |-1.304|-27.352|
|All Paths |-1.304|-33.960|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 125 constrained nets 
Layer 7 has 304 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:21.6 real=0:00:11.0 mem=4175.9M) ***

(I,S,L,T): WC_VIEW: 105.346, 31.334, 2.08467, 138.765
*** SetupOpt [finish] : cpu/real = 0:00:32.1/0:00:21.5 (1.5), totSession cpu/real = 1:41:59.1/0:30:13.4 (3.4), mem = 3966.4M
End: GigaOpt Optimization in TNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 125 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:41:59.4/0:30:13.7 (3.4), mem = 3613.4M
(I,S,L,T): WC_VIEW: 105.346, 31.334, 2.08467, 138.765
*info: 125 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.304 TNS Slack -33.960 Density 98.30
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.385| -6.607|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.304|-27.117|
|HEPG      |-1.304|-27.352|
|All Paths |-1.304|-33.960|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.304ns TNS -27.118ns; HEPG WNS -1.304ns TNS -27.118ns; all paths WNS -1.304ns TNS -33.960ns; Real time 0:02:34
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.304|   -1.304| -27.352|  -33.960|    98.30%|   0:00:00.0| 3824.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.275|   -1.275| -27.041|  -33.648|    98.29%|   0:00:06.0| 4188.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.268|   -1.268| -26.999|  -33.606|    98.29%|   0:00:01.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.268|   -1.268| -26.995|  -33.603|    98.29%|   0:00:01.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.260|   -1.260| -26.896|  -33.503|    98.29%|   0:00:01.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.260|   -1.260| -26.840|  -33.447|    98.28%|   0:00:02.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.257|   -1.257| -26.768|  -33.375|    98.28%|   0:00:01.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.257|   -1.257| -26.670|  -33.278|    98.28%|   0:00:00.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -26.666|  -33.274|    98.28%|   0:00:01.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.256|   -1.256| -26.612|  -33.219|    98.27%|   0:00:03.0| 4196.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread Job [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41922
End delay calculation. (MEM=0 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:08.5 REAL=0:00:02.0)
Design Initial Hold Timing WNS 0.0 TNS 0.0 VIO 0
*** QThread Job [finish] : cpu/real = 0:00:14.1/0:00:04.0 (3.6), mem = 0.0M

_______________________________________________________________________
skewClock sized 0 and inserted 3 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.197|   -1.197| -27.107|  -35.025|    98.27%|   0:00:09.0| 4253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.197|   -1.197| -27.031|  -34.949|    98.27%|   0:00:01.0| 4253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.197|   -1.197| -27.017|  -34.936|    98.27%|   0:00:01.0| 4253.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 8 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.144|   -1.144| -33.328|  -46.032|    98.27%|   0:00:04.0| 4234.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.139|   -1.139| -33.297|  -46.000|    98.27%|   0:00:01.0| 4234.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.133|   -1.133| -33.248|  -45.952|    98.27%|   0:00:00.0| 4234.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.130|   -1.130| -33.208|  -45.912|    98.27%|   0:00:01.0| 4234.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.127|   -1.127| -33.161|  -45.864|    98.27%|   0:00:00.0| 4253.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -33.151|  -45.855|    98.27%|   0:00:00.0| 4253.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -33.146|  -45.850|    98.27%|   0:00:00.0| 4253.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.126|   -1.126| -33.146|  -45.850|    98.27%|   0:00:01.0| 4253.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:02:13 real=0:00:34.0 mem=4253.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.662|   -1.126| -12.704|  -45.850|    98.27%|   0:00:01.0| 4253.9M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -0.627|   -1.126| -12.576|  -45.722|    98.27%|   0:00:01.0| 4253.9M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -0.627|   -1.126| -12.576|  -45.722|    98.27%|   0:00:00.0| 4253.9M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=4253.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:02:15 real=0:00:36.0 mem=4253.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.627|-12.576|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.126|-32.911|
|HEPG      |-1.126|-33.146|
|All Paths |-1.126|-45.722|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.126ns TNS -32.911ns; HEPG WNS -1.126ns TNS -32.911ns; all paths WNS -1.126ns TNS -45.722ns; Real time 0:03:10
** GigaOpt Optimizer WNS Slack -1.126 TNS Slack -45.722 Density 98.27
*** Starting refinePlace (1:44:26 mem=4253.9M) ***
Total net bbox length = 5.234e+05 (2.456e+05 2.777e+05) (ext = 2.711e+04)
Density distribution unevenness ratio = 0.722%
Density distribution unevenness ratio = 2.544%
Move report: Timing Driven Placement moves 75631 insts, mean move: 5.15 um, max move: 56.20 um
	Max move on inst (normalizer_inst/FE_USKC3659_CTS_4): (441.40, 121.60) --> (403.20, 139.60)
	Runtime: CPU: 0:00:29.1 REAL: 0:00:09.0 MEM: 4341.3MB
Move report: Detail placement moves 69823 insts, mean move: 3.00 um, max move: 70.80 um
	Max move on inst (FILLER__2_3274): (32.40, 247.60) --> (38.40, 312.40)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4351.3MB
Summary Report:
Instances move: 39576 (out of 39904 movable)
Instances flipped: 218
Mean displacement: 4.83 um
Max displacement: 57.00 um (Instance: normalizer_inst/FE_USKC3659_CTS_4) (441.4, 121.6) -> (402.4, 139.6)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 5.645e+05 (2.970e+05 2.675e+05) (ext = 2.709e+04)
Runtime: CPU: 0:00:32.2 REAL: 0:00:12.0 MEM: 4351.3MB
*** Finished refinePlace (1:44:59 mem=4351.3M) ***
Finished re-routing un-routed nets (0:00:00.1 4351.3M)


Density : 0.9829
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:35.3 real=0:00:13.0 mem=4351.3M) ***
** GigaOpt Optimizer WNS Slack -1.123 TNS Slack -46.348 Density 98.29
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.627|-12.576|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.123|-33.537|
|HEPG      |-1.123|-33.772|
|All Paths |-1.123|-46.348|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 1: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.123ns TNS -33.537ns; HEPG WNS -1.123ns TNS -33.537ns; all paths WNS -1.123ns TNS -46.348ns; Real time 0:03:24
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.123|   -1.123| -33.772|  -46.348|    98.29%|   0:00:00.0| 4351.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.103|   -1.103| -33.399|  -45.975|    98.29%|   0:00:06.0| 4389.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.099|   -1.099| -33.393|  -45.969|    98.29%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.099|   -1.099| -33.232|  -45.808|    98.29%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.097|   -1.097| -33.177|  -45.752|    98.29%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.094|   -1.094| -33.167|  -45.742|    98.29%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.094|   -1.094| -33.166|  -45.741|    98.29%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.094|   -1.094| -33.164|  -45.740|    98.28%|   0:00:01.0| 4408.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.089|   -1.089| -29.141|  -50.646|    98.28%|   0:00:06.0| 4355.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.087|   -1.087| -29.135|  -50.641|    98.28%|   0:00:00.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.087|   -1.087| -29.126|  -50.631|    98.28%|   0:00:01.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.084|   -1.084| -29.110|  -50.615|    98.28%|   0:00:00.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.080|   -1.080| -29.086|  -50.592|    98.28%|   0:00:00.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.079|   -1.079| -29.066|  -50.571|    98.28%|   0:00:01.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.079|   -1.079| -29.066|  -50.571|    98.28%|   0:00:01.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 12 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.079|   -1.598| -24.798|  -58.740|    98.28%|   0:00:04.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.079|   -1.598| -24.799|  -58.741|    98.28%|   0:00:01.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.079|   -1.598| -24.799|  -58.741|    98.28%|   0:00:00.0| 4374.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:31 real=0:00:26.0 mem=4374.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.598|   -1.598| -33.942|  -58.741|    98.28%|   0:00:01.0| 4374.7M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.598|   -1.598| -33.942|  -58.741|    98.28%|   0:00:00.0| 4374.7M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4374.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:33 real=0:00:27.0 mem=4374.7M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.598|-33.942|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.079|-24.564|
|HEPG      |-1.079|-24.799|
|All Paths |-1.598|-58.741|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 1: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.079ns TNS -24.563ns; HEPG WNS -1.079ns TNS -24.563ns; all paths WNS -1.598ns TNS -58.741ns; Real time 0:03:51
** GigaOpt Optimizer WNS Slack -1.598 TNS Slack -58.741 Density 98.28
*** Starting refinePlace (1:46:36 mem=4374.7M) ***
Total net bbox length = 5.662e+05 (2.979e+05 2.683e+05) (ext = 2.709e+04)
Density distribution unevenness ratio = 1.119%
Density distribution unevenness ratio = 2.699%
Move report: Timing Driven Placement moves 74979 insts, mean move: 3.72 um, max move: 78.60 um
	Max move on inst (normalizer_inst/FE_USKC3687_CTS_3): (309.00, 170.20) --> (346.20, 211.60)
	Runtime: CPU: 0:00:25.4 REAL: 0:00:08.0 MEM: 4438.4MB
Move report: Detail placement moves 69873 insts, mean move: 3.98 um, max move: 105.60 um
	Max move on inst (FILLER__2_3377): (123.80, 258.40) --> (134.00, 353.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4433.4MB
Summary Report:
Instances move: 39368 (out of 39922 movable)
Instances flipped: 0
Mean displacement: 4.34 um
Max displacement: 78.40 um (Instance: normalizer_inst/FE_USKC3687_CTS_3) (309, 170.2) -> (346, 211.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 5.805e+05 (3.097e+05 2.708e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:28.8 REAL: 0:00:11.0 MEM: 4433.4MB
*** Finished refinePlace (1:47:04 mem=4433.4M) ***
Finished re-routing un-routed nets (0:00:00.3 4433.4M)


Density : 0.9832
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:33.9 real=0:00:14.0 mem=4433.4M) ***
** GigaOpt Optimizer WNS Slack -1.601 TNS Slack -61.057 Density 98.32
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.601|-34.011|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.118|-26.811|
|HEPG      |-1.118|-27.046|
|All Paths |-1.601|-61.057|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 2: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.118ns TNS -26.811ns; HEPG WNS -1.118ns TNS -26.811ns; all paths WNS -1.601ns TNS -61.057ns; Real time 0:04:05
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.118|   -1.601| -27.046|  -61.057|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.101|   -1.601| -26.994|  -61.006|    98.32%|   0:00:00.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.099|   -1.601| -26.969|  -60.980|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.089|   -1.601| -26.927|  -60.938|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.075|   -1.601| -26.838|  -60.849|    98.32%|   0:00:00.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.069|   -1.601| -26.810|  -60.821|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.067|   -1.601| -26.793|  -60.804|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.060|   -1.601| -26.776|  -60.787|    98.32%|   0:00:00.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.060|   -1.601| -26.483|  -60.494|    98.32%|   0:00:01.0| 4433.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.058|   -1.601| -26.466|  -60.477|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.053|   -1.601| -26.433|  -60.445|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.047|   -1.601| -26.417|  -60.428|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.047|   -1.601| -26.414|  -60.426|    98.32%|   0:00:00.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.047|   -1.601| -26.413|  -60.424|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.045|   -1.601| -26.407|  -60.418|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.045|   -1.601| -26.407|  -60.419|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:52.8 real=0:00:12.0 mem=4471.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.601|   -1.601| -34.011|  -60.419|    98.32%|   0:00:00.0| 4471.6M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.601|   -1.601| -34.011|  -60.419|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  default| psum_norm_2[4]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.9 real=0:00:01.0 mem=4471.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:53.9 real=0:00:13.0 mem=4471.6M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.601|-34.011|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.045|-26.172|
|HEPG      |-1.045|-26.407|
|All Paths |-1.601|-60.419|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 2: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.045ns TNS -26.172ns; HEPG WNS -1.045ns TNS -26.172ns; all paths WNS -1.601ns TNS -60.418ns; Real time 0:04:18
** GigaOpt Optimizer WNS Slack -1.601 TNS Slack -60.419 Density 98.32
*** Starting refinePlace (1:48:05 mem=4471.6M) ***
Total net bbox length = 5.805e+05 (3.097e+05 2.708e+05) (ext = 2.696e+04)
Density distribution unevenness ratio = 1.118%
Density distribution unevenness ratio = 2.616%
Move report: Timing Driven Placement moves 74884 insts, mean move: 3.65 um, max move: 46.40 um
	Max move on inst (normalizer_inst/FE_USKC3689_CTS_3): (330.60, 177.40) --> (351.80, 202.60)
	Runtime: CPU: 0:00:24.9 REAL: 0:00:09.0 MEM: 4471.6MB
Move report: Detail placement moves 69388 insts, mean move: 4.48 um, max move: 101.20 um
	Max move on inst (FILLER__2_2198): (507.00, 247.60) --> (521.80, 161.20)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4471.6MB
Summary Report:
Instances move: 39325 (out of 39916 movable)
Instances flipped: 0
Mean displacement: 4.22 um
Max displacement: 50.40 um (Instance: normalizer_inst/FE_USKC3689_CTS_3) (330.6, 177.4) -> (355.8, 202.6)
	Length: 16 sites, height: 1 rows, site name: core, cell type: CKBD8
Total net bbox length = 5.853e+05 (3.130e+05 2.723e+05) (ext = 2.688e+04)
Runtime: CPU: 0:00:28.3 REAL: 0:00:11.0 MEM: 4471.6MB
*** Finished refinePlace (1:48:33 mem=4471.6M) ***
Finished re-routing un-routed nets (0:00:00.3 4471.6M)


Density : 0.9832
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:33.7 real=0:00:13.0 mem=4471.6M) ***
** GigaOpt Optimizer WNS Slack -1.601 TNS Slack -63.742 Density 98.32
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.601|-34.059|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.125|-29.448|
|HEPG      |-1.125|-29.683|
|All Paths |-1.601|-63.742|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 3: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.125ns TNS -29.447ns; HEPG WNS -1.125ns TNS -29.447ns; all paths WNS -1.601ns TNS -63.741ns; Real time 0:04:32
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.125|   -1.601| -29.683|  -63.742|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.077|   -1.601| -29.415|  -63.474|    98.32%|   0:00:03.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.075|   -1.601| -29.408|  -63.467|    98.32%|   0:00:02.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.075|   -1.601| -29.413|  -63.472|    98.32%|   0:00:03.0| 4471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:43.3 real=0:00:09.0 mem=4471.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.601|   -1.601| -34.059|  -63.472|    98.32%|   0:00:01.0| 4471.6M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.598|   -1.598| -34.027|  -63.440|    98.32%|   0:00:00.0| 4471.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4471.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:44.7 real=0:00:10.0 mem=4471.6M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.598|-34.027|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.075|-29.178|
|HEPG      |-1.075|-29.413|
|All Paths |-1.598|-63.440|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 3: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.075ns TNS -29.177ns; HEPG WNS -1.075ns TNS -29.177ns; all paths WNS -1.598ns TNS -63.439ns; Real time 0:04:42
** GigaOpt Optimizer WNS Slack -1.598 TNS Slack -63.440 Density 98.32
*** Starting refinePlace (1:49:25 mem=4471.6M) ***
Total net bbox length = 5.852e+05 (3.130e+05 2.722e+05) (ext = 2.688e+04)
Density distribution unevenness ratio = 1.097%
Density distribution unevenness ratio = 2.799%
Move report: Timing Driven Placement moves 74912 insts, mean move: 3.88 um, max move: 40.60 um
	Max move on inst (normalizer_inst/FE_OFC2423_n9468): (490.00, 272.80) --> (478.20, 301.60)
	Runtime: CPU: 0:00:25.9 REAL: 0:00:09.0 MEM: 4471.6MB
Move report: Detail placement moves 69554 insts, mean move: 5.09 um, max move: 126.00 um
	Max move on inst (FILLER__6_130): (177.80, 272.80) --> (181.40, 150.40)
	Runtime: CPU: 0:00:10.0 REAL: 0:00:06.0 MEM: 4469.6MB
Summary Report:
Instances move: 39332 (out of 39913 movable)
Instances flipped: 373
Mean displacement: 5.34 um
Max displacement: 102.60 um (Instance: normalizer_inst/FE_OFC2015_n10553) (442, 256.6) -> (431.2, 348.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 6.171e+05 (2.890e+05 3.281e+05) (ext = 2.697e+04)
Runtime: CPU: 0:00:36.1 REAL: 0:00:15.0 MEM: 4469.6MB
*** Finished refinePlace (1:50:01 mem=4469.6M) ***
Finished re-routing un-routed nets (0:00:00.5 4469.6M)


Density : 0.9832
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:42.8 real=0:00:18.0 mem=4469.6M) ***
** GigaOpt Optimizer WNS Slack -1.865 TNS Slack -87.842 Density 98.32
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.865|   -1.865| -53.145|  -87.842|    98.32%|   0:00:01.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.823|   -1.823| -52.731|  -87.428|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.806|   -1.806| -52.311|  -87.008|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.769|   -1.769| -52.052|  -86.749|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.721|   -1.721| -50.233|  -84.930|    98.32%|   0:00:01.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.700|   -1.700| -50.147|  -84.844|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.684|   -1.684| -50.067|  -84.764|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.678|   -1.678| -50.048|  -84.745|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -50.016|  -84.713|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.673|   -1.673| -50.051|  -84.748|    98.32%|   0:00:01.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.673|   -1.673| -50.033|  -84.730|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -50.009|  -84.706|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -50.002|  -84.699|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -49.993|  -84.690|    98.32%|   0:00:01.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.668|   -1.668| -49.993|  -84.690|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.7 real=0:00:04.0 mem=4469.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.614|   -1.668| -34.910|  -84.690|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.614|   -1.668| -34.910|  -84.690|    98.32%|   0:00:00.0| 4469.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.5 real=0:00:01.0 mem=4469.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:09.4 real=0:00:05.0 mem=4469.6M) ***
*** Starting refinePlace (1:50:18 mem=4469.6M) ***
Total net bbox length = 6.171e+05 (2.890e+05 3.280e+05) (ext = 2.697e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:02.0 MEM: 4469.6MB
Summary Report:
Instances move: 0 (out of 39911 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.171e+05 (2.890e+05 3.280e+05) (ext = 2.697e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4469.6MB
*** Finished refinePlace (1:50:21 mem=4469.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4469.6M)


Density : 0.9832
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4469.6M) ***
** GigaOpt Optimizer WNS Slack -1.668 TNS Slack -84.690 Density 98.32
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.614|-34.910|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.668|-49.758|
|HEPG      |-1.668|-49.993|
|All Paths |-1.668|-84.690|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 238 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:08:13 real=0:02:36 mem=4469.6M) ***

(I,S,L,T): WC_VIEW: 105.45, 34.4043, 2.08585, 141.94
*** SetupOpt [finish] : cpu/real = 0:08:23.9/0:02:46.3 (3.0), totSession cpu/real = 1:50:23.3/0:33:00.0 (3.3), mem = 4260.1M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:50:23.6/0:33:00.3 (3.3), mem = 3795.1M
(I,S,L,T): WC_VIEW: 105.45, 34.4043, 2.08585, 141.94
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.668 TNS Slack -84.690 Density 98.32
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.614|-34.910|
|reg2cgate |-0.235| -0.235|
|reg2reg   |-1.668|-49.758|
|HEPG      |-1.668|-49.993|
|All Paths |-1.668|-84.690|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.235ns TNS -0.235ns; reg2reg* WNS -1.668ns TNS -49.759ns; HEPG WNS -1.668ns TNS -49.759ns; all paths WNS -1.668ns TNS -84.691ns; Real time 0:05:20
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.668|   -1.668| -49.993|  -84.690|    98.32%|   0:00:01.0| 4006.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.649|   -1.649| -48.026|  -82.723|    98.32%|   0:00:02.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.902|  -82.599|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.690|  -82.387|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.533|  -82.230|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.440|  -82.137|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.337|  -82.034|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.327|  -82.024|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -47.035|  -81.732|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -46.929|  -81.626|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -46.912|  -81.609|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -46.890|  -81.587|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -46.758|  -81.455|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -45.747|  -80.444|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -45.696|  -80.393|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -45.340|  -80.037|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -45.266|  -79.963|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -45.112|  -79.809|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -45.068|  -79.765|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -45.054|  -79.751|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -44.979|  -79.675|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -44.971|  -79.668|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -44.789|  -79.486|    98.32%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -44.749|  -79.446|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.649|   -1.649| -44.701|  -79.398|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -44.508|  -79.205|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.649|   -1.649| -44.481|  -79.178|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.649|   -1.649| -44.432|  -79.129|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.649|   -1.649| -44.405|  -79.102|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.649|   -1.649| -44.371|  -79.068|    98.32%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.649|   -1.649| -44.340|  -79.037|    98.32%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.649|   -1.649| -44.183|  -78.880|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -44.102|  -78.799|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.649|   -1.649| -44.088|  -78.785|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.649|   -1.649| -43.922|  -78.619|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.649|   -1.649| -43.915|  -78.612|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.649|   -1.649| -43.890|  -78.588|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.649|   -1.649| -43.862|  -78.559|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.649|   -1.649| -43.847|  -78.544|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.649|   -1.649| -43.842|  -78.539|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.825|  -78.522|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.806|  -78.503|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.771|  -78.468|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.696|  -78.393|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.571|  -78.268|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.501|  -78.199|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.466|  -78.163|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.649|   -1.649| -43.426|  -78.123|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.649|   -1.649| -43.406|  -78.103|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.649|   -1.649| -43.351|  -78.048|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.323|  -78.020|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.318|  -78.015|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.237|  -77.934|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.217|  -77.914|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.201|  -77.898|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.161|  -77.858|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.153|  -77.850|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.109|  -77.806|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.099|  -77.796|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.092|  -77.789|    98.31%|   0:00:01.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.064|  -77.761|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -43.019|  -77.716|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -42.974|  -77.671|    98.31%|   0:00:00.0| 4332.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -42.971|  -77.668|    98.31%|   0:00:01.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.649|   -1.649| -42.940|  -77.637|    98.31%|   0:00:00.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.649|   -1.649| -42.933|  -77.630|    98.31%|   0:00:00.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.649|   -1.649| -42.924|  -77.621|    98.31%|   0:00:00.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.649|   -1.649| -42.914|  -77.611|    98.31%|   0:00:00.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.649|   -1.649| -42.910|  -77.607|    98.31%|   0:00:01.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.649|   -1.649| -42.884|  -77.581|    98.31%|   0:00:00.0| 4340.4M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.649|   -1.649| -42.841|  -77.538|    98.31%|   0:00:00.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.649|   -1.649| -42.820|  -77.518|    98.31%|   0:00:00.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.649|   -1.649| -42.241|  -76.938|    98.31%|   0:00:01.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.649|   -1.649| -42.136|  -76.833|    98.31%|   0:00:00.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.649|   -1.649| -42.119|  -76.816|    98.31%|   0:00:00.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.649|   -1.649| -41.969|  -76.666|    98.31%|   0:00:01.0| 4359.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.649|   -1.649| -41.838|  -76.535|    98.31%|   0:00:00.0| 4359.5M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.649|   -1.649| -41.778|  -76.475|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.649|   -1.649| -41.596|  -76.293|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.649|   -1.649| -41.407|  -76.104|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__7_/E               |
|  -1.649|   -1.649| -41.110|  -75.807|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__9_/E               |
|  -1.649|   -1.649| -40.962|  -75.659|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.649|   -1.649| -40.369|  -75.066|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.649|   -1.649| -40.340|  -75.037|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.649|   -1.649| -40.243|  -74.940|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_6_/D                          |
|  -1.649|   -1.649| -40.197|  -74.894|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.649|   -1.649| -40.112|  -74.809|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.649|   -1.649| -40.094|  -74.791|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.649|   -1.649| -40.081|  -74.778|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.649|   -1.649| -39.970|  -74.666|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.649|   -1.649| -39.946|  -74.643|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.649|   -1.649| -39.803|  -74.500|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -39.498|  -74.195|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -39.338|  -74.035|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -39.154|  -73.851|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.649|   -1.649| -39.119|  -73.816|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_8_/D                           |
|  -1.649|   -1.649| -39.073|  -73.770|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.649|   -1.649| -38.822|  -73.519|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.649|   -1.649| -38.786|  -73.483|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product1_reg_reg_6_/D                          |
|  -1.649|   -1.649| -38.664|  -73.361|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.649|   -1.649| -38.081|  -72.778|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.649|   -1.649| -38.072|  -72.769|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.649|   -1.649| -38.054|  -72.751|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.649|   -1.649| -37.540|  -72.237|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.649|   -1.649| -37.356|  -72.053|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_7_/D                          |
|  -1.649|   -1.649| -37.031|  -71.728|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -36.985|  -71.682|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -36.979|  -71.676|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_1__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.649|   -1.649| -36.377|  -71.074|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.649|   -1.649| -36.358|  -71.055|    98.31%|   0:00:00.0| 4367.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.649|   -1.649| -36.358|  -71.055|    98.31%|   0:00:01.0| 4367.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:01:10 real=0:00:26.0 mem=4367.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:01:10 real=0:00:26.0 mem=4367.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.614|-34.697|
|reg2cgate |-0.202| -0.202|
|reg2reg   |-1.649|-36.156|
|HEPG      |-1.649|-36.358|
|All Paths |-1.649|-71.055|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.202ns TNS -0.202ns; reg2reg* WNS -1.649ns TNS -36.156ns; HEPG WNS -1.649ns TNS -36.156ns; all paths WNS -1.649ns TNS -71.055ns; Real time 0:05:46
** GigaOpt Optimizer WNS Slack -1.649 TNS Slack -71.055 Density 98.31
*** Starting refinePlace (1:51:45 mem=4367.5M) ***
Total net bbox length = 6.170e+05 (2.891e+05 3.279e+05) (ext = 2.697e+04)
Density distribution unevenness ratio = 1.130%
Density distribution unevenness ratio = 2.805%
Move report: Timing Driven Placement moves 74994 insts, mean move: 4.84 um, max move: 89.60 um
	Max move on inst (normalizer_inst/FE_RC_1182_0): (307.20, 172.00) --> (324.80, 244.00)
	Runtime: CPU: 0:00:28.7 REAL: 0:00:09.0 MEM: 4457.5MB
Move report: Detail placement moves 69173 insts, mean move: 4.94 um, max move: 101.60 um
	Max move on inst (FILLER__2_3002): (168.40, 346.60) --> (178.20, 438.40)
	Runtime: CPU: 0:00:10.1 REAL: 0:00:06.0 MEM: 4457.5MB
Summary Report:
Instances move: 39376 (out of 39899 movable)
Instances flipped: 135
Mean displacement: 5.21 um
Max displacement: 119.60 um (Instance: normalizer_inst/U11469) (422.2, 211.6) -> (407, 316)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 6.521e+05 (3.022e+05 3.499e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:39.0 REAL: 0:00:15.0 MEM: 4457.5MB
*** Finished refinePlace (1:52:24 mem=4457.5M) ***
Finished re-routing un-routed nets (0:00:00.5 4457.5M)


Density : 0.9831
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:45.9 real=0:00:18.0 mem=4457.5M) ***
** GigaOpt Optimizer WNS Slack -1.885 TNS Slack -80.724 Density 98.31
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.885|   -1.885| -46.062|  -80.724|    98.31%|   0:00:01.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.833|   -1.833| -45.623|  -80.285|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.823|   -1.823| -45.526|  -80.188|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.815|   -1.815| -45.455|  -80.117|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.806|   -1.806| -45.392|  -80.054|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.799|   -1.799| -45.349|  -80.011|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.799|   -1.799| -45.335|  -79.997|    98.31%|   0:00:01.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.786|   -1.786| -45.288|  -79.950|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.785|   -1.785| -45.278|  -79.940|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.780|   -1.780| -45.258|  -79.920|    98.31%|   0:00:01.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.780|   -1.780| -45.242|  -79.904|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.780|   -1.780| -45.242|  -79.904|    98.31%|   0:00:00.0| 4457.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:07.7 real=0:00:03.0 mem=4457.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.8 real=0:00:03.0 mem=4457.5M) ***
** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -79.904 Density 98.31
*** Starting refinePlace (1:52:40 mem=4457.5M) ***
Total net bbox length = 6.521e+05 (3.022e+05 3.499e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4457.5MB
Summary Report:
Instances move: 0 (out of 39899 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.521e+05 (3.022e+05 3.499e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:01.0 MEM: 4457.5MB
*** Finished refinePlace (1:52:43 mem=4457.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4457.5M)


Density : 0.9831
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.9 real=0:00:03.0 mem=4457.5M) ***
** GigaOpt Optimizer WNS Slack -1.780 TNS Slack -79.904 Density 98.31
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.612|-34.768|
|reg2cgate |-0.202| -0.202|
|reg2reg   |-1.780|-45.040|
|HEPG      |-1.780|-45.242|
|All Paths |-1.780|-79.904|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:02:11 real=0:00:52.0 mem=4457.5M) ***

(I,S,L,T): WC_VIEW: 105.488, 35.2253, 2.08812, 142.801
*** SetupOpt [finish] : cpu/real = 0:02:21.6/0:01:02.3 (2.3), totSession cpu/real = 1:52:45.2/0:34:02.6 (3.3), mem = 4248.0M
End: GigaOpt Optimization in TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:52:46.4/0:34:03.8 (3.3), mem = 4027.0M
(I,S,L,T): WC_VIEW: 105.488, 35.2253, 2.08812, 142.801
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.780  TNS Slack -79.904 Density 98.31
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    98.31%|        -|  -1.780| -79.904|   0:00:00.0| 4027.0M|
|    98.27%|      128|  -1.780| -79.836|   0:00:03.0| 4332.2M|
|    98.27%|        4|  -1.780| -79.836|   0:00:01.0| 4332.2M|
|    98.27%|      182|  -1.762| -79.644|   0:00:03.0| 4332.2M|
|    98.19%|      117|  -1.757| -79.468|   0:00:02.0| 4332.2M|
|    97.38%|     2714|  -1.731| -79.072|   0:00:17.0| 4336.0M|
|    97.33%|       98|  -1.731| -79.032|   0:00:02.0| 4336.0M|
|    97.33%|        1|  -1.731| -79.032|   0:00:00.0| 4336.0M|
|    97.33%|        0|  -1.731| -79.032|   0:00:00.0| 4336.0M|
|    97.33%|        4|  -1.731| -79.031|   0:00:01.0| 4336.0M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.731  TNS Slack -79.031 Density 97.33
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 80 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:21) (real = 0:00:31.0) **
*** Starting refinePlace (1:54:08 mem=4336.0M) ***
Total net bbox length = 6.508e+05 (3.028e+05 3.480e+05) (ext = 2.696e+04)
Move report: Detail placement moves 675 insts, mean move: 3.19 um, max move: 35.60 um
	Max move on inst (FILLER__6_3765): (225.80, 344.80) --> (215.40, 370.00)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4363.5MB
Summary Report:
Instances move: 249 (out of 39640 movable)
Instances flipped: 21
Mean displacement: 1.95 um
Max displacement: 13.40 um (Instance: normalizer_inst/U9543) (333.8, 330.4) -> (334.6, 317.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D1
Total net bbox length = 6.512e+05 (3.029e+05 3.482e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4363.5MB
*** Finished refinePlace (1:54:12 mem=4363.5M) ***
Finished re-routing un-routed nets (0:00:00.0 4363.5M)


Density : 0.9733
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4363.5M) ***
(I,S,L,T): WC_VIEW: 104.33, 33.9503, 2.0497, 140.33
*** AreaOpt [finish] : cpu/real = 0:01:26.6/0:00:34.1 (2.5), totSession cpu/real = 1:54:13.0/0:34:37.9 (3.3), mem = 4363.5M
End: Area Reclaim Optimization (cpu=0:01:27, real=0:00:34, mem=3824.53M, totSessionCpu=1:54:13).
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3860.73 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3860.73 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32414
[NR-eGR] Read numTotalNets=41591  numIgnoredNets=125
[NR-eGR] There are 35 clock nets ( 35 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41431 
[NR-eGR] Rule id: 1  Nets: 35 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 80 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.603200e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 35 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 7.963200e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41351 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.188948e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-7)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       406( 0.39%)       112( 0.11%)        24( 0.02%)         1( 0.00%)   ( 0.53%) 
[NR-eGR]      M3  (3)        43( 0.04%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)       192( 0.20%)         1( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              644( 0.09%)       114( 0.02%)        24( 0.00%)         1( 0.00%)   ( 0.11%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 4.000000e-01um, number of vias: 139893
[NR-eGR]     M2  (2V) length: 2.270645e+05um, number of vias: 194248
[NR-eGR]     M3  (3H) length: 2.919792e+05um, number of vias: 27159
[NR-eGR]     M4  (4V) length: 1.305640e+05um, number of vias: 8830
[NR-eGR]     M5  (5H) length: 7.231100e+04um, number of vias: 3124
[NR-eGR]     M6  (6V) length: 5.487749e+04um, number of vias: 586
[NR-eGR]     M7  (7H) length: 3.493100e+03um, number of vias: 746
[NR-eGR]     M8  (8V) length: 8.216775e+03um, number of vias: 0
[NR-eGR] Total length: 7.885064e+05um, number of vias: 374586
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 3.646000e+02um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 3.19 sec, Real: 2.23 sec, Curr Mem: 3780.40 MB )
Extraction called for design 'dualcore' of instances=76321 and nets=41729 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3771.398M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3785.6)
Total number of fetched objects 41668
End delay calculation. (MEM=4178.68 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4178.68 CPU=0:00:07.9 REAL=0:00:02.0)
Begin: GigaOpt postEco DRV Optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:30.8/0:34:45.7 (3.3), mem = 4146.7M
(I,S,L,T): WC_VIEW: 104.388, 35.0966, 2.0497, 141.535
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|    52|    -0.37|     6|     6|    -0.02|     0|     0|     0|     0|    -1.95|   -87.52|       0|       0|       0|  97.33|          |         |
|     3|    30|    -0.08|     3|     3|    -0.00|     0|     0|     0|     0|    -1.95|   -87.52|       0|       0|       4|  97.33| 0:00:00.0|  4390.3M|
|     3|    30|    -0.08|     3|     3|    -0.00|     0|     0|     0|     0|    -1.95|   -87.52|       0|       0|       0|  97.33| 0:00:00.0|  4390.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 3 net(s) have violations which can't be fixed by DRV optimization.


*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=4390.3M) ***

*** Starting refinePlace (1:54:40 mem=4390.3M) ***
Total net bbox length = 6.512e+05 (3.029e+05 3.482e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4390.3MB
Summary Report:
Instances move: 0 (out of 39640 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.512e+05 (3.029e+05 3.482e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4390.3MB
*** Finished refinePlace (1:54:43 mem=4390.3M) ***
Finished re-routing un-routed nets (0:00:00.0 4390.3M)


Density : 0.9733
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4390.3M) ***
(I,S,L,T): WC_VIEW: 104.384, 35.0968, 2.04973, 141.53
*** DrvOpt [finish] : cpu/real = 0:00:14.1/0:00:09.4 (1.5), totSession cpu/real = 1:54:44.9/0:34:55.1 (3.3), mem = 4182.4M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -1.731 -> -1.951 (bump = 0.22)
GigaOpt: WNS bump threshold: -14.5
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:54:45.4/0:34:55.6 (3.3), mem = 4182.4M
(I,S,L,T): WC_VIEW: 104.384, 35.0968, 2.04973, 141.53
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.951 TNS Slack -87.515 Density 97.33
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.586|-33.918|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.951|-53.681|
|HEPG      |-1.951|-53.895|
|All Paths |-1.951|-87.515|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.951ns TNS -53.681ns; HEPG WNS -1.951ns TNS -53.681ns; all paths WNS -1.951ns TNS -87.516ns; Real time 0:07:14
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.951|   -1.951| -53.895|  -87.515|    97.33%|   0:00:01.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.815|   -1.815| -52.894|  -86.515|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.787|   -1.787| -52.664|  -86.284|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.738|   -1.738| -52.443|  -86.064|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.715|   -1.715| -52.421|  -86.042|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.707|   -1.707| -52.318|  -85.938|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.700|   -1.700| -52.232|  -85.853|    97.33%|   0:00:01.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.683|   -1.683| -52.162|  -85.782|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.675|   -1.675| -52.131|  -85.752|    97.33%|   0:00:00.0| 4390.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.664|   -1.664| -51.406|  -85.026|    97.33%|   0:00:01.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.646|   -1.646| -51.326|  -84.947|    97.33%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.636|   -1.636| -51.281|  -84.901|    97.33%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.630|   -1.630| -51.219|  -84.840|    97.34%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.630|   -1.630| -50.994|  -84.615|    97.34%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.618|   -1.618| -50.942|  -84.562|    97.34%|   0:00:01.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.611|   -1.611| -50.923|  -84.544|    97.34%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.602|   -1.602| -50.857|  -84.478|    97.34%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.588|   -1.588| -50.290|  -83.911|    97.34%|   0:00:00.0| 4409.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.587|   -1.587| -50.255|  -83.875|    97.34%|   0:00:01.0| 4428.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.579|   -1.586| -50.195|  -83.816|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.576|   -1.586| -49.532|  -83.152|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.574|   -1.586| -49.510|  -83.131|    97.34%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.563|   -1.586| -49.464|  -83.085|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.560|   -1.586| -49.434|  -83.054|    97.34%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.560|   -1.586| -49.422|  -83.042|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.548|   -1.586| -49.318|  -82.938|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.536|   -1.586| -49.306|  -82.926|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.536|   -1.586| -49.183|  -82.803|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.529|   -1.586| -49.175|  -82.796|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.529|   -1.586| -48.934|  -82.554|    97.34%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.529|   -1.586| -48.934|  -82.554|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:21.1 real=0:00:08.0 mem=4447.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.586|   -1.586| -33.918|  -82.554|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.586|   -1.586| -33.663|  -82.300|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.6 real=0:00:00.0 mem=4447.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:21.8 real=0:00:09.0 mem=4447.6M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.586|-33.663|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.529|-48.719|
|HEPG      |-1.529|-48.934|
|All Paths |-1.586|-82.300|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.529ns TNS -48.720ns; HEPG WNS -1.529ns TNS -48.720ns; all paths WNS -1.586ns TNS -82.300ns; Real time 0:07:23
** GigaOpt Optimizer WNS Slack -1.586 TNS Slack -82.300 Density 97.35
*** Starting refinePlace (1:55:17 mem=4447.6M) ***
Total net bbox length = 6.500e+05 (3.028e+05 3.473e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4447.6MB
Summary Report:
Instances move: 0 (out of 39640 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.500e+05 (3.028e+05 3.473e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4447.6MB
*** Finished refinePlace (1:55:20 mem=4447.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4447.6M)


Density : 0.9735
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:04.0 mem=4447.6M) ***
** GigaOpt Optimizer WNS Slack -1.586 TNS Slack -82.300 Density 97.35
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.586|-33.663|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.529|-48.719|
|HEPG      |-1.529|-48.934|
|All Paths |-1.586|-82.300|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:27.9 real=0:00:14.0 mem=4447.6M) ***

(I,S,L,T): WC_VIEW: 104.409, 35.0638, 2.05043, 141.523
*** SetupOpt [finish] : cpu/real = 0:00:36.9/0:00:22.2 (1.7), totSession cpu/real = 1:55:22.2/0:35:17.8 (3.3), mem = 4239.6M
End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -1.731 -> -1.532 (bump = -0.199)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -79.032 -> -82.300
Begin: GigaOpt TNS recovery
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:55:23.0/0:35:18.6 (3.3), mem = 4239.6M
(I,S,L,T): WC_VIEW: 104.409, 35.0638, 2.05043, 141.523
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.586 TNS Slack -82.300 Density 97.35
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.586|-33.663|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.529|-48.719|
|HEPG      |-1.529|-48.934|
|All Paths |-1.586|-82.300|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.529ns TNS -48.720ns; HEPG WNS -1.529ns TNS -48.720ns; all paths WNS -1.586ns TNS -82.300ns; Real time 0:07:37
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.529|   -1.586| -48.934|  -82.300|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.528|   -1.586| -48.503|  -81.869|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.528|   -1.586| -48.448|  -81.813|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.528|   -1.586| -48.263|  -81.629|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.528|   -1.586| -48.216|  -81.581|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.528|   -1.586| -48.199|  -81.565|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.528|   -1.586| -48.163|  -81.529|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.528|   -1.586| -48.163|  -81.529|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.528|   -1.586| -48.092|  -81.458|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -48.031|  -81.397|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -48.019|  -81.385|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.833|  -81.199|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.793|  -81.159|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.766|  -81.132|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.665|  -81.031|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.608|  -80.974|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.538|  -80.903|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.523|  -80.889|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.505|  -80.871|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.497|  -80.863|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.478|  -80.844|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.451|  -80.817|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.446|  -80.812|    97.35%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.390|  -80.756|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.326|  -80.692|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.321|  -80.687|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.202|  -80.568|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.528|   -1.586| -47.134|  -80.500|    97.35%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.528|   -1.586| -47.115|  -80.480|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.528|   -1.586| -47.110|  -80.476|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.528|   -1.586| -47.099|  -80.465|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.528|   -1.586| -47.074|  -80.440|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.528|   -1.586| -47.049|  -80.415|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.031|  -80.396|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.013|  -80.379|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -47.006|  -80.372|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -46.942|  -80.308|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.586| -46.916|  -80.282|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.528|   -1.586| -46.894|  -80.260|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.528|   -1.586| -46.880|  -80.246|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.528|   -1.586| -46.866|  -80.232|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.528|   -1.586| -46.856|  -80.222|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.528|   -1.586| -46.846|  -80.212|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.528|   -1.586| -46.800|  -80.166|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.528|   -1.586| -46.707|  -80.073|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.528|   -1.586| -46.622|  -79.987|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.528|   -1.586| -46.607|  -79.973|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.528|   -1.586| -46.591|  -79.956|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.528|   -1.586| -46.511|  -79.877|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.528|   -1.586| -46.075|  -79.441|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_6_/D                       |
|  -1.528|   -1.586| -45.939|  -79.305|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_5_/D                       |
|  -1.528|   -1.586| -45.921|  -79.287|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.528|   -1.586| -45.839|  -79.205|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|reg2cgate| gclk_inst1/U3/A1                                   |
|  -1.528|   -1.586| -45.822|  -79.188|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__7_/E               |
|  -1.528|   -1.586| -45.816|  -79.182|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__7_/E               |
|  -1.528|   -1.586| -45.790|  -79.156|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product5_reg_reg_6_/D                          |
|  -1.528|   -1.586| -45.754|  -79.120|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_0_/D                       |
|  -1.528|   -1.586| -45.672|  -79.038|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.528|   -1.586| -45.663|  -79.029|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_7_/D                          |
|  -1.528|   -1.586| -45.311|  -78.676|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_6_/D                          |
|  -1.528|   -1.586| -45.059|  -78.425|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.528|   -1.586| -45.045|  -78.411|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product6_reg_reg_7_/D                          |
|  -1.528|   -1.586| -44.891|  -78.257|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.528|   -1.586| -44.641|  -78.007|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.528|   -1.586| -44.422|  -77.788|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_6_/D                          |
|  -1.528|   -1.586| -44.048|  -77.414|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.528|   -1.586| -44.015|  -77.381|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.528|   -1.586| -43.514|  -76.880|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.528|   -1.586| -43.496|  -76.862|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_2__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.528|   -1.586| -43.332|  -76.698|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.528|   -1.586| -43.329|  -76.695|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.528|   -1.586| -43.233|  -76.599|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.528|   -1.586| -43.233|  -76.599|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:35.8 real=0:00:17.0 mem=4447.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.586|   -1.586| -33.530|  -76.599|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.555|   -1.555| -33.160|  -76.230|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[7]                                     |
|  -1.555|   -1.555| -33.148|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[8]                                     |
|  -1.555|   -1.555| -33.148|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.2 real=0:00:01.0 mem=4447.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:37.2 real=0:00:18.0 mem=4447.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.555|-33.148|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.528|-43.019|
|HEPG      |-1.528|-43.233|
|All Paths |-1.555|-76.217|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.528ns TNS -43.019ns; HEPG WNS -1.528ns TNS -43.019ns; all paths WNS -1.555ns TNS -76.218ns; Real time 0:07:55
** GigaOpt Optimizer WNS Slack -1.555 TNS Slack -76.217 Density 97.36
*** Starting refinePlace (1:56:11 mem=4447.6M) ***
Total net bbox length = 6.503e+05 (3.029e+05 3.474e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4447.6MB
Summary Report:
Instances move: 0 (out of 39640 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.503e+05 (3.029e+05 3.474e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.1 REAL: 0:00:02.0 MEM: 4447.6MB
*** Finished refinePlace (1:56:14 mem=4447.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4447.6M)


Density : 0.9736
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.1 real=0:00:04.0 mem=4447.6M) ***
** GigaOpt Optimizer WNS Slack -1.555 TNS Slack -76.217 Density 97.36
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.555|-33.148|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.528|-43.019|
|HEPG      |-1.528|-43.233|
|All Paths |-1.555|-76.217|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:43.6 real=0:00:22.0 mem=4447.6M) ***

(I,S,L,T): WC_VIEW: 104.454, 35.0992, 2.05235, 141.605
*** SetupOpt [finish] : cpu/real = 0:00:52.7/0:00:31.5 (1.7), totSession cpu/real = 1:56:15.8/0:35:50.1 (3.2), mem = 4239.6M
End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.178%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:56:16.0/0:35:50.4 (3.2), mem = 4239.6M
(I,S,L,T): WC_VIEW: 104.454, 35.0992, 2.05235, 141.605
*info: 160 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
*info: 125 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -1.555 TNS Slack -76.217 Density 97.36
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.555|-33.148|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.528|-43.019|
|HEPG      |-1.528|-43.233|
|All Paths |-1.555|-76.217|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.528ns TNS -43.019ns; HEPG WNS -1.528ns TNS -43.019ns; all paths WNS -1.555ns TNS -76.218ns; Real time 0:08:09
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:01.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/E                       |
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.528|   -1.555| -43.233|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=4447.6M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.555|   -1.555| -33.148|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.555|   -1.555| -33.148|  -76.217|    97.36%|   0:00:00.0| 4447.6M|   WC_VIEW|  default| psum_norm_2[5]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:01.0 mem=4447.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.6 real=0:00:04.0 mem=4447.6M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.555|-33.148|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.528|-43.019|
|HEPG      |-1.528|-43.233|
|All Paths |-1.555|-76.217|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.528ns TNS -43.019ns; HEPG WNS -1.528ns TNS -43.019ns; all paths WNS -1.555ns TNS -76.218ns; Real time 0:08:13
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.555|-33.148|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.528|-43.019|
|HEPG      |-1.528|-43.233|
|All Paths |-1.555|-76.217|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.6 real=0:00:04.0 mem=4447.6M) ***

(I,S,L,T): WC_VIEW: 104.454, 35.0992, 2.05235, 141.605
*** SetupOpt [finish] : cpu/real = 0:00:13.9/0:00:13.4 (1.0), totSession cpu/real = 1:56:30.0/0:36:03.8 (3.2), mem = 4239.6M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:15:40, real = 0:06:29, mem = 3052.6M, totSessionCpu=1:56:32 **
**optDesign ... cpu = 0:15:40, real = 0:06:29, mem = 3050.6M, totSessionCpu=1:56:32 **
** Profile ** Start :  cpu=0:00:00.0, mem=3794.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=3794.1M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=3873.5M
** Profile ** DRVs :  cpu=0:00:01.2, mem=3873.5M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.555  | -1.528  | -0.214  | -1.555  |
|           TNS (ns):| -76.218 | -43.019 | -0.214  | -33.148 |
|    Violating Paths:|   369   |   346   |    1    |   26    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.427%
       (97.365% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3873.5M
Info: 125 nets with fixed/cover wires excluded.
Info: 160 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3078.25MB/5129.91MB/3555.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3078.25MB/5129.91MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3078.25MB/5129.91MB/3555.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT)
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 10%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 20%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 30%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 40%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 50%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 60%
2023-Mar-22 16:45:40 (2023-Mar-22 23:45:40 GMT): 70%
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT): 80%
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT): 90%

Finished Levelizing
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT)

Starting Activity Propagation
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT)
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT): 10%
2023-Mar-22 16:45:41 (2023-Mar-22 23:45:41 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:45:42 (2023-Mar-22 23:45:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3079.59MB/5129.91MB/3555.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:45:42 (2023-Mar-22 23:45:42 GMT)
2023-Mar-22 16:45:43 (2023-Mar-22 23:45:43 GMT): 10%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 20%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 30%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 40%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 50%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 60%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 70%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 80%
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT): 90%

Finished Calculating power
2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3083.59MB/5194.68MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3083.59MB/5194.68MB/3555.59MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=3083.59MB/5194.68MB/3555.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3083.59MB/5194.68MB/3555.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:45:44 (2023-Mar-22 23:45:44 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.12268422 	   67.8091%
Total Switching Power:      48.71893094 	   30.8393%
Total Leakage Power:         2.13517274 	    1.3516%
Total Power:               157.97678822
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.11        3.03      0.5816       83.72       52.99
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.811e-07
Physical-Only                          0           0      0.7489      0.7489      0.4741
Combinational                      22.92       32.09      0.7751       55.78       35.31
Clock (Combinational)              4.096        13.6     0.02958       17.73       11.22
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.1       48.72       2.135         158         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.1       48.72       2.135         158         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                                2.18       6.937     0.01696       9.134       5.782
clk2                               1.916       6.667     0.01262       8.595       5.441
-----------------------------------------------------------------------------------------
Total                              4.096        13.6     0.02958       17.73       11.22
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core2_inst/psum_mem_instance/CTS_ccl_a_buf_00121 (CKBD16):           0.1619
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.69811e-10 F
*                Total instances in design: 76321
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 36558
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3111.16MB/5194.68MB/3555.59MB)


Phase 1 finished in (cpu = 0:00:09.5) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 160 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:13.3) (real = 0:00:06.0) **
(I,S,L,T): WC_VIEW: 104.314, 35.0477, 2.04187, 141.404
*** PowerOpt [finish] : cpu/real = 0:00:13.3/0:00:05.8 (2.3), totSession cpu/real = 1:56:55.8/0:36:18.6 (3.2), mem = 4471.3M
Finished Timing Update in (cpu = 0:00:13.6) (real = 0:00:06.0) **
OPT: Doing preprocessing before recovery...
skewClock sized 15 and inserted 3 insts
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:57:45 mem=4425.7M) ***
Total net bbox length = 6.504e+05 (3.031e+05 3.474e+05) (ext = 2.696e+04)
Move report: Detail placement moves 98 insts, mean move: 5.61 um, max move: 24.60 um
	Max move on inst (FILLER__6_5232): (296.80, 361.00) --> (295.60, 337.60)
	Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4455.1MB
Summary Report:
Instances move: 7 (out of 39645 movable)
Instances flipped: 0
Mean displacement: 3.51 um
Max displacement: 7.60 um (Instance: core2_inst/ofifo_inst/col_idx_0__fifo_instance/fifo_mux_8_1a/fifo_mux_2_1f/U6) (261.2, 373.6) -> (265.2, 370)
	Length: 9 sites, height: 1 rows, site name: core, cell type: MUX2D0
Total net bbox length = 6.505e+05 (3.031e+05 3.474e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 4455.1MB
*** Finished refinePlace (1:57:48 mem=4455.1M) ***
Finished re-routing un-routed nets (0:00:00.0 4455.1M)


Density : 0.9728
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:05.0 real=0:00:03.0 mem=4455.1M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Checking setup slack degradation ...
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:03.4/0:37:08.5 (3.2), mem = 4758.9M
(I,S,L,T): WC_VIEW: 104.333, 35.0581, 2.04294, 141.434
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -86.409 Density 97.29
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.523|-45.602|
|HEPG      |-1.523|-45.816|
|All Paths |-1.891|-86.409|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.523ns TNS -45.602ns; HEPG WNS -1.523ns TNS -45.602ns; all paths WNS -1.891ns TNS -86.409ns; Real time 0:09:26
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.523|   -1.891| -45.816|  -86.409|    97.29%|   0:00:01.0| 4958.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.458|   -1.891| -45.387|  -85.980|    97.29%|   0:00:00.0| 5014.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:17.4 real=0:00:05.0 mem=5014.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:17.8 real=0:00:06.0 mem=5014.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.458|-45.172|
|HEPG      |-1.458|-45.387|
|All Paths |-1.891|-85.980|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.458ns TNS -45.173ns; HEPG WNS -1.458ns TNS -45.173ns; all paths WNS -1.891ns TNS -85.980ns; Real time 0:09:32
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -85.980 Density 97.29
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.458|-45.172|
|HEPG      |-1.458|-45.387|
|All Paths |-1.891|-85.980|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:18.7 real=0:00:06.0 mem=5014.0M) ***

(I,S,L,T): WC_VIEW: 104.345, 35.0363, 2.04315, 141.425
*** SetupOpt [finish] : cpu/real = 0:00:26.7/0:00:14.1 (1.9), totSession cpu/real = 1:58:30.1/0:37:22.6 (3.2), mem = 4814.1M
End: GigaOpt postEco optimization
*** Starting refinePlace (1:58:32 mem=4815.6M) ***
Total net bbox length = 6.495e+05 (3.030e+05 3.465e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.7 REAL: 0:00:01.0 MEM: 4815.6MB
Summary Report:
Instances move: 0 (out of 39645 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.495e+05 (3.030e+05 3.465e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4815.6MB
*** Finished refinePlace (1:58:34 mem=4815.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4815.6M)


Density : 0.9729
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.6 real=0:00:03.0 mem=4815.6M) ***
Executing incremental physical updates
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:58:35.5/0:37:26.0 (3.2), mem = 4815.6M
(I,S,L,T): WC_VIEW: 104.345, 35.0363, 2.04315, 141.425
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.891  TNS Slack -85.980 Density 97.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.29%|        -|  -1.891| -85.980|   0:00:00.0| 4815.6M|
|    97.29%|        0|  -1.891| -85.980|   0:00:00.0| 4815.6M|
|    97.27%|       63|  -1.891| -83.539|   0:00:02.0| 4813.6M|
|    97.27%|        2|  -1.891| -83.520|   0:00:00.0| 4813.6M|
|    97.27%|        1|  -1.891| -83.520|   0:00:02.0| 4813.6M|
|    97.27%|        0|  -1.891| -83.520|   0:00:02.0| 4813.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.891  TNS Slack -83.520 Density 97.27
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:29.6) (real = 0:00:09.0) **
(I,S,L,T): WC_VIEW: 104.34, 34.9798, 2.04277, 141.363
*** PowerOpt [finish] : cpu/real = 0:00:29.8/0:00:09.0 (3.3), totSession cpu/real = 1:59:05.4/0:37:35.0 (3.2), mem = 4813.6M
*** Starting refinePlace (1:59:06 mem=4813.6M) ***
Total net bbox length = 6.472e+05 (3.028e+05 3.444e+05) (ext = 2.696e+04)
Move report: Detail placement moves 112 insts, mean move: 9.66 um, max move: 40.60 um
	Max move on inst (FILLER__6_3397): (574.00, 334.00) --> (544.20, 344.80)
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4813.6MB
Summary Report:
Instances move: 7 (out of 39570 movable)
Instances flipped: 6
Mean displacement: 1.89 um
Max displacement: 3.60 um (Instance: core1_inst/mac_array_instance/col_idx_7__mac_col_inst/U92) (175.6, 310.6) -> (175.6, 314.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: IAO21D0
Total net bbox length = 6.472e+05 (3.028e+05 3.444e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:01.0 MEM: 4813.6MB
*** Finished refinePlace (1:59:09 mem=4813.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4813.6M)


Density : 0.9727
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4813.6M) ***
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:11.9/0:37:39.3 (3.2), mem = 4813.6M
(I,S,L,T): WC_VIEW: 104.34, 34.9798, 2.04277, 141.363
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -83.520 Density 97.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.443|-42.712|
|HEPG      |-1.443|-42.927|
|All Paths |-1.891|-83.520|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.443ns TNS -42.712ns; HEPG WNS -1.443ns TNS -42.712ns; all paths WNS -1.891ns TNS -83.520ns; Real time 0:09:57
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.443|   -1.891| -42.927|  -83.520|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:02.0 mem=5012.0M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.891|   -1.891| -40.593|  -83.242|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.891|   -1.891| -40.593|  -83.242|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5012.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:03.0 mem=5012.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.435|
|HEPG      |-1.427|-42.649|
|All Paths |-1.891|-83.242|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.427ns TNS -42.435ns; HEPG WNS -1.427ns TNS -42.435ns; all paths WNS -1.891ns TNS -83.242ns; Real time 0:10:00
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -83.242 Density 97.27
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.435|
|HEPG      |-1.427|-42.649|
|All Paths |-1.891|-83.242|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:04.9 real=0:00:03.0 mem=5012.0M) ***

(I,S,L,T): WC_VIEW: 104.341, 34.9806, 2.04275, 141.364
*** SetupOpt [finish] : cpu/real = 0:00:13.1/0:00:11.8 (1.1), totSession cpu/real = 1:59:25.0/0:37:51.1 (3.2), mem = 4812.1M
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:25.5/0:37:51.6 (3.2), mem = 4812.1M
(I,S,L,T): WC_VIEW: 104.341, 34.9806, 2.04275, 141.364
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -83.242 Density 97.27
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.435|
|HEPG      |-1.427|-42.649|
|All Paths |-1.891|-83.242|
+----------+------+-------+

CCOptDebug: Start of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.427ns TNS -42.435ns; HEPG WNS -1.427ns TNS -42.435ns; all paths WNS -1.891ns TNS -83.242ns; Real time 0:10:09
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.427|   -1.891| -42.649|  -83.242|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.427|   -1.891| -42.633|  -83.226|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_in_2_reg_1__7_/E               |
|  -1.427|   -1.891| -42.633|  -83.226|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_1_/D                       |
|  -1.427|   -1.891| -42.586|  -83.179|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add2_reg_l1_reg_7_/D                           |
|  -1.427|   -1.891| -42.576|  -83.169|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product3_reg_reg_5_/D                          |
|  -1.427|   -1.891| -42.567|  -83.160|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l2_reg_8_/D                           |
|  -1.427|   -1.891| -42.567|  -83.160|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.427|   -1.891| -42.567|  -83.160|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_7__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_7_/D                           |
|  -1.427|   -1.891| -42.567|  -83.160|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:10.9 real=0:00:05.0 mem=5012.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:11.2 real=0:00:05.0 mem=5012.0M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.353|
|HEPG      |-1.427|-42.567|
|All Paths |-1.891|-83.160|
+----------+------+-------+

CCOptDebug: End of Optimizer TNS Pass: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.427ns TNS -42.353ns; HEPG WNS -1.427ns TNS -42.353ns; all paths WNS -1.891ns TNS -83.160ns; Real time 0:10:14
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -83.160 Density 97.27
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.353|
|HEPG      |-1.427|-42.567|
|All Paths |-1.891|-83.160|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.1 real=0:00:05.0 mem=5012.0M) ***

(I,S,L,T): WC_VIEW: 104.341, 34.9815, 2.04278, 141.366
*** SetupOpt [finish] : cpu/real = 0:00:20.1/0:00:13.7 (1.5), totSession cpu/real = 1:59:45.6/0:38:05.3 (3.1), mem = 4812.1M
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (1:59:47 mem=4813.6M) ***
Total net bbox length = 6.472e+05 (3.028e+05 3.444e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.8 REAL: 0:00:01.0 MEM: 4813.6MB
Summary Report:
Instances move: 0 (out of 39570 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.472e+05 (3.028e+05 3.444e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4813.6MB
*** Finished refinePlace (1:59:50 mem=4813.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4813.6M)


Density : 0.9727
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.7 real=0:00:03.0 mem=4813.6M) ***
Checking setup slack degradation ...
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 1:59:52.0/0:38:09.5 (3.1), mem = 4813.6M
(I,S,L,T): WC_VIEW: 104.341, 34.9815, 2.04278, 141.366
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -83.173 Density 97.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.427|-42.366|
|HEPG      |-1.427|-42.580|
|All Paths |-1.891|-83.173|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.427ns TNS -42.366ns; HEPG WNS -1.427ns TNS -42.366ns; all paths WNS -1.891ns TNS -83.173ns; Real time 0:10:27
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.427|   -1.891| -42.580|  -83.173|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.404|   -1.891| -42.227|  -82.820|    97.27%|   0:00:02.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.404|   -1.891| -42.212|  -82.805|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.404|   -1.891| -42.213|  -82.806|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:05.0 real=0:00:03.0 mem=5012.0M) ***
Checking setup slack degradation ...
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.891|   -1.891| -40.593|  -82.806|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
|  -1.891|   -1.891| -40.593|  -82.806|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5012.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:05.6 real=0:00:04.0 mem=5012.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.404|-41.998|
|HEPG      |-1.404|-42.213|
|All Paths |-1.891|-82.806|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.404ns TNS -41.999ns; HEPG WNS -1.404ns TNS -41.999ns; all paths WNS -1.891ns TNS -82.806ns; Real time 0:10:31
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -82.806 Density 97.27
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -82.806 Density 97.27
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.404|-41.998|
|HEPG      |-1.404|-42.213|
|All Paths |-1.891|-82.806|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:06.8 real=0:00:05.0 mem=5012.0M) ***

(I,S,L,T): WC_VIEW: 104.351, 34.9897, 2.04306, 141.383
*** SetupOpt [finish] : cpu/real = 0:00:14.7/0:00:12.4 (1.2), totSession cpu/real = 2:00:06.7/0:38:21.9 (3.1), mem = 4812.1M
End: GigaOpt postEco optimization
Checking setup slack degradation ...
Trigger unconditional timing recovery
Begin: GigaOpt postEco optimization
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:08.3/0:38:23.1 (3.1), mem = 4812.1M
(I,S,L,T): WC_VIEW: 104.351, 34.9897, 2.04306, 141.383
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -82.806 Density 97.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.404|-41.998|
|HEPG      |-1.404|-42.213|
|All Paths |-1.891|-82.806|
+----------+------+-------+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.404ns TNS -41.999ns; HEPG WNS -1.404ns TNS -41.999ns; all paths WNS -1.891ns TNS -82.806ns; Real time 0:10:41
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.404|   -1.891| -42.213|  -82.806|    97.27%|   0:00:00.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.392|   -1.891| -41.948|  -82.541|    97.27%|   0:00:01.0| 5012.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.392|   -1.891| -41.946|  -82.539|    97.27%|   0:00:01.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.392|   -1.891| -41.903|  -82.496|    97.27%|   0:00:00.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.391|   -1.891| -41.902|  -82.495|    97.27%|   0:00:01.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.389|   -1.891| -41.886|  -82.479|    97.27%|   0:00:00.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.389|   -1.891| -41.856|  -82.449|    97.27%|   0:00:00.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.389|   -1.891| -41.856|  -82.449|    97.27%|   0:00:00.0| 5003.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:11.2 real=0:00:03.0 mem=5003.0M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:11.6 real=0:00:04.0 mem=5003.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.389|-41.641|
|HEPG      |-1.389|-41.856|
|All Paths |-1.891|-82.449|
+----------+------+-------+

CCOptDebug: End of Optimizer WNS Pass 0: reg2cgate* WNS -0.214ns TNS -0.214ns; reg2reg* WNS -1.389ns TNS -41.641ns; HEPG WNS -1.389ns TNS -41.641ns; all paths WNS -1.891ns TNS -82.449ns; Real time 0:10:45
** GigaOpt Optimizer WNS Slack -1.891 TNS Slack -82.449 Density 97.27
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.891|-40.593|
|reg2cgate |-0.214| -0.214|
|reg2reg   |-1.389|-41.641|
|HEPG      |-1.389|-41.856|
|All Paths |-1.891|-82.449|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish post-CTS Setup Fixing (cpu=0:00:12.5 real=0:00:05.0 mem=5003.0M) ***

(I,S,L,T): WC_VIEW: 104.353, 34.9655, 2.04319, 141.362
*** SetupOpt [finish] : cpu/real = 0:00:20.5/0:00:12.6 (1.6), totSession cpu/real = 2:00:28.8/0:38:35.7 (3.1), mem = 4803.1M
End: GigaOpt postEco optimization
*** Starting refinePlace (2:00:30 mem=4804.6M) ***
Total net bbox length = 6.462e+05 (3.027e+05 3.435e+05) (ext = 2.696e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:02.9 REAL: 0:00:02.0 MEM: 4804.6MB
Summary Report:
Instances move: 0 (out of 39570 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 6.462e+05 (3.027e+05 3.435e+05) (ext = 2.696e+04)
Runtime: CPU: 0:00:03.0 REAL: 0:00:02.0 MEM: 4804.6MB
*** Finished refinePlace (2:00:33 mem=4804.6M) ***
Finished re-routing un-routed nets (0:00:00.0 4804.6M)


Density : 0.9727
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:04.8 real=0:00:03.0 mem=4804.6M) ***
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:00:34.8/0:38:39.6 (3.1), mem = 4804.6M
(I,S,L,T): WC_VIEW: 104.353, 34.9655, 2.04319, 141.362
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.891|   -1.891| -82.449|  -82.449|    97.27%|   0:00:01.0| 5003.0M|   WC_VIEW|  default| psum_norm_2[1]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=5003.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=5003.0M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 104.353, 34.9655, 2.04319, 141.362
*** SetupOpt [finish] : cpu/real = 0:00:08.8/0:00:09.1 (1.0), totSession cpu/real = 2:00:43.5/0:38:48.7 (3.1), mem = 4803.1M
Executing incremental physical updates
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3409.29MB/6059.53MB/3555.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3409.29MB/6059.53MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3409.29MB/6059.53MB/3555.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT)
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 10%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 20%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 30%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 40%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 50%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 60%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 70%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 80%
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT): 90%

Finished Levelizing
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT)

Starting Activity Propagation
2023-Mar-22 16:48:23 (2023-Mar-22 23:48:23 GMT)
2023-Mar-22 16:48:24 (2023-Mar-22 23:48:24 GMT): 10%
2023-Mar-22 16:48:24 (2023-Mar-22 23:48:24 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:48:25 (2023-Mar-22 23:48:25 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=3410.37MB/6059.53MB/3555.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:48:25 (2023-Mar-22 23:48:25 GMT)
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 10%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 20%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 30%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 40%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 50%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 60%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 70%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 80%
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT): 90%

Finished Calculating power
2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3414.38MB/6124.29MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3414.38MB/6124.29MB/3555.59MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3414.38MB/6124.29MB/3555.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3414.38MB/6124.29MB/3555.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:48:26 (2023-Mar-22 23:48:26 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      106.98649497 	   67.8482%
Total Switching Power:      48.57356458 	   30.8041%
Total Leakage Power:         2.12512648 	    1.3477%
Total Power:               157.68518636
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.08        3.02      0.5807       83.68       53.07
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    4.82e-07
Physical-Only                          0           0      0.7489      0.7489      0.4749
Combinational                      22.82       31.95      0.7665       55.54       35.22
Clock (Combinational)              4.079        13.6     0.02902       17.71       11.23
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                107       48.57       2.125       157.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        107       48.57       2.125       157.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.112       6.924     0.01605       9.053       5.741
clk2                               1.967       6.679     0.01296       8.659       5.491
-----------------------------------------------------------------------------------------
Total                              4.079        13.6     0.02902       17.71       11.23
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core2_inst/psum_mem_instance/CTS_ccl_a_buf_00121 (CKBD16):           0.1619
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.68434e-10 F
*                Total instances in design: 76249
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 36558
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3430.86MB/6124.29MB/3555.59MB)

** Power Reclaim End WNS Slack -1.891  TNS Slack -82.449 
End: Power Optimization (cpu=0:04:08, real=0:02:42, mem=3969.60M, totSessionCpu=2:00:51).
**optDesign ... cpu = 0:19:58, real = 0:09:19, mem = 3100.0M, totSessionCpu=2:00:51 **

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'dualcore' of instances=76249 and nets=41657 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 3917.598M)
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 3957.47 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 3957.47 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32414
[NR-eGR] Read numTotalNets=41519  numIgnoredNets=125
[NR-eGR] There are 38 clock nets ( 38 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41356 
[NR-eGR] Rule id: 1  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.111000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 38 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 6.516000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41318 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.140564e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       381( 0.37%)       103( 0.10%)        16( 0.02%)         1( 0.00%)   ( 0.49%) 
[NR-eGR]      M3  (3)        42( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)       190( 0.20%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              616( 0.09%)       103( 0.01%)        16( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.70 sec, Real: 1.41 sec, Curr Mem: 3968.12 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=3838.11)
Total number of fetched objects 41595
End delay calculation. (MEM=4202.57 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4202.57 CPU=0:00:07.7 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.3 real=0:00:02.0 totSessionCpu=2:01:05 mem=4170.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3132.62MB/5427.00MB/3555.59MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3132.62MB/5427.00MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3132.62MB/5427.00MB/3555.59MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT)
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 10%
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 20%
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 30%
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 40%
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 50%
2023-Mar-22 16:48:34 (2023-Mar-22 23:48:34 GMT): 60%
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT): 70%
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT): 80%
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT): 90%

Finished Levelizing
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT)

Starting Activity Propagation
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT)
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT): 10%
2023-Mar-22 16:48:35 (2023-Mar-22 23:48:35 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:48:36 (2023-Mar-22 23:48:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3134.38MB/5427.00MB/3555.59MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:48:36 (2023-Mar-22 23:48:36 GMT)
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 10%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 20%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 30%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 40%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 50%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 60%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 70%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 80%
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT): 90%

Finished Calculating power
2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=3138.94MB/5507.04MB/3555.59MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3138.94MB/5507.04MB/3555.59MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=3138.94MB/5507.04MB/3555.59MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3138.94MB/5507.04MB/3555.59MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:48:38 (2023-Mar-22 23:48:38 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      106.98650971 	   67.8482%
Total Switching Power:      48.57356458 	   30.8041%
Total Leakage Power:         2.12512648 	    1.3477%
Total Power:               157.68520110
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.08        3.02      0.5807       83.68       53.07
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07    4.82e-07
Physical-Only                          0           0      0.7489      0.7489      0.4749
Combinational                      22.82       31.95      0.7665       55.54       35.22
Clock (Combinational)              4.079        13.6     0.02902       17.71       11.23
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                                107       48.57       2.125       157.7         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9        107       48.57       2.125       157.7         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.112       6.924     0.01605       9.053       5.741
clk2                               1.967       6.679     0.01296       8.659       5.491
-----------------------------------------------------------------------------------------
Total                              4.079        13.6     0.02902       17.71       11.23
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3185.43MB/5507.04MB/3555.59MB)


Output file is ./timingReports/dualcore_postCTS.power.
**optDesign ... cpu = 0:20:20, real = 0:09:30, mem = 3091.8M, totSessionCpu=2:01:12 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:20, real = 0:09:30, mem = 3083.0M, totSessionCpu=2:01:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=3884.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=3884.6M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=3972.0M
** Profile ** Total reports :  cpu=0:00:00.5, mem=3894.0M
** Profile ** DRVs :  cpu=0:00:02.1, mem=3898.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.894  | -1.390  | -0.214  | -1.894  |
|           TNS (ns):| -82.362 | -41.535 | -0.214  | -40.613 |
|    Violating Paths:|   461   |   438   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.335%
       (97.273% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=3898.5M
**optDesign ... cpu = 0:20:23, real = 0:09:34, mem = 3067.5M, totSessionCpu=2:01:16 **
*** Finished optDesign ***
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0
cleaningup cpe interface

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2332      398  The property %s is deprecated. It still ...
WARNING   IMPCCOPT-1361       12  Routing configuration for %s nets in clo...
WARNING   IMPCCOPT-2231        5  CCOpt data structures have been affected...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
*** Message Summary: 424 warning(s), 0 error(s)

#% End ccopt_design (date=03/22 16:48:43, total cpu=0:23:56, real=0:11:19, peak res=3557.8M, current mem=2987.5M)
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2874.1M, totSessionCpu=2:01:16 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 16:48:47 (2023-Mar-22 23:48:47 GMT)
2023-Mar-22 16:48:48 (2023-Mar-22 23:48:48 GMT): 10%
2023-Mar-22 16:48:48 (2023-Mar-22 23:48:48 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:48:48 (2023-Mar-22 23:48:48 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:07, mem = 3189.0M, totSessionCpu=2:01:31 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -ecoRoute false
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4031.3M)
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:01:33 mem=4035.0M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41595
End delay calculation. (MEM=199.223 CPU=0:00:06.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=199.223 CPU=0:00:08.2 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:10.7 real=0:00:02.0 totSessionCpu=0:00:26.5 mem=167.2M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:14.9 real=0:00:04.0 totSessionCpu=0:00:27.9 mem=197.8M ***
** Profile ** Start :  cpu=0:00:00.0, mem=197.8M
** Profile ** Overall slacks :  cpu=0:00:00.5, mem=197.8M
Done building hold timer [45982 node(s), 66914 edge(s), 1 view(s)] (fixHold) cpu=0:00:17.6 real=0:00:06.0 totSessionCpu=0:00:30.6 mem=197.8M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:17.7/0:00:05.6 (3.1), mem = 197.8M

_______________________________________________________________________
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=4077.18)
Total number of fetched objects 41595
End delay calculation. (MEM=4449.18 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4449.18 CPU=0:00:07.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.5 real=0:00:02.0 totSessionCpu=2:02:02 mem=4417.2M)
Done building cte setup timing graph (fixHold) cpu=0:00:28.9 real=0:00:09.0 totSessionCpu=2:02:02 mem=4417.2M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4417.2M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4425.2M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4425.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=4425.2M
** Profile ** DRVs :  cpu=0:00:01.5, mem=4447.7M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.894  | -1.390  | -0.214  | -1.894  |
|           TNS (ns):| -82.362 | -41.535 | -0.214  | -40.613 |
|    Violating Paths:|   461   |   438   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.553  | -0.553  |  0.279  |  0.000  |
|           TNS (ns):| -31.538 | -31.538 |  0.000  |  0.000  |
|    Violating Paths:|   73    |   73    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.335%
       (97.273% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:50, real = 0:00:21, mem = 3319.5M, totSessionCpu=2:02:06 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:02:06.4/0:39:30.6 (3.1), mem = 4073.7M
(I,S,L,T): WC_VIEW: 104.355, 34.9699, 2.04318, 141.368
*info: Run optDesign holdfix with 8 threads.
Info: 125 nets with fixed/cover wires excluded.
Info: 163 clock nets excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:37.9 real=0:00:16.0 totSessionCpu=2:02:11 mem=4405.0M density=97.273% ***
** Profile ** Start :  cpu=0:00:00.0, mem=4405.0M
** Profile ** Other data :  cpu=0:00:00.0, mem=4405.0M
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=4435.5M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5532
      TNS :     -31.5384
      #VP :           73
  Density :      97.273%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:39.8 real=0:00:18.0 totSessionCpu=2:02:13 mem=4435.5M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5532
      TNS :     -31.5384
      #VP :           73
  Density :      97.273%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:40.0 real=0:00:18.0 totSessionCpu=2:02:13 mem=4435.5M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=4435.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=4435.5M
** Profile ** Overall slacks :  cpu=0:00:00.7, mem=4435.5M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13466 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:41.5 real=0:00:18.0 totSessionCpu=2:02:14 mem=4408.5M density=97.273% ***


*** Finish Post CTS Hold Fixing (cpu=0:00:41.5 real=0:00:18.0 totSessionCpu=2:02:14 mem=4408.5M density=97.273%) ***
(I,S,L,T): WC_VIEW: 104.355, 34.9699, 2.04318, 141.368
*** HoldOpt [finish] : cpu/real = 0:00:08.4/0:00:06.8 (1.2), totSession cpu/real = 2:02:14.7/0:39:37.4 (3.1), mem = 4197.5M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch


Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 4134.54 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 4174.42 MB )
[NR-eGR] Read 32480 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 4174.42 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 32480
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 125  Num Prerouted Wires = 32414
[NR-eGR] Read numTotalNets=41519  numIgnoredNets=125
[NR-eGR] There are 38 clock nets ( 38 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 41356 
[NR-eGR] Rule id: 1  Nets: 38 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 38 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.111000e+03um
[NR-eGR] 
[NR-eGR] Layer group 2: route 38 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.09% V. EstWL: 6.516000e+03um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41318 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.01% V. EstWL: 7.140564e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-6)             (7-8)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)       381( 0.37%)       103( 0.10%)        16( 0.02%)         1( 0.00%)   ( 0.49%) 
[NR-eGR]      M3  (3)        42( 0.04%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.04%) 
[NR-eGR]      M4  (4)       190( 0.20%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.20%) 
[NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         3( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              616( 0.09%)       103( 0.01%)        16( 0.00%)         1( 0.00%)   ( 0.10%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.66 sec, Real: 1.34 sec, Curr Mem: 4185.07 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:01, real = 0:00:30, mem = 3388.1M, totSessionCpu=2:02:17 **
** Profile ** Start :  cpu=0:00:00.0, mem=4127.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4127.1M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.1M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41595
End delay calculation. (MEM=168.59 CPU=0:00:06.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=168.59 CPU=0:00:08.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.8 real=0:00:02.0 totSessionCpu=0:00:41.6 mem=136.6M)
** Profile ** Overall slacks :  cpu=0:00:10.3, mem=144.6M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:13.4/0:00:03.5 (3.8), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:13.1, mem=4206.5M
** Profile ** Total reports :  cpu=0:00:00.5, mem=4130.5M
** Profile ** DRVs :  cpu=0:00:02.2, mem=4127.0M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.894  | -1.390  | -0.214  | -1.894  |
|           TNS (ns):| -82.362 | -41.535 | -0.214  | -40.613 |
|    Violating Paths:|   461   |   438   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.553  | -0.553  |  0.279  |  0.000  |
|           TNS (ns):| -31.538 | -31.538 |  0.000  |  0.000  |
|    Violating Paths:|   73    |   73    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.335%
       (97.273% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.1, mem=4127.0M
**optDesign ... cpu = 0:01:17, real = 0:00:37, mem = 3370.6M, totSessionCpu=2:02:33 **
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
#% Begin save design ... (date=03/22 16:49:21, mem=3295.6M)
% Begin Save ccopt configuration ... (date=03/22 16:49:21, mem=3295.6M)
% End Save ccopt configuration ... (date=03/22 16:49:21, total cpu=0:00:00.3, real=0:00:00.0, peak res=3295.8M, current mem=3295.8M)
% Begin Save netlist data ... (date=03/22 16:49:21, mem=3295.8M)
Writing Binary DB to cts.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 16:49:21, total cpu=0:00:00.3, real=0:00:00.0, peak res=3296.9M, current mem=3296.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file cts.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 16:49:21, mem=3297.8M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 16:49:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=3297.8M, current mem=3297.8M)
Saving scheduling_file.cts.8083 in cts.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 16:49:22, mem=3297.8M)
% End Save clock tree data ... (date=03/22 16:49:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=3297.8M, current mem=3297.8M)
Saving preference file cts.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving property file in separate thread ...
Saving PG file cts.enc.dat.tmp/dualcore.pg.gz
Saving property file cts.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=4140.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=4132.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:01.0 mem=4116.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file cts.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map cts.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 16:49:24, mem=3298.2M)
% End Save power constraints data ... (date=03/22 16:49:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=3298.2M, current mem=3298.2M)
Cmin Cmax
Generated self-contained design cts.enc.dat.tmp
#% End save design ... (date=03/22 16:49:26, total cpu=0:00:04.9, real=0:00:05.0, peak res=3298.5M, current mem=3298.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#% Begin routeDesign (date=03/22 16:49:26, mem=3298.5M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3298.46 (MB), peak = 3628.30 (MB)
#Cmax has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=4075.9M, init mem=4079.5M)
*info: Placed = 76249          (Fixed = 121)
*info: Unplaced = 0           
Placement Density:97.27%(309422/318096)
Placement Density (including fixed std cells):97.27%(309422/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=4075.9M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (125) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4075.9M) ***
#Start route 163 clock and analog nets...
% Begin globalDetailRoute (date=03/22 16:49:27, mem=3289.5M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 16:49:27 2023
#
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=41494
#need_extraction net=41494 (total=41657)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 16:49:29 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41652 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:08, elapsed time = 00:00:03, memory = 3342.78 (MB), peak = 3628.30 (MB)
#Merging special wires: starts on Wed Mar 22 16:49:32 2023 with memory = 3344.00 (MB), peak = 3628.30 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.3 GB, peak:3.5 GB --1.22 [8]--
#
#Finished routing data preparation on Wed Mar 22 16:49:32 2023
#
#Cpu time = 00:00:09
#Elapsed time = 00:00:03
#Increased memory = 19.08 (MB)
#Total memory = 3344.95 (MB)
#Peak memory = 3628.30 (MB)
#
#
#Start global routing on Wed Mar 22 16:49:32 2023
#
#
#Start global routing initialization on Wed Mar 22 16:49:32 2023
#
#Number of eco nets is 110
#
#Start global routing data preparation on Wed Mar 22 16:49:32 2023
#
#Start routing resource analysis on Wed Mar 22 16:49:32 2023
#
#Routing resource analysis is done on Wed Mar 22 16:49:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.55%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.08%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.96%
#
#  163 nets (0.39%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 16:49:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3353.23 (MB), peak = 3628.30 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 16:49:32 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3354.73 (MB), peak = 3628.30 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:03, elapsed time = 00:00:02, memory = 3432.52 (MB), peak = 3628.30 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3432.67 (MB), peak = 3628.30 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3432.93 (MB), peak = 3628.30 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3439.88 (MB), peak = 3628.30 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
#Total number of nets with skipped attribute = 41356 (skipped).
#Total number of routable nets = 163.
#Total number of nets in the design = 41657.
#
#148 routable nets have only global wires.
#15 routable nets have only detail routed wires.
#41356 skipped nets have only detail routed wires.
#148 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#15 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                148               0  
#------------------------------------------------
#        Total                148               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                163           38                38           41318  
#-------------------------------------------------------------------------------
#        Total                163           38                38           41318  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  M3            0(0.00%)   (0.00%)
#  M4           20(0.05%)   (0.05%)
#  M5            0(0.00%)   (0.00%)
#  M6            0(0.00%)   (0.00%)
#  M7            0(0.00%)   (0.00%)
#  M8            0(0.00%)   (0.00%)
#  --------------------------------
#     Total     20(0.01%)   (0.01%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.01% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 48660 um.
#Total half perimeter of net bounding box = 14875 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 270 um.
#Total wire length on LAYER M3 = 29094 um.
#Total wire length on LAYER M4 = 16997 um.
#Total wire length on LAYER M5 = 1761 um.
#Total wire length on LAYER M6 = 538 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26716
#Total number of multi-cut vias = 115 (  0.4%)
#Total number of single cut vias = 26601 ( 99.6%)
#Up-Via Summary (total 26716):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9936 ( 98.9%)       115 (  1.1%)      10051
# M2              8804 (100.0%)         0 (  0.0%)       8804
# M3              7348 (100.0%)         0 (  0.0%)       7348
# M4               396 (100.0%)         0 (  0.0%)        396
# M5               117 (100.0%)         0 (  0.0%)        117
#-----------------------------------------------------------
#                26601 ( 99.6%)       115 (  0.4%)      26716 
#
#Total number of involved priority nets 148
#Maximum src to sink distance for priority net 226.6
#Average of max src_to_sink distance for priority net 63.0
#Average of ave src_to_sink distance for priority net 37.5
#Max overcon = 1 tracks.
#Total overcon = 0.01%.
#Worst layer Gcell overcon rate = 0.05%.
#
#Global routing statistics:
#Cpu time = 00:00:07
#Elapsed time = 00:00:05
#Increased memory = 99.41 (MB)
#Total memory = 3444.36 (MB)
#Peak memory = 3628.30 (MB)
#
#Finished global routing on Wed Mar 22 16:49:37 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3370.36 (MB), peak = 3628.30 (MB)
#Start Track Assignment.
#Done with 4103 horizontal wires in 2 hboxes and 583 vertical wires in 2 hboxes.
#Done with 40 horizontal wires in 2 hboxes and 8 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 57871 um.
#Total half perimeter of net bounding box = 14875 um.
#Total wire length on LAYER M1 = 2608 um.
#Total wire length on LAYER M2 = 310 um.
#Total wire length on LAYER M3 = 35059 um.
#Total wire length on LAYER M4 = 17589 um.
#Total wire length on LAYER M5 = 1764 um.
#Total wire length on LAYER M6 = 541 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 26716
#Total number of multi-cut vias = 115 (  0.4%)
#Total number of single cut vias = 26601 ( 99.6%)
#Up-Via Summary (total 26716):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              9936 ( 98.9%)       115 (  1.1%)      10051
# M2              8804 (100.0%)         0 (  0.0%)       8804
# M3              7348 (100.0%)         0 (  0.0%)       7348
# M4               396 (100.0%)         0 (  0.0%)        396
# M5               117 (100.0%)         0 (  0.0%)        117
#-----------------------------------------------------------
#                26601 ( 99.6%)       115 (  0.4%)      26716 
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3394.39 (MB), peak = 3628.30 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:18
#Elapsed time = 00:00:10
#Increased memory = 68.53 (MB)
#Total memory = 3394.39 (MB)
#Peak memory = 3628.30 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.9% of the total area was rechecked for DRC, and 63.8% required routing.
#   number of violations = 0
#76133 out of 76249 instances (99.8%) need to be verified(marked ipoed), dirty area = 107.0%.
#   number of violations = 0
#cpu time = 00:02:06, elapsed time = 00:00:16, memory = 3636.34 (MB), peak = 3662.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 49454 um.
#Total half perimeter of net bounding box = 14875 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 9908 um.
#Total wire length on LAYER M3 = 25220 um.
#Total wire length on LAYER M4 = 13354 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 80 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23942
#Total number of multi-cut vias = 139 (  0.6%)
#Total number of single cut vias = 23803 ( 99.4%)
#Up-Via Summary (total 23942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10359 ( 98.7%)       139 (  1.3%)      10498
# M2              8801 (100.0%)         0 (  0.0%)       8801
# M3              4569 (100.0%)         0 (  0.0%)       4569
# M4                67 (100.0%)         0 (  0.0%)         67
# M5                 7 (100.0%)         0 (  0.0%)          7
#-----------------------------------------------------------
#                23803 ( 99.4%)       139 (  0.6%)      23942 
#
#Total number of DRC violations = 0
#Cpu time = 00:02:07
#Elapsed time = 00:00:18
#Increased memory = -27.84 (MB)
#Total memory = 3366.55 (MB)
#Peak memory = 3662.28 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3368.55 (MB), peak = 3662.28 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 49454 um.
#Total half perimeter of net bounding box = 14875 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 9908 um.
#Total wire length on LAYER M3 = 25220 um.
#Total wire length on LAYER M4 = 13354 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 80 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23942
#Total number of multi-cut vias = 139 (  0.6%)
#Total number of single cut vias = 23803 ( 99.4%)
#Up-Via Summary (total 23942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10359 ( 98.7%)       139 (  1.3%)      10498
# M2              8801 (100.0%)         0 (  0.0%)       8801
# M3              4569 (100.0%)         0 (  0.0%)       4569
# M4                67 (100.0%)         0 (  0.0%)         67
# M5                 7 (100.0%)         0 (  0.0%)          7
#-----------------------------------------------------------
#                23803 ( 99.4%)       139 (  0.6%)      23942 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 49454 um.
#Total half perimeter of net bounding box = 14875 um.
#Total wire length on LAYER M1 = 23 um.
#Total wire length on LAYER M2 = 9908 um.
#Total wire length on LAYER M3 = 25220 um.
#Total wire length on LAYER M4 = 13354 um.
#Total wire length on LAYER M5 = 868 um.
#Total wire length on LAYER M6 = 80 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 23942
#Total number of multi-cut vias = 139 (  0.6%)
#Total number of single cut vias = 23803 ( 99.4%)
#Up-Via Summary (total 23942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             10359 ( 98.7%)       139 (  1.3%)      10498
# M2              8801 (100.0%)         0 (  0.0%)       8801
# M3              4569 (100.0%)         0 (  0.0%)       4569
# M4                67 (100.0%)         0 (  0.0%)         67
# M5                 7 (100.0%)         0 (  0.0%)          7
#-----------------------------------------------------------
#                23803 ( 99.4%)       139 (  0.6%)      23942 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:02:09
#Elapsed time = 00:00:19
#Increased memory = -22.22 (MB)
#Total memory = 3372.17 (MB)
#Peak memory = 3662.28 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:02:31
#Elapsed time = 00:00:31
#Increased memory = 29.11 (MB)
#Total memory = 3318.60 (MB)
#Peak memory = 3662.28 (MB)
#Number of warnings = 1
#Total number of warnings = 7
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 16:49:58 2023
#
% End globalDetailRoute (date=03/22 16:49:58, total cpu=0:02:31, real=0:00:31.0, peak res=3662.3M, current mem=3195.1M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=03/22 16:49:58, mem=3195.1M)

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSwapVia "multiCut"
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Wed Mar 22 16:49:59 2023
#
#Generating timing data, please wait...
#41519 total nets, 163 already routed, 163 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
Total number of fetched objects 41595
End delay calculation. (MEM=4523.79 CPU=0:00:06.4 REAL=0:00:01.0)
#Generating timing data took: cpu time = 00:00:18, elapsed time = 00:00:09, memory = 3260.87 (MB), peak = 3662.28 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
#num needed restored net=0
#need_extraction net=0 (total=41657)
#Start reading timing information from file .timing_file_8083.tif.gz ...
#Read in timing information for 304 ports, 39691 instances from timing file .timing_file_8083.tif.gz.
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 16:50:11 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41652 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3253.02 (MB), peak = 3662.28 (MB)
#Merging special wires: starts on Wed Mar 22 16:50:14 2023 with memory = 3254.16 (MB), peak = 3662.28 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.2 GB, peak:3.6 GB --1.16 [8]--
#
#Finished routing data preparation on Wed Mar 22 16:50:14 2023
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:02
#Increased memory = 14.41 (MB)
#Total memory = 3254.86 (MB)
#Peak memory = 3662.28 (MB)
#
#
#Start global routing on Wed Mar 22 16:50:14 2023
#
#
#Start global routing initialization on Wed Mar 22 16:50:14 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed Mar 22 16:50:14 2023
#
#Start routing resource analysis on Wed Mar 22 16:50:14 2023
#
#Routing resource analysis is done on Wed Mar 22 16:50:14 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.55%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.08%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.96%
#
#  163 nets (0.39%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 16:50:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3263.53 (MB), peak = 3662.28 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 16:50:14 2023
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3264.69 (MB), peak = 3662.28 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:05, elapsed time = 00:00:03, memory = 3338.84 (MB), peak = 3662.28 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3338.85 (MB), peak = 3662.28 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:22, elapsed time = 00:00:16, memory = 3380.02 (MB), peak = 3662.28 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
#Total number of routable nets = 41519.
#Total number of nets in the design = 41657.
#
#41356 routable nets have only global wires.
#163 routable nets have only detail routed wires.
#38 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#163 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------------------
#        Rules   Pref Layer   Expansion Ratio   Unconstrained  
#------------------------------------------------------------
#      Default           38                38           41318  
#------------------------------------------------------------
#        Total           38                38           41318  
#------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                163           38                38           41318  
#-------------------------------------------------------------------------------
#        Total                163           38                38           41318  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)           (7)   OverCon
#  --------------------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          313(0.84%)     71(0.19%)     11(0.03%)      3(0.01%)   (1.06%)
#  M3           30(0.08%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.08%)
#  M4           12(0.03%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.03%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total    355(0.13%)     71(0.03%)     11(0.00%)      3(0.00%)   (0.16%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 7
#  Overflow after GR: 0.01% H + 0.15% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |    layer   |  max hotspot  | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] |    M1(H)   |          0.00 |          0.00 |
[hotspot] |    M2(V)   |          0.44 |          7.56 |
[hotspot] |    M3(H)   |          0.00 |          0.00 |
[hotspot] |    M4(V)   |          0.00 |          0.00 |
[hotspot] |    M5(H)   |          0.00 |          0.00 |
[hotspot] |    M6(V)   |          0.00 |          0.00 |
[hotspot] |    M7(H)   |          0.00 |          0.00 |
[hotspot] |    M8(V)   |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
[hotspot] |   worst    | (M2)     0.44 | (M2)     7.56 |
[hotspot] +------------+---------------+---------------+
[hotspot] | all layers |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 751669 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 278 um.
#Total wire length on LAYER M2 = 182759 um.
#Total wire length on LAYER M3 = 287501 um.
#Total wire length on LAYER M4 = 156093 um.
#Total wire length on LAYER M5 = 71056 um.
#Total wire length on LAYER M6 = 47672 um.
#Total wire length on LAYER M7 = 2601 um.
#Total wire length on LAYER M8 = 3708 um.
#Total number of vias = 257370
#Total number of multi-cut vias = 139 (  0.1%)
#Total number of single cut vias = 257231 ( 99.9%)
#Up-Via Summary (total 257370):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132959 ( 99.9%)       139 (  0.1%)     133098
# M2             93917 (100.0%)         0 (  0.0%)      93917
# M3             21039 (100.0%)         0 (  0.0%)      21039
# M4              6539 (100.0%)         0 (  0.0%)       6539
# M5              2176 (100.0%)         0 (  0.0%)       2176
# M6               327 (100.0%)         0 (  0.0%)        327
# M7               274 (100.0%)         0 (  0.0%)        274
#-----------------------------------------------------------
#               257231 ( 99.9%)       139 (  0.1%)     257370 
#
#Max overcon = 7 tracks.
#Total overcon = 0.16%.
#Worst layer Gcell overcon rate = 0.08%.
#
#Global routing statistics:
#Cpu time = 00:00:31
#Elapsed time = 00:00:23
#Increased memory = 127.63 (MB)
#Total memory = 3382.50 (MB)
#Peak memory = 3662.28 (MB)
#
#Finished global routing on Wed Mar 22 16:50:37 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3286.54 (MB), peak = 3662.28 (MB)
#Start Track Assignment.
#Done with 60533 horizontal wires in 2 hboxes and 52846 vertical wires in 2 hboxes.
#Done with 13164 horizontal wires in 2 hboxes and 10241 vertical wires in 2 hboxes.
#Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1           258.22 	  0.00%  	  0.00% 	  0.00%
# M2        170818.12 	  0.05%  	  0.00% 	  0.01%
# M3        260596.10 	  0.09%  	  0.00% 	  0.01%
# M4        142104.83 	  0.01%  	  0.00% 	  0.00%
# M5         70182.11 	  0.01%  	  0.00% 	  0.00%
# M6         47567.10 	  0.00%  	  0.00% 	  0.00%
# M7          2674.80 	  0.00%  	  0.00% 	  0.00%
# M8          3770.11 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All      697971.39  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 789392 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 27726 um.
#Total wire length on LAYER M2 = 179826 um.
#Total wire length on LAYER M3 = 299624 um.
#Total wire length on LAYER M4 = 156286 um.
#Total wire length on LAYER M5 = 71774 um.
#Total wire length on LAYER M6 = 47798 um.
#Total wire length on LAYER M7 = 2630 um.
#Total wire length on LAYER M8 = 3728 um.
#Total number of vias = 257370
#Total number of multi-cut vias = 139 (  0.1%)
#Total number of single cut vias = 257231 ( 99.9%)
#Up-Via Summary (total 257370):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            132959 ( 99.9%)       139 (  0.1%)     133098
# M2             93917 (100.0%)         0 (  0.0%)      93917
# M3             21039 (100.0%)         0 (  0.0%)      21039
# M4              6539 (100.0%)         0 (  0.0%)       6539
# M5              2176 (100.0%)         0 (  0.0%)       2176
# M6               327 (100.0%)         0 (  0.0%)        327
# M7               274 (100.0%)         0 (  0.0%)        274
#-----------------------------------------------------------
#               257231 ( 99.9%)       139 (  0.1%)     257370 
#
#cpu time = 00:00:14, elapsed time = 00:00:13, memory = 3347.78 (MB), peak = 3662.28 (MB)
#
#number of short segments in preferred routing layers
#	M7        M8        Total 
#	128       107       235       
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:49
#Elapsed time = 00:00:39
#Increased memory = 108.29 (MB)
#Total memory = 3348.74 (MB)
#Peak memory = 3662.28 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 588
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            0        0        0       67        0       67
#	M2           39       22      443        0       16      520
#	M3            0        0        1        0        0        1
#	Totals       39       22      444       67       16      588
#cpu time = 00:05:28, elapsed time = 00:00:42, memory = 3786.47 (MB), peak = 3790.64 (MB)
#start 1st optimization iteration ...
#   number of violations = 509
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp     Loop   CutSpc      Mar   Totals
#	M1            1        5        0        0        0        1        0        7
#	M2           96       42      301       28        2        1       32      502
#	Totals       97       47      301       28        2        2       32      509
#cpu time = 00:00:21, elapsed time = 00:00:03, memory = 3786.50 (MB), peak = 3792.13 (MB)
#start 2nd optimization iteration ...
#   number of violations = 523
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp      Mar   Totals
#	M1            0        4        0        0        0        4
#	M2          117       16      290       58       38      519
#	Totals      117       20      290       58       38      523
#cpu time = 00:00:23, elapsed time = 00:00:03, memory = 3788.65 (MB), peak = 3792.28 (MB)
#start 3rd optimization iteration ...
#   number of violations = 4
#
#    By Layer and Type :
#	         MetSpc    Short   CShort      Mar   Totals
#	M1            0        0        0        0        0
#	M2            1        1        1        1        4
#	Totals        1        1        1        1        4
#cpu time = 00:00:27, elapsed time = 00:00:04, memory = 3786.96 (MB), peak = 3792.28 (MB)
#start 4th optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3786.96 (MB), peak = 3792.28 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 800513 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 205614 um.
#Total wire length on LAYER M3 = 290700 um.
#Total wire length on LAYER M4 = 176929 um.
#Total wire length on LAYER M5 = 70543 um.
#Total wire length on LAYER M6 = 49529 um.
#Total wire length on LAYER M7 = 2126 um.
#Total wire length on LAYER M8 = 3410 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 847 (  0.3%)
#Total number of single cut vias = 288095 ( 99.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136875 ( 99.5%)       712 (  0.5%)     137587
# M2            113525 (100.0%)         0 (  0.0%)     113525
# M3             28335 (100.0%)         0 (  0.0%)      28335
# M4              7009 (100.0%)         0 (  0.0%)       7009
# M5              2061 ( 93.9%)       135 (  6.1%)       2196
# M6               157 (100.0%)         0 (  0.0%)        157
# M7               133 (100.0%)         0 (  0.0%)        133
#-----------------------------------------------------------
#               288095 ( 99.7%)       847 (  0.3%)     288942 
#
#Total number of DRC violations = 0
#Cpu time = 00:06:44
#Elapsed time = 00:00:53
#Increased memory = -33.04 (MB)
#Total memory = 3315.89 (MB)
#Peak memory = 3792.28 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3319.23 (MB), peak = 3792.28 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 800513 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 205614 um.
#Total wire length on LAYER M3 = 290700 um.
#Total wire length on LAYER M4 = 176929 um.
#Total wire length on LAYER M5 = 70543 um.
#Total wire length on LAYER M6 = 49529 um.
#Total wire length on LAYER M7 = 2126 um.
#Total wire length on LAYER M8 = 3410 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 847 (  0.3%)
#Total number of single cut vias = 288095 ( 99.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136875 ( 99.5%)       712 (  0.5%)     137587
# M2            113525 (100.0%)         0 (  0.0%)     113525
# M3             28335 (100.0%)         0 (  0.0%)      28335
# M4              7009 (100.0%)         0 (  0.0%)       7009
# M5              2061 ( 93.9%)       135 (  6.1%)       2196
# M6               157 (100.0%)         0 (  0.0%)        157
# M7               133 (100.0%)         0 (  0.0%)        133
#-----------------------------------------------------------
#               288095 ( 99.7%)       847 (  0.3%)     288942 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 800513 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 205614 um.
#Total wire length on LAYER M3 = 290700 um.
#Total wire length on LAYER M4 = 176929 um.
#Total wire length on LAYER M5 = 70543 um.
#Total wire length on LAYER M6 = 49529 um.
#Total wire length on LAYER M7 = 2126 um.
#Total wire length on LAYER M8 = 3410 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 847 (  0.3%)
#Total number of single cut vias = 288095 ( 99.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1            136875 ( 99.5%)       712 (  0.5%)     137587
# M2            113525 (100.0%)         0 (  0.0%)     113525
# M3             28335 (100.0%)         0 (  0.0%)      28335
# M4              7009 (100.0%)         0 (  0.0%)       7009
# M5              2061 ( 93.9%)       135 (  6.1%)       2196
# M6               157 (100.0%)         0 (  0.0%)        157
# M7               133 (100.0%)         0 (  0.0%)        133
#-----------------------------------------------------------
#               288095 ( 99.7%)       847 (  0.3%)     288942 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#71.81% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:06, memory = 3419.32 (MB), peak = 3792.28 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 800513 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 205614 um.
#Total wire length on LAYER M3 = 290700 um.
#Total wire length on LAYER M4 = 176929 um.
#Total wire length on LAYER M5 = 70543 um.
#Total wire length on LAYER M6 = 49529 um.
#Total wire length on LAYER M7 = 2126 um.
#Total wire length on LAYER M8 = 3410 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 191618 ( 66.3%)
#Total number of single cut vias = 97324 ( 33.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95146 ( 69.2%)     42441 ( 30.8%)     137587
# M2              2025 (  1.8%)    111500 ( 98.2%)     113525
# M3               141 (  0.5%)     28194 ( 99.5%)      28335
# M4                 7 (  0.1%)      7002 ( 99.9%)       7009
# M5                 1 (  0.0%)      2195 (100.0%)       2196
# M6                 3 (  1.9%)       154 ( 98.1%)        157
# M7                 1 (  0.8%)       132 ( 99.2%)        133
#-----------------------------------------------------------
#                97324 ( 33.7%)    191618 ( 66.3%)     288942 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:29, elapsed time = 00:00:04, memory = 3609.58 (MB), peak = 3792.28 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 16:51:59 2023
#
#
#Start Post Route Wire Spread.
#Done with 8942 horizontal wires in 3 hboxes and 7513 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 806781 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 206533 um.
#Total wire length on LAYER M3 = 293344 um.
#Total wire length on LAYER M4 = 178755 um.
#Total wire length on LAYER M5 = 71172 um.
#Total wire length on LAYER M6 = 49764 um.
#Total wire length on LAYER M7 = 2136 um.
#Total wire length on LAYER M8 = 3414 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 191618 ( 66.3%)
#Total number of single cut vias = 97324 ( 33.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95146 ( 69.2%)     42441 ( 30.8%)     137587
# M2              2025 (  1.8%)    111500 ( 98.2%)     113525
# M3               141 (  0.5%)     28194 ( 99.5%)      28335
# M4                 7 (  0.1%)      7002 ( 99.9%)       7009
# M5                 1 (  0.0%)      2195 (100.0%)       2196
# M6                 3 (  1.9%)       154 ( 98.1%)        157
# M7                 1 (  0.8%)       132 ( 99.2%)        133
#-----------------------------------------------------------
#                97324 ( 33.7%)    191618 ( 66.3%)     288942 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:31, elapsed time = 00:00:04, memory = 3666.15 (MB), peak = 3792.28 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 0
#cpu time = 00:00:42, elapsed time = 00:00:11, memory = 3347.06 (MB), peak = 3792.28 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 163
#Total wire length = 806781 um.
#Total half perimeter of net bounding box = 694850 um.
#Total wire length on LAYER M1 = 1662 um.
#Total wire length on LAYER M2 = 206533 um.
#Total wire length on LAYER M3 = 293344 um.
#Total wire length on LAYER M4 = 178755 um.
#Total wire length on LAYER M5 = 71172 um.
#Total wire length on LAYER M6 = 49764 um.
#Total wire length on LAYER M7 = 2136 um.
#Total wire length on LAYER M8 = 3414 um.
#Total number of vias = 288942
#Total number of multi-cut vias = 191618 ( 66.3%)
#Total number of single cut vias = 97324 ( 33.7%)
#Up-Via Summary (total 288942):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95146 ( 69.2%)     42441 ( 30.8%)     137587
# M2              2025 (  1.8%)    111500 ( 98.2%)     113525
# M3               141 (  0.5%)     28194 ( 99.5%)      28335
# M4                 7 (  0.1%)      7002 ( 99.9%)       7009
# M5                 1 (  0.0%)      2195 (100.0%)       2196
# M6                 3 (  1.9%)       154 ( 98.1%)        157
# M7                 1 (  0.8%)       132 ( 99.2%)        133
#-----------------------------------------------------------
#                97324 ( 33.7%)    191618 ( 66.3%)     288942 
#
#detailRoute Statistics:
#Cpu time = 00:08:48
#Elapsed time = 00:01:19
#Increased memory = -6.20 (MB)
#Total memory = 3342.73 (MB)
#Peak memory = 3792.28 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:03
#Elapsed time = 00:02:12
#Increased memory = 55.50 (MB)
#Total memory = 3250.63 (MB)
#Peak memory = 3792.28 (MB)
#Number of warnings = 1
#Total number of warnings = 9
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 16:52:10 2023
#
% End globalDetailRoute (date=03/22 16:52:11, total cpu=0:10:03, real=0:02:12, peak res=3792.3M, current mem=3214.0M)
#Default setup view is reset to WC_VIEW.
#Default setup view is reset to WC_VIEW.
#routeDesign: cpu time = 00:12:35, elapsed time = 00:02:45, memory = 3170.77 (MB), peak = 3792.28 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
*** Message Summary: 1 warning(s), 0 error(s)

#% End routeDesign (date=03/22 16:52:11, total cpu=0:12:35, real=0:02:45, peak res=3792.3M, current mem=3170.8M)
<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76249 and nets=41657 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4097.5M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 4158.4M)
Extracted 20.0004% (CPU Time= 0:00:02.0  MEM= 4158.4M)
Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 4158.4M)
Extracted 40.0004% (CPU Time= 0:00:02.6  MEM= 4158.4M)
Extracted 50.0004% (CPU Time= 0:00:03.1  MEM= 4162.4M)
Extracted 60.0003% (CPU Time= 0:00:03.7  MEM= 4162.4M)
Extracted 70.0003% (CPU Time= 0:00:05.4  MEM= 4162.4M)
Extracted 80.0003% (CPU Time= 0:00:06.0  MEM= 4162.4M)
Extracted 90.0003% (CPU Time= 0:00:06.5  MEM= 4162.4M)
Extracted 100% (CPU Time= 0:00:07.9  MEM= 4162.4M)
Number of Extracted Resistors     : 735852
Number of Extracted Ground Cap.   : 727901
Number of Extracted Coupling Cap. : 1233604
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 4138.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.3  Real Time: 0:00:11.0  MEM: 4138.344M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3172.6M, totSessionCpu=2:15:25 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
AAE DB initialization (MEM=4143.64 CPU=0:00:00.3 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4191.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4223.5M)
Starting SI iteration 2
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT)
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 10%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 20%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 30%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 40%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 50%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 60%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 70%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 80%
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT): 90%

Finished Levelizing
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT)

Starting Activity Propagation
2023-Mar-22 16:52:30 (2023-Mar-22 23:52:30 GMT)
2023-Mar-22 16:52:31 (2023-Mar-22 23:52:31 GMT): 10%
2023-Mar-22 16:52:31 (2023-Mar-22 23:52:31 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:52:32 (2023-Mar-22 23:52:32 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:21, real = 0:00:12, mem = 3492.0M, totSessionCpu=2:15:46 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=4431.4M, init mem=4431.4M)
*info: Placed = 76249          (Fixed = 121)
*info: Unplaced = 0           
Placement Density:97.27%(309422/318096)
Placement Density (including fixed std cells):97.27%(309422/318096)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=4427.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39691

Instance distribution across the VT partitions:

 LVT : inst = 11340 (28.6%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11340 (28.6%)

 HVT : inst = 28351 (71.4%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28351 (71.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76249 and nets=41657 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4422.4M)
Extracted 10.0005% (CPU Time= 0:00:01.8  MEM= 4491.3M)
Extracted 20.0004% (CPU Time= 0:00:02.1  MEM= 4491.3M)
Extracted 30.0004% (CPU Time= 0:00:02.4  MEM= 4491.3M)
Extracted 40.0004% (CPU Time= 0:00:02.7  MEM= 4491.3M)
Extracted 50.0004% (CPU Time= 0:00:03.2  MEM= 4495.3M)
Extracted 60.0003% (CPU Time= 0:00:03.8  MEM= 4495.3M)
Extracted 70.0003% (CPU Time= 0:00:05.4  MEM= 4495.3M)
Extracted 80.0003% (CPU Time= 0:00:05.9  MEM= 4495.3M)
Extracted 90.0003% (CPU Time= 0:00:06.4  MEM= 4495.3M)
Extracted 100% (CPU Time= 0:00:07.7  MEM= 4495.3M)
Number of Extracted Resistors     : 735852
Number of Extracted Ground Cap.   : 727901
Number of Extracted Coupling Cap. : 1233604
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4463.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.0  Real Time: 0:00:10.0  MEM: 4463.277M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41595. 
Total number of fetched objects 41595
End delay calculation. (MEM=308.277 CPU=0:00:07.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=225.199 CPU=0:00:08.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.8 real=0:00:03.0 totSessionCpu=0:00:55.7 mem=193.2M)
Done building cte hold timing graph (HoldAware) cpu=0:00:14.7 real=0:00:04.0 totSessionCpu=0:00:55.7 mem=193.2M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.1/0:00:05.0 (3.2), mem = 223.7M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4536.09)
Total number of fetched objects 41595
AAE_INFO-618: Total number of nets in the design is 41657,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=4993.25 CPU=0:00:12.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=4910.17 CPU=0:00:13.7 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4878.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 4910.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4534.29)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41595. 
Total number of fetched objects 41595
AAE_INFO-618: Total number of nets in the design is 41657,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4807.54 CPU=0:00:04.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4807.54 CPU=0:00:04.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.7 real=0:00:07.0 totSessionCpu=2:16:42 mem=4807.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=4807.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=4807.5M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4815.5M
** Profile ** DRVs :  cpu=0:00:01.0, mem=4838.1M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.754  | -1.452  | -0.184  | -1.754  |
|           TNS (ns):| -74.472 | -36.718 | -0.184  | -37.570 |
|    Violating Paths:|   429   |   406   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.335%
       (97.273% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:20, real = 0:00:39, mem = 3752.6M, totSessionCpu=2:16:44 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       163 (unrouted=0, trialRouted=0, noStatus=0, routed=163, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41494 (unrouted=138, trialRouted=0, noStatus=0, routed=41356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=138, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 161 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.6)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=152, i=8, icg=0, nicg=0, l=1, total=161
    cell areas       : b=1272.240um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1337.760um^2
    cell capacitance : b=0.696pF, i=0.134pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.830pF
    sink capacitance : count=10270, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.712pF, total=7.346pF
    wire lengths     : top=0.000um, trunk=4857.250um, leaf=44735.200um, total=49592.450um
    hp wire lengths  : top=0.000um, trunk=3253.800um, leaf=10527.400um, total=13781.200um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=57 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {41 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.101ns {0 <= 0.063ns, 2 <= 0.084ns, 86 <= 0.094ns, 15 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 CKBD3: 4 CKBD2: 4 BUFFD1: 4 CKBD1: 1 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.329, max=1.841, avg=0.370, sd=0.164], skew [1.511 vs 0.057*], 93.9% {0.329, 0.386} (wid=0.035 ws=0.030) (gid=1.814 gs=1.498)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 163, tested: 163, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=152, i=8, icg=0, nicg=0, l=1, total=161
    cell areas       : b=1272.240um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1337.760um^2
    cell capacitance : b=0.696pF, i=0.134pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.830pF
    sink capacitance : count=10270, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.712pF, total=7.346pF
    wire lengths     : top=0.000um, trunk=4857.250um, leaf=44735.200um, total=49592.450um
    hp wire lengths  : top=0.000um, trunk=3253.800um, leaf=10527.400um, total=13781.200um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=57 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {41 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.101ns {0 <= 0.063ns, 2 <= 0.084ns, 86 <= 0.094ns, 15 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 CKBD3: 4 CKBD2: 4 BUFFD1: 4 CKBD1: 1 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.329, max=1.841, avg=0.370, sd=0.164], skew [1.511 vs 0.057*], 93.9% {0.329, 0.386} (wid=0.035 ws=0.030) (gid=1.814 gs=1.498)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.6 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=152, i=8, icg=0, nicg=0, l=1, total=161
    cell areas       : b=1272.240um^2, i=63.360um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1337.760um^2
    cell capacitance : b=0.696pF, i=0.134pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.830pF
    sink capacitance : count=10270, total=8.970pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.634pF, leaf=6.712pF, total=7.346pF
    wire lengths     : top=0.000um, trunk=4857.250um, leaf=44735.200um, total=49592.450um
    hp wire lengths  : top=0.000um, trunk=3253.800um, leaf=10527.400um, total=13781.200um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=57 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {41 <= 0.063ns, 15 <= 0.084ns, 1 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=106 avg=0.092ns sd=0.004ns min=0.071ns max=0.101ns {0 <= 0.063ns, 2 <= 0.084ns, 86 <= 0.094ns, 15 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 CKBD3: 4 CKBD2: 4 BUFFD1: 4 CKBD1: 1 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.329, max=1.841, avg=0.370, sd=0.164], skew [1.511 vs 0.057*], 93.9% {0.329, 0.386} (wid=0.035 ws=0.030) (gid=1.814 gs=1.498)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       163 (unrouted=0, trialRouted=0, noStatus=0, routed=163, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41494 (unrouted=138, trialRouted=0, noStatus=0, routed=41356, fixed=0, [crossesIlmBoundary=0, tooFewTerms=138, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.8 real=0:00:04.6)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 4550.48M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 163 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:16:56.9/0:43:33.9 (3.1), mem = 4550.5M
(I,S,L,T): WC_VIEW: 104.191, 32.8525, 2.04318, 139.087
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.75|   -74.47|       0|       0|       0|  97.27|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.75|   -74.47|       0|       0|       0|  97.27| 0:00:00.0|  4888.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 163 constrained nets 
Layer 7 has 38 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:01.9 real=0:00:01.0 mem=4888.7M) ***

(I,S,L,T): WC_VIEW: 104.191, 32.8525, 2.04318, 139.087
*** DrvOpt [finish] : cpu/real = 0:00:09.6/0:00:08.3 (1.2), totSession cpu/real = 2:17:06.5/0:43:42.2 (3.1), mem = 4679.3M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:42, real = 0:00:54, mem = 3916.4M, totSessionCpu=2:17:07 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 4617.28M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=4617.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4617.3M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4696.7M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4695.2M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.15min mem=4617.3M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.754  | -1.452  | -0.184  | -1.754  |
|           TNS (ns):| -74.473 | -36.727 | -0.184  | -37.562 |
|    Violating Paths:|   429   |   406   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.335%
       (97.273% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4695.2M
**optDesign ... cpu = 0:01:44, real = 0:00:55, mem = 3904.5M, totSessionCpu=2:17:09 **
*** Timing NOT met, worst failing slack is -1.754
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 163 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:17:10.1/0:43:44.2 (3.1), mem = 4604.7M
(I,S,L,T): WC_VIEW: 104.191, 32.8525, 2.04318, 139.087
*info: 163 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.754 TNS Slack -74.474 Density 97.27
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.754|-37.562|
|reg2cgate |-0.184| -0.184|
|reg2reg   |-1.452|-36.728|
|HEPG      |-1.452|-36.912|
|All Paths |-1.754|-74.474|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.452|   -1.754| -36.912|  -74.474|    97.27%|   0:00:00.0| 4815.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.358|   -1.754| -36.373|  -73.934|    97.28%|   0:00:03.0| 5177.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.350|   -1.754| -36.317|  -73.879|    97.28%|   0:00:00.0| 5177.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.350|   -1.754| -36.300|  -73.862|    97.28%|   0:00:01.0| 5178.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.341|   -1.754| -36.234|  -73.795|    97.28%|   0:00:00.0| 5178.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.333|   -1.754| -36.188|  -73.750|    97.28%|   0:00:00.0| 5178.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.333|   -1.754| -35.933|  -73.494|    97.28%|   0:00:01.0| 5178.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.331|   -1.754| -35.923|  -73.485|    97.28%|   0:00:00.0| 5182.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.754| -35.872|  -73.434|    97.29%|   0:00:01.0| 5193.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.318|   -1.754| -35.859|  -73.420|    97.29%|   0:00:00.0| 5193.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.318|   -1.754| -35.855|  -73.416|    97.29%|   0:00:00.0| 5194.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.318|   -1.754| -35.849|  -73.410|    97.29%|   0:00:00.0| 5194.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.319|   -1.754| -35.833|  -73.395|    97.31%|   0:00:01.0| 5206.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.318|   -1.754| -35.828|  -73.389|    97.32%|   0:00:01.0| 5208.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.226|   -1.758| -35.351|  -73.007|    97.31%|   0:00:04.0| 5280.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.225|   -1.758| -35.347|  -73.003|    97.31%|   0:00:00.0| 5280.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 6 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.151|   -1.760| -34.697|  -72.379|    97.32%|   0:00:05.0| 5298.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.140|   -1.760| -34.279|  -71.962|    97.32%|   0:00:00.0| 5298.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.141|   -1.760| -34.279|  -71.962|    97.32%|   0:00:01.0| 5298.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.1 real=0:00:18.0 mem=5298.2M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.760|   -1.760| -37.683|  -71.962|    97.32%|   0:00:00.0| 5298.2M|   WC_VIEW|  default| psum_norm_2[5]                                     |
|  -1.735|   -1.735| -36.310|  -70.589|    97.32%|   0:00:01.0| 5355.5M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.729|   -1.729| -36.240|  -70.519|    97.32%|   0:00:00.0| 5355.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.716|   -1.716| -36.161|  -70.440|    97.32%|   0:00:00.0| 5355.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.707|   -1.707| -36.667|  -70.946|    97.32%|   0:00:01.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.701|   -1.701| -36.503|  -70.783|    97.32%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.701|   -1.701| -36.434|  -70.713|    97.32%|   0:00:01.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.690|   -1.690| -36.454|  -70.733|    97.32%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.690|   -1.690| -36.396|  -70.676|    97.33%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.690|   -1.690| -36.390|  -70.669|    97.33%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.690|   -1.690| -36.274|  -70.553|    97.33%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.690|   -1.690| -36.220|  -70.499|    97.33%|   0:00:01.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.690|   -1.690| -36.220|  -70.499|    97.33%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:04.0 mem=5374.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.0 real=0:00:22.0 mem=5374.5M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.690|-36.220|
|reg2cgate |-0.184| -0.184|
|reg2reg   |-1.141|-34.095|
|HEPG      |-1.141|-34.279|
|All Paths |-1.690|-70.499|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.690 TNS Slack -70.499 Density 97.33
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 160 Nets
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.141|   -1.690| -34.294|  -70.530|    97.33%|   0:00:01.0| 5374.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.139|   -1.690| -34.273|  -70.509|    97.34%|   0:00:02.0| 5374.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:03.0 mem=5374.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.690|   -1.690| -36.236|  -70.509|    97.34%|   0:00:01.0| 5374.5M|   WC_VIEW|  default| psum_norm_1[7]                                     |
|  -1.674|   -1.674| -35.888|  -70.160|    97.34%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.674|   -1.674| -35.879|  -70.151|    97.34%|   0:00:01.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.674|   -1.674| -35.832|  -70.105|    97.34%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.675|   -1.675| -35.832|  -70.105|    97.34%|   0:00:00.0| 5374.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:02.0 mem=5374.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:11.8 real=0:00:05.0 mem=5374.5M) ***
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.675|-35.832|
|reg2cgate |-0.184| -0.184|
|reg2reg   |-1.139|-34.089|
|HEPG      |-1.139|-34.273|
|All Paths |-1.675|-70.105|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 175 constrained nets 
Layer 7 has 43 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:01:04 real=0:00:28.0 mem=5374.5M) ***
(I,S,L,T): WC_VIEW: 104.297, 32.941, 2.04661, 139.285
*** SetupOpt [finish] : cpu/real = 0:01:16.9/0:00:39.8 (1.9), totSession cpu/real = 2:18:27.0/0:44:24.0 (3.1), mem = 5165.1M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:18:27 mem=5165.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5165.1MB
Summary Report:
Instances move: 0 (out of 39661 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5165.1MB
*** Finished refinePlace (2:18:31 mem=5165.1M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 175 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:18:31.2/0:44:26.8 (3.1), mem = 4712.1M
(I,S,L,T): WC_VIEW: 104.297, 32.941, 2.04661, 139.285
*info: 175 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.675 TNS Slack -70.105 Density 97.34
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.675|-35.832|
|reg2cgate |-0.184| -0.184|
|reg2reg   |-1.139|-34.089|
|HEPG      |-1.139|-34.273|
|All Paths |-1.675|-70.105|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.139|   -1.675| -34.273|  -70.105|    97.34%|   0:00:01.0| 4923.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.138|   -1.674| -34.181|  -70.013|    97.34%|   0:00:01.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.138|   -1.674| -34.175|  -70.007|    97.34%|   0:00:00.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.138|   -1.674| -34.081|  -69.913|    97.34%|   0:00:00.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.138|   -1.674| -34.051|  -69.883|    97.34%|   0:00:01.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.138|   -1.674| -34.031|  -69.863|    97.34%|   0:00:00.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -34.024|  -69.856|    97.34%|   0:00:00.0| 5253.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.999|  -69.831|    97.35%|   0:00:00.0| 5256.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.980|  -69.812|    97.35%|   0:00:00.0| 5256.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.964|  -69.796|    97.35%|   0:00:00.0| 5256.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.886|  -69.718|    97.35%|   0:00:01.0| 5256.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.870|  -69.702|    97.35%|   0:00:00.0| 5275.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.840|  -69.672|    97.35%|   0:00:00.0| 5275.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.827|  -69.659|    97.35%|   0:00:00.0| 5275.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.822|  -69.654|    97.35%|   0:00:00.0| 5275.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.138|   -1.674| -33.800|  -69.632|    97.35%|   0:00:01.0| 5275.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.138|   -1.674| -31.317|  -67.149|    97.35%|   0:00:03.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.138|   -1.674| -31.289|  -67.121|    97.35%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.243|  -67.075|    97.35%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.138|   -1.674| -31.240|  -67.073|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.138|   -1.674| -31.231|  -67.063|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.138|   -1.674| -31.219|  -67.051|    97.36%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.216|  -67.049|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.185|  -67.018|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.178|  -67.010|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.138|   -1.674| -31.168|  -67.000|    97.36%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.138|   -1.674| -31.155|  -66.987|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.138|   -1.674| -31.130|  -66.962|    97.36%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.138|   -1.674| -31.109|  -66.941|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.138|   -1.674| -31.103|  -66.935|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.138|   -1.674| -31.096|  -66.928|    97.37%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.138|   -1.674| -31.095|  -66.927|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.138|   -1.674| -31.075|  -66.907|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.138|   -1.674| -31.072|  -66.904|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.138|   -1.674| -31.069|  -66.901|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.138|   -1.674| -31.063|  -66.895|    97.37%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.138|   -1.674| -31.049|  -66.881|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__5_/D              |
|  -1.138|   -1.674| -31.045|  -66.877|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.034|  -66.867|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.138|   -1.674| -31.029|  -66.861|    97.37%|   0:00:01.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.138|   -1.674| -31.012|  -66.844|    97.37%|   0:00:00.0| 5313.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 1 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.138|   -1.674| -29.101|  -64.933|    97.38%|   0:00:03.0| 5315.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.138|   -1.674| -29.060|  -64.892|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_6__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.138|   -1.674| -28.878|  -64.711|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|  -1.138|   -1.674| -28.791|  -64.623|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.138|   -1.674| -28.759|  -64.591|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.138|   -1.674| -28.712|  -64.544|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add3_reg_l1_reg_8_/D                           |
|  -1.138|   -1.674| -28.676|  -64.508|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add1_reg_l2_reg_9_/D                           |
|  -1.138|   -1.674| -28.324|  -64.156|    97.38%|   0:00:01.0| 5315.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.138|   -1.674| -27.404|  -63.236|    97.38%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_5__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.138|   -1.674| -26.551|  -62.383|    97.39%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.138|   -1.674| -25.660|  -61.492|    97.39%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_4__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/add0_reg_l1_reg_8_/D                           |
|  -1.138|   -1.674| -24.974|  -60.806|    97.40%|   0:00:01.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.138|   -1.674| -24.950|  -60.782|    97.40%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.138|   -1.674| -24.934|  -60.766|    97.40%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.138|   -1.674| -24.908|  -60.740|    97.40%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_7__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.138|   -1.674| -24.433|  -60.265|    97.40%|   0:00:01.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.138|   -1.674| -24.398|  -60.230|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_6__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product7_reg_reg_5_/D                          |
|  -1.138|   -1.674| -24.353|  -60.185|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| core1_inst/mac_array_instance/col_idx_5__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -1.139|   -1.675| -24.353|  -60.185|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:42.2 real=0:00:21.0 mem=5315.5M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.675|   -1.675| -35.832|  -60.185|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
|  -1.674|   -1.674| -35.783|  -60.136|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  default| psum_norm_2[4]                                     |
|  -1.674|   -1.674| -35.781|  -60.133|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  default| psum_norm_1[6]                                     |
|  -1.675|   -1.675| -35.782|  -60.135|    97.41%|   0:00:01.0| 5315.5M|   WC_VIEW|  default| psum_norm_1[0]                                     |
|  -1.675|   -1.675| -35.746|  -60.099|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  default| psum_norm_1[9]                                     |
|  -1.675|   -1.675| -35.746|  -60.099|    97.41%|   0:00:00.0| 5315.5M|   WC_VIEW|  default| psum_norm_2[2]                                     |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:01.8 real=0:00:01.0 mem=5315.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:44.2 real=0:00:23.0 mem=5315.5M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.675|-35.746|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.139|-24.256|
|HEPG      |-1.139|-24.353|
|All Paths |-1.675|-60.099|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.675 TNS Slack -60.099 Density 97.41
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 138 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.675|-35.746|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.139|-24.331|
|HEPG      |-1.139|-24.427|
|All Paths |-1.675|-60.173|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:45.6 real=0:00:23.0 mem=5315.5M) ***
(I,S,L,T): WC_VIEW: 104.42, 33.0073, 2.05178, 139.479
*** SetupOpt [finish] : cpu/real = 0:00:57.9/0:00:35.5 (1.6), totSession cpu/real = 2:19:29.2/0:45:02.3 (3.1), mem = 5106.0M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:19:29 mem=5106.0M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5106.0MB
Summary Report:
Instances move: 0 (out of 39703 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5106.0MB
*** Finished refinePlace (2:19:33 mem=5106.0M) ***
End: GigaOpt Optimization in TNS mode
**optDesign ... cpu = 0:04:09, real = 0:02:17, mem = 3994.2M, totSessionCpu=2:19:34 **
** Profile ** Start :  cpu=0:00:00.0, mem=4725.0M
** Profile ** Other data :  cpu=0:00:00.2, mem=4725.0M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=4804.5M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4803.0M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.675  | -1.138  | -0.096  | -1.675  |
|           TNS (ns):| -60.173 | -24.331 | -0.096  | -35.746 |
|    Violating Paths:|   254   |   231   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4803.0M
Info: 177 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4024.97MB/6086.98MB/4310.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4024.97MB/6086.98MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4024.97MB/6086.98MB/4310.76MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT)
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 10%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 20%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 30%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 40%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 50%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 60%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 70%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 80%
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT): 90%

Finished Levelizing
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT)

Starting Activity Propagation
2023-Mar-22 16:54:41 (2023-Mar-22 23:54:41 GMT)
2023-Mar-22 16:54:42 (2023-Mar-22 23:54:42 GMT): 10%
2023-Mar-22 16:54:42 (2023-Mar-22 23:54:42 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:54:43 (2023-Mar-22 23:54:43 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=4026.43MB/6086.98MB/4310.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:54:43 (2023-Mar-22 23:54:43 GMT)
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 10%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 20%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 30%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 40%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 50%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 60%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 70%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 80%
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT): 90%

Finished Calculating power
2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4030.64MB/6127.74MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4030.64MB/6127.74MB/4310.76MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4030.64MB/6127.74MB/4310.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4030.64MB/6127.74MB/4310.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:54:44 (2023-Mar-22 23:54:44 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.14531549 	   68.7733%
Total Switching Power:      46.51558407 	   29.8569%
Total Leakage Power:         2.13407554 	    1.3698%
Total Power:               155.79497529
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.05       2.894      0.5812       83.53       53.61
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.878e-07
Physical-Only                          0           0      0.7489      0.7489      0.4807
Combinational                      22.99       30.11      0.7747       53.87       34.58
Clock (Combinational)              4.104       13.51     0.02928       17.64       11.33
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.1       46.52       2.134       155.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.1       46.52       2.134       155.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.138       6.911     0.01632       9.065       5.819
clk2                               1.967       6.599     0.01296       8.579       5.506
-----------------------------------------------------------------------------------------
Total                              4.104       13.51     0.02928       17.64       11.33
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core1_inst/mac_array_instance/CTS_ccl_a_buf_00354 (CKBD16):           0.1695
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.53749e-10 F
*                Total instances in design: 76382
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 36558
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4057.96MB/6127.74MB/4310.76MB)

Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:19:42.5/0:45:11.8 (3.1), mem = 5036.5M
(I,S,L,T): WC_VIEW: 104.419, 33.0054, 2.05178, 139.476
Usable buffer cells for single buffer setup transform:
CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
Number of usable buffer cells above: 18
Reclaim Optimization WNS Slack -1.675  TNS Slack -60.173 Density 97.41
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    97.41%|        -|  -1.675| -60.173|   0:00:00.0| 5052.4M|
|    97.41%|        3|  -1.675| -60.173|   0:00:02.0| 5338.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.675  TNS Slack -60.173 Density 97.41
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:11.6) (real = 0:00:05.0) **
(I,S,L,T): WC_VIEW: 104.418, 33.0051, 2.05175, 139.475
*** PowerOpt [finish] : cpu/real = 0:00:12.1/0:00:05.5 (2.2), totSession cpu/real = 2:19:54.6/0:45:17.4 (3.1), mem = 5338.6M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:19:55 mem=5338.6M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.2 REAL: 0:00:02.0 MEM: 5338.6MB
Summary Report:
Instances move: 0 (out of 39703 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5338.6MB
*** Finished refinePlace (2:19:58 mem=5338.6M) ***
Running postRoute recovery in powerReclaim mode
**optDesign ... cpu = 0:04:34, real = 0:02:31, mem = 4036.1M, totSessionCpu=2:19:59 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in powerReclaim mode (cpu=0:00:01, real=0:00:01, mem=5283.61M, totSessionCpu=2:20:00).
**optDesign ... cpu = 0:04:35, real = 0:02:32, mem = 4036.5M, totSessionCpu=2:20:00 **

Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4037.11MB/6567.61MB/4310.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4037.11MB/6567.61MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4037.11MB/6567.61MB/4310.76MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT)
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 10%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 20%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 30%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 40%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 50%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 60%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 70%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 80%
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT): 90%

Finished Levelizing
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT)

Starting Activity Propagation
2023-Mar-22 16:54:55 (2023-Mar-22 23:54:55 GMT)
2023-Mar-22 16:54:56 (2023-Mar-22 23:54:56 GMT): 10%
2023-Mar-22 16:54:56 (2023-Mar-22 23:54:56 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:54:57 (2023-Mar-22 23:54:57 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4038.64MB/6567.61MB/4310.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:54:57 (2023-Mar-22 23:54:57 GMT)
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 10%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 20%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 30%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 40%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 50%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 60%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 70%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 80%
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT): 90%

Finished Calculating power
2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4041.04MB/6637.62MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4041.04MB/6637.62MB/4310.76MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:03, mem(process/total/peak)=4041.04MB/6637.62MB/4310.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4041.04MB/6637.62MB/4310.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:54:58 (2023-Mar-22 23:54:58 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.14475766 	   68.7733%
Total Switching Power:      46.51532010 	   29.8569%
Total Leakage Power:         2.13404489 	    1.3698%
Total Power:               155.79412283
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.05       2.894      0.5812       83.53       53.61
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.878e-07
Physical-Only                          0           0      0.7489      0.7489      0.4807
Combinational                      22.99       30.11      0.7747       53.87       34.58
Clock (Combinational)              4.104       13.51     0.02928       17.64       11.33
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.1       46.52       2.134       155.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.1       46.52       2.134       155.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.138       6.911     0.01632       9.065       5.819
clk2                               1.967       6.599     0.01296       8.579       5.506
-----------------------------------------------------------------------------------------
Total                              4.104       13.51     0.02928       17.64       11.33
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: core1_inst/mac_array_instance/CTS_ccl_a_buf_00354 (CKBD16):           0.1695
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.53747e-10 F
*                Total instances in design: 76382
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap: 36558
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4087.87MB/6691.87MB/4310.76MB)

** Power Reclaim End WNS Slack -1.675  TNS Slack -60.173 
End: Power Optimization (cpu=0:00:24, real=0:00:14, mem=4832.40M, totSessionCpu=2:20:06).
**optDesign ... cpu = 0:04:42, real = 0:02:37, mem = 3999.5M, totSessionCpu=2:20:06 **
**ERROR: (IMPOPT-310):	Design density (97.41%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 391, Num usable cells 649
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 391, Num usable cells 649
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=2:20:09 mem=4835.9M ***
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Latch borrow mode reset to max_borrow
Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=42.3398 CPU=0:00:11.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=42.3398 CPU=0:00:13.2 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 10.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.4, REAL = 0:00:00.0, MEM = 42.3M)

Executing IPO callback for view pruning ..

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  7.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:03.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=0 CPU=0:00:03.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:26.5 real=0:00:07.0 totSessionCpu=0:01:25 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:29.7 real=0:00:08.0 totSessionCpu=0:01:25 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.6, mem=0.0M
Timing Data dump into file /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/coe_eosdata_GD9Ipf/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 
Done building hold timer [46219 node(s), 62253 edge(s), 1 view(s)] (fixHold) cpu=0:00:33.7 real=0:00:11.0 totSessionCpu=0:01:29 mem=0.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:33.8/0:00:10.8 (3.1), mem = 0.0M

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:32.5 real=0:00:11.0 totSessionCpu=2:20:41 mem=4835.9M ***
** Profile ** Start :  cpu=0:00:00.0, mem=4835.9M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4915.3M
Restoring Auto Hold Views:  BC_VIEW
Restoring Active Hold Views:  BC_VIEW 
Restoring Hold Target Slack: 0
Loading timing data from /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/coe_eosdata_GD9Ipf/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 

*Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=4915.3M
** Profile ** Other data :  cpu=0:00:00.2, mem=4915.3M
** Profile ** DRVs :  cpu=0:00:00.9, mem=4913.8M

------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.675  | -1.138  | -0.096  | -1.675  |
|           TNS (ns):| -60.173 | -24.331 | -0.096  | -35.746 |
|    Violating Paths:|   254   |   231   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.523  | -0.523  |  0.251  |  0.000  |
|           TNS (ns):| -29.997 | -29.997 |  0.000  |  0.000  |
|    Violating Paths:|   73    |   73    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:05:19, real = 0:02:52, mem = 4007.9M, totSessionCpu=2:20:44 **
*** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:20:43.9/0:45:40.7 (3.1), mem = 4831.8M
(I,S,L,T): WC_VIEW: 104.418, 33.0051, 2.05175, 139.475
*info: Run optDesign holdfix with 8 threads.
Info: 177 clock nets excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.

*** Starting Core Fixing (fixHold) cpu=0:00:38.3 real=0:00:16.0 totSessionCpu=2:20:47 mem=5050.8M density=97.411% ***
** Profile ** Start :  cpu=0:00:00.0, mem=5050.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=5050.8M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5130.2M

Phase I ......
Executing transform: ECO Safe Resize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 1 Iter 0 Summary (ECO Safe Resize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5234
      TNS :     -29.9975
      #VP :           73
  Density :      97.411%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:40.5 real=0:00:17.0 totSessionCpu=2:20:49 mem=5130.2M
===========================================================================================

Executing transform: AddBuffer + LegalResize
**Info: Stopping hold fixing due to density exceeding max design density 95.000%
===========================================================================================
  Phase 1 : Step 2 Iter 0 Summary (AddBuffer + LegalResize)
------------------------------------------------------------------------------------------
 Hold WNS :      -0.5234
      TNS :     -29.9975
      #VP :           73
  Density :      97.411%
------------------------------------------------------------------------------------------
 iteration   cpu=0:00:00.0 real=0:00:00.0
 accumulated cpu=0:00:40.6 real=0:00:17.0 totSessionCpu=2:20:49 mem=5130.2M
===========================================================================================

** Profile ** Start :  cpu=0:00:00.0, mem=5130.2M
** Profile ** Other data :  cpu=0:00:00.0, mem=5130.2M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5107.2M


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 13558 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------

Resizing failure reasons
------------------------------------------------

*info: net names were printed out to logv file


*** Finished Core Fixing (fixHold) cpu=0:00:42.3 real=0:00:18.0 totSessionCpu=2:20:51 mem=5107.2M density=97.411% ***


*** Finish Post Route Hold Fixing (cpu=0:00:42.3 real=0:00:18.0 totSessionCpu=2:20:51 mem=5107.2M density=97.411%) ***
(I,S,L,T): WC_VIEW: 104.418, 33.0051, 2.05175, 139.475
*** HoldOpt [finish] : cpu/real = 0:00:07.2/0:00:05.4 (1.3), totSession cpu/real = 2:20:51.2/0:45:46.1 (3.1), mem = 4896.3M
**INFO: total 0 insts, 0 nets marked don't touch
**INFO: total 0 insts, 0 nets marked don't touch DB property
**INFO: total 0 insts, 0 nets unmarked don't touch

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:05:27, real = 0:02:58, mem = 4021.1M, totSessionCpu=2:20:51 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:02, real=0:00:01, mem=4851.79M, totSessionCpu=2:20:54).
**optDesign ... cpu = 0:05:29, real = 0:02:59, mem = 4026.6M, totSessionCpu=2:20:54 **

Skipping post route harden opt
Default Rule : ""
Non Default Rules :
Worst Slack : -1.139 ns

Start Layer Assignment ...
WNS(-1.139ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 49 cadidates out of 41790.
Total Assign Layers on 0 Nets (cpu 0:00:01.0).
GigaOpt: setting up router preferences
        design wns: -1.1385
        slack threshold: 0.3115
GigaOpt: 15 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1248 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.675 ns

Start Layer Assignment ...
WNS(-1.675ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 56 cadidates out of 41790.
Total Assign Layers on 1 Nets (cpu 0:00:01.1).
GigaOpt: setting up router preferences
        design wns: -1.6748
        slack threshold: -0.2248
GigaOpt: 14 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1248 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=4944.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=4944.7M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4944.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=4944.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.675  | -1.138  | -0.096  | -1.675  |
|           TNS (ns):| -60.173 | -24.331 | -0.096  | -35.746 |
|    Violating Paths:|   254   |   231   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4944.7M
**optDesign ... cpu = 0:05:35, real = 0:03:04, mem = 3955.3M, totSessionCpu=2:21:00 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 250
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 250

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 16:55:26 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41790)
#Processed 519 dirty instances, 320 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(481 insts marked dirty, reset pre-exisiting dirty flag on 490 insts, 1287 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 16:55:28 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41785 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 3826.62 (MB), peak = 4366.45 (MB)
#Merging special wires: starts on Wed Mar 22 16:55:30 2023 with memory = 3827.71 (MB), peak = 4366.45 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:3.7 GB, peak:4.3 GB --0.85 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 161.40000 169.40000 ) on M1 for NET core1_inst/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 169.60000 163.80000 ) on M1 for NET core1_inst/mac_array_instance/CTS_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 65.60000 109.80000 ) on M1 for NET core1_inst/CTS_1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 409.31500 329.50000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 343.51500 320.50000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.71500 317.08000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 393.51500 311.50000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 330.71500 306.10000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 302.31500 295.30000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 324.71500 289.90000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 162.69500 169.30000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN12750_FE_DBTN117_rst1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 170.89500 163.90000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_3__mac_col_inst/FE_OFN12750_FE_DBTN117_rst1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 386.07500 223.40000 ) on M1 for NET normalizer_inst/FE_OCPN13510_sum_2. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 422.10000 298.68500 ) on M1 for NET normalizer_inst/FE_OFN13248_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 269.32500 307.80000 ) on M1 for NET normalizer_inst/FE_OFN13458_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 272.07500 304.20000 ) on M1 for NET normalizer_inst/FE_OFN13458_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 270.50000 300.90000 ) on M1 for NET normalizer_inst/FE_OFN13458_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 328.77000 292.00000 ) on M1 for NET normalizer_inst/FE_OFN1_FE_DBTN94_sum_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN E at ( 66.89500 109.90000 ) on M1 for NET core1_inst/mac_array_instance/col_idx_1__mac_col_inst/FE_OFN8733_FE_DBTN119_rst1. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 306.75500 201.71500 ) on M1 for NET normalizer_inst/FE_OFN241_n12895. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#1266 routed nets are extracted.
#    782 (1.87%) extracted nets are partially routed.
#40367 routed net(s) are imported.
#19 (0.05%) nets are without wires.
#138 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41790.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 16:55:31 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 11.41 (MB)
#Total memory = 3828.39 (MB)
#Peak memory = 4366.45 (MB)
#
#
#Start global routing on Wed Mar 22 16:55:31 2023
#
#
#Start global routing initialization on Wed Mar 22 16:55:31 2023
#
#Number of eco nets is 783
#
#Start global routing data preparation on Wed Mar 22 16:55:31 2023
#
#Start routing resource analysis on Wed Mar 22 16:55:31 2023
#
#Routing resource analysis is done on Wed Mar 22 16:55:32 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.55%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.08%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.96%
#
#  206 nets (0.49%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 16:55:32 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3837.43 (MB), peak = 4366.45 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 16:55:32 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 3838.87 (MB), peak = 4366.45 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3871.45 (MB), peak = 4366.45 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3873.76 (MB), peak = 4366.45 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 3874.56 (MB), peak = 4366.45 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3880.51 (MB), peak = 4366.45 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
#Total number of routable nets = 41652.
#Total number of nets in the design = 41790.
#
#802 routable nets have only global wires.
#40850 routable nets have only detail routed wires.
#49 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#203 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 28           21                21             753  
#-------------------------------------------------------------------------------
#        Total                 28           21                21             753  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                206           46                46           41400  
#-------------------------------------------------------------------------------
#        Total                206           46                46           41400  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           43(0.11%)     13(0.03%)      3(0.01%)   (0.16%)
#  M3            3(0.01%)      1(0.00%)      0(0.00%)   (0.01%)
#  M4            2(0.01%)      0(0.00%)      0(0.00%)   (0.01%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     48(0.02%)     14(0.01%)      3(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 807917 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1645 um.
#Total wire length on LAYER M2 = 206795 um.
#Total wire length on LAYER M3 = 293947 um.
#Total wire length on LAYER M4 = 179016 um.
#Total wire length on LAYER M5 = 71176 um.
#Total wire length on LAYER M6 = 49734 um.
#Total wire length on LAYER M7 = 2153 um.
#Total wire length on LAYER M8 = 3450 um.
#Total number of vias = 289523
#Total number of multi-cut vias = 191332 ( 66.1%)
#Total number of single cut vias = 98191 ( 33.9%)
#Up-Via Summary (total 289523):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95417 ( 69.3%)     42350 ( 30.7%)     137767
# M2              2365 (  2.1%)    111356 ( 97.9%)     113721
# M3               297 (  1.0%)     28166 ( 99.0%)      28463
# M4                56 (  0.8%)      6986 ( 99.2%)       7042
# M5                22 (  1.0%)      2188 ( 99.0%)       2210
# M6                17 (  9.9%)       154 ( 90.1%)        171
# M7                17 ( 11.4%)       132 ( 88.6%)        149
#-----------------------------------------------------------
#                98191 ( 33.9%)    191332 ( 66.1%)     289523 
#
#Total number of involved priority nets 18
#Maximum src to sink distance for priority net 195.5
#Average of max src_to_sink distance for priority net 37.7
#Average of ave src_to_sink distance for priority net 29.6
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:08
#Elapsed time = 00:00:05
#Increased memory = 56.09 (MB)
#Total memory = 3884.50 (MB)
#Peak memory = 4366.45 (MB)
#
#Finished global routing on Wed Mar 22 16:55:36 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3849.20 (MB), peak = 4366.45 (MB)
#Start Track Assignment.
#Done with 198 horizontal wires in 2 hboxes and 192 vertical wires in 2 hboxes.
#Done with 18 horizontal wires in 2 hboxes and 20 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808573 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1713 um.
#Total wire length on LAYER M2 = 206985 um.
#Total wire length on LAYER M3 = 294200 um.
#Total wire length on LAYER M4 = 179090 um.
#Total wire length on LAYER M5 = 71223 um.
#Total wire length on LAYER M6 = 49742 um.
#Total wire length on LAYER M7 = 2166 um.
#Total wire length on LAYER M8 = 3453 um.
#Total number of vias = 289523
#Total number of multi-cut vias = 191332 ( 66.1%)
#Total number of single cut vias = 98191 ( 33.9%)
#Up-Via Summary (total 289523):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             95417 ( 69.3%)     42350 ( 30.7%)     137767
# M2              2365 (  2.1%)    111356 ( 97.9%)     113721
# M3               297 (  1.0%)     28166 ( 99.0%)      28463
# M4                56 (  0.8%)      6986 ( 99.2%)       7042
# M5                22 (  1.0%)      2188 ( 99.0%)       2210
# M6                17 (  9.9%)       154 ( 90.1%)        171
# M7                17 ( 11.4%)       132 ( 88.6%)        149
#-----------------------------------------------------------
#                98191 ( 33.9%)    191332 ( 66.1%)     289523 
#
#cpu time = 00:00:07, elapsed time = 00:00:05, memory = 3958.88 (MB), peak = 4366.45 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        M7        M8        Total 
#	14        3         3         5         25        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:14
#Increased memory = 143.06 (MB)
#Total memory = 3960.03 (MB)
#Peak memory = 4366.45 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 6.2% of the total area was rechecked for DRC, and 19.2% required routing.
#   number of violations = 113
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            4        2        3        5        0       14
#	M2           11        7       57        0        6       81
#	M3            1        1       11        0        0       13
#	M4            1        0        4        0        0        5
#	Totals       17       10       75        5        6      113
#481 out of 76382 instances (0.6%) need to be verified(marked ipoed), dirty area = 0.6%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 113
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            4        2        3        5        0       14
#	M2           11        7       57        0        6       81
#	M3            1        1       11        0        0       13
#	M4            1        0        4        0        0        5
#	Totals       17       10       75        5        6      113
#cpu time = 00:00:44, elapsed time = 00:00:06, memory = 4212.55 (MB), peak = 4366.45 (MB)
#start 1st optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            1        1        1        3
#	M3            0        0        9        9
#	M4            0        0        3        3
#	Totals        1        1       13       15
#cpu time = 00:00:05, elapsed time = 00:00:01, memory = 4275.52 (MB), peak = 4366.45 (MB)
#start 2nd optimization iteration ...
#   number of violations = 15
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   Totals
#	M1            0        0        0        0
#	M2            1        1        1        3
#	M3            0        0        9        9
#	M4            0        0        3        3
#	Totals        1        1       13       15
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4275.52 (MB), peak = 4366.45 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4277.81 (MB), peak = 4366.45 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808071 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206380 um.
#Total wire length on LAYER M3 = 294104 um.
#Total wire length on LAYER M4 = 179432 um.
#Total wire length on LAYER M5 = 71252 um.
#Total wire length on LAYER M6 = 49756 um.
#Total wire length on LAYER M7 = 2159 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:55
#Elapsed time = 00:00:09
#Increased memory = -101.54 (MB)
#Total memory = 3858.49 (MB)
#Peak memory = 4366.45 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 3860.55 (MB), peak = 4366.45 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808071 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206380 um.
#Total wire length on LAYER M3 = 294104 um.
#Total wire length on LAYER M4 = 179432 um.
#Total wire length on LAYER M5 = 71252 um.
#Total wire length on LAYER M6 = 49756 um.
#Total wire length on LAYER M7 = 2159 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808071 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206380 um.
#Total wire length on LAYER M3 = 294104 um.
#Total wire length on LAYER M4 = 179432 um.
#Total wire length on LAYER M5 = 71252 um.
#Total wire length on LAYER M6 = 49756 um.
#Total wire length on LAYER M7 = 2159 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed Mar 22 16:55:54 2023
#
#
#Start Post Route Wire Spread.
#Done with 786 horizontal wires in 3 hboxes and 765 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808435 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206418 um.
#Total wire length on LAYER M3 = 294217 um.
#Total wire length on LAYER M4 = 179586 um.
#Total wire length on LAYER M5 = 71296 um.
#Total wire length on LAYER M6 = 49771 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#   number of violations = 0
#cpu time = 00:00:10, elapsed time = 00:00:06, memory = 3963.94 (MB), peak = 4366.45 (MB)
#CELL_VIEW dualcore,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808435 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206418 um.
#Total wire length on LAYER M3 = 294217 um.
#Total wire length on LAYER M4 = 179586 um.
#Total wire length on LAYER M5 = 71296 um.
#Total wire length on LAYER M6 = 49771 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#detailRoute Statistics:
#Cpu time = 00:01:12
#Elapsed time = 00:00:18
#Increased memory = -111.73 (MB)
#Total memory = 3848.30 (MB)
#Peak memory = 4366.45 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:38
#Elapsed time = 00:00:36
#Increased memory = -157.45 (MB)
#Total memory = 3797.83 (MB)
#Peak memory = 4366.45 (MB)
#Number of warnings = 21
#Total number of warnings = 30
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 16:56:01 2023
#
**optDesign ... cpu = 0:07:14, real = 0:03:40, mem = 3622.6M, totSessionCpu=2:22:39 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76382 and nets=41790 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4716.8M)
Extracted 10.0003% (CPU Time= 0:00:01.8  MEM= 4769.6M)
Extracted 20.0003% (CPU Time= 0:00:02.1  MEM= 4769.6M)
Extracted 30.0004% (CPU Time= 0:00:02.4  MEM= 4769.6M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 4769.6M)
Extracted 50.0005% (CPU Time= 0:00:03.3  MEM= 4773.6M)
Extracted 60.0003% (CPU Time= 0:00:04.0  MEM= 4773.6M)
Extracted 70.0003% (CPU Time= 0:00:05.6  MEM= 4773.6M)
Extracted 80.0004% (CPU Time= 0:00:06.2  MEM= 4773.6M)
Extracted 90.0004% (CPU Time= 0:00:06.7  MEM= 4773.6M)
Extracted 100% (CPU Time= 0:00:08.1  MEM= 4773.6M)
Number of Extracted Resistors     : 743794
Number of Extracted Ground Cap.   : 735420
Number of Extracted Coupling Cap. : 1248296
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 4757.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.6  Real Time: 0:00:11.0  MEM: 4750.371M)
**optDesign ... cpu = 0:07:26, real = 0:03:51, mem = 3620.6M, totSessionCpu=2:22:50 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4653.68)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5022.76 CPU=0:00:12.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5022.76 CPU=0:00:14.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4990.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5022.8M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4673.88)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=4928.12 CPU=0:00:04.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4928.12 CPU=0:00:04.6 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:30.0 real=0:00:08.0 totSessionCpu=2:23:20 mem=4928.1M)
** Profile ** Start :  cpu=0:00:00.0, mem=4928.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=4928.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=4936.1M
** Profile ** DRVs :  cpu=0:00:01.1, mem=4958.7M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.167  | -0.095  | -1.663  |
|           TNS (ns):| -59.836 | -24.356 | -0.095  | -35.384 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4958.7M
**optDesign ... cpu = 0:07:58, real = 0:04:00, mem = 3840.0M, totSessionCpu=2:23:23 **
**optDesign ... cpu = 0:07:58, real = 0:04:00, mem = 3840.0M, totSessionCpu=2:23:23 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.663
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:23:23.0/0:46:49.1 (3.1), mem = 4672.7M
(I,S,L,T): WC_VIEW: 104.417, 32.9864, 2.05175, 139.455
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.663 TNS Slack -59.836 Density 97.41
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.663|-35.384|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.167|-24.356|
|HEPG      |-1.167|-24.452|
|All Paths |-1.663|-59.836|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.167|   -1.663| -24.452|  -59.836|    97.41%|   0:00:01.0| 5002.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
|  -1.167|   -1.663| -24.452|  -59.836|    97.41%|   0:00:00.0| 5116.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.167|   -1.663| -24.452|  -59.836|    97.41%|   0:00:01.0| 5116.9M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/rd_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -1.167|   -1.663| -24.452|  -59.836|    97.41%|   0:00:00.0| 5116.9M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_6__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.167|   -1.663| -24.452|  -59.836|    97.41%|   0:00:00.0| 5116.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=5116.9M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=5116.9M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.663|-35.384|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.167|-24.356|
|HEPG      |-1.167|-24.452|
|All Paths |-1.663|-59.836|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.663|-35.384|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.167|-24.356|
|HEPG      |-1.167|-24.452|
|All Paths |-1.663|-59.836|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:04.1 real=0:00:03.0 mem=5116.9M) ***
(I,S,L,T): WC_VIEW: 104.417, 32.9864, 2.05175, 139.455
*** SetupOpt [finish] : cpu/real = 0:00:15.9/0:00:14.7 (1.1), totSession cpu/real = 2:23:38.8/0:47:03.9 (3.1), mem = 4908.9M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:08:14, real = 0:04:15, mem = 4007.6M, totSessionCpu=2:23:39 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=4721.43M, totSessionCpu=2:23:40).
**optDesign ... cpu = 0:08:16, real = 0:04:16, mem = 4006.8M, totSessionCpu=2:23:40 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4016.81MB/5975.21MB/4310.76MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4016.81MB/5975.21MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4016.81MB/5975.21MB/4310.76MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT)
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 10%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 20%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 30%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 40%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 50%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 60%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 70%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 80%
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT): 90%

Finished Levelizing
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT)

Starting Activity Propagation
2023-Mar-22 16:56:40 (2023-Mar-22 23:56:40 GMT)
2023-Mar-22 16:56:41 (2023-Mar-22 23:56:41 GMT): 10%
2023-Mar-22 16:56:41 (2023-Mar-22 23:56:41 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:56:42 (2023-Mar-22 23:56:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4017.89MB/5975.21MB/4310.76MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 16:56:42 (2023-Mar-22 23:56:42 GMT)
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 10%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 20%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 30%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 40%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 50%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 60%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 70%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 80%
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT): 90%

Finished Calculating power
2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4023.30MB/6055.24MB/4310.76MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4023.30MB/6055.24MB/4310.76MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4023.30MB/6055.24MB/4310.76MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4023.30MB/6055.24MB/4310.76MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 16:56:43 (2023-Mar-22 23:56:43 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_postRoute.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.14425615 	   68.7851%
Total Switching Power:      46.48841212 	   29.8449%
Total Leakage Power:         2.13404489 	    1.3700%
Total Power:               155.76671330
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         80.05       2.893      0.5812       83.53       53.62
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   4.879e-07
Physical-Only                          0           0      0.7489      0.7489      0.4808
Combinational                      22.99       30.09      0.7747       53.85       34.57
Clock (Combinational)              4.104        13.5     0.02928       17.64       11.32
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              107.1       46.49       2.134       155.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      107.1       46.49       2.134       155.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.138       6.905     0.01632       9.058       5.815
clk2                               1.967       6.597     0.01296       8.577       5.506
-----------------------------------------------------------------------------------------
Total                              4.104        13.5     0.02928       17.64       11.32
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4069.93MB/6107.74MB/4310.76MB)


Output file is ./timingReports/dualcore_postRoute.power.
**optDesign ... cpu = 0:08:26, real = 0:04:22, mem = 4002.9M, totSessionCpu=2:23:50 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:26, real = 0:04:22, mem = 3992.1M, totSessionCpu=2:23:50 **
** Profile ** Start :  cpu=0:00:00.0, mem=4770.4M
** Profile ** Other data :  cpu=0:00:00.3, mem=4770.4M
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=107.309 CPU=0:00:12.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=107.309 CPU=0:00:13.5 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 75.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 107.3M)
Starting SI iteration 2
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  7.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=56.6719 CPU=0:00:02.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=56.6719 CPU=0:00:02.6 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:24.7 real=0:00:06.0 totSessionCpu=0:01:55 mem=56.7M)
** Profile ** Overall slacks :  cpu=0:00:25.2, mem=64.7M
** Profile ** Total reports :  cpu=0:00:00.3, mem=0.0M
*** QThread HoldRpt [finish] : cpu/real = 0:00:28.8/0:00:07.9 (3.7), mem = 0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:28.0, mem=4849.9M
** Profile ** Total reports :  cpu=0:00:00.6, mem=4779.9M
** Profile ** DRVs :  cpu=0:00:01.9, mem=4784.4M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.167  | -0.095  | -1.663  |
|           TNS (ns):| -59.836 | -24.356 | -0.095  | -35.384 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -0.535  | -0.535  |  0.251  |  0.000  |
|           TNS (ns):| -30.177 | -30.177 |  0.000  |  0.000  |
|    Violating Paths:|   73    |   73    |    0    |    0    |
|          All Paths:|  9518   |  9517   |    1    |    0    |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=4784.4M
**optDesign ... cpu = 0:08:57, real = 0:04:34, mem = 3979.2M, totSessionCpu=2:24:21 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3891.2M, totSessionCpu=2:24:21 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Activity Propagation
2023-Mar-22 16:57:01 (2023-Mar-22 23:57:01 GMT)
2023-Mar-22 16:57:01 (2023-Mar-22 23:57:01 GMT): 10%
2023-Mar-22 16:57:02 (2023-Mar-22 23:57:02 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:57:02 (2023-Mar-22 23:57:02 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:16, real = 0:00:09, mem = 4221.5M, totSessionCpu=2:24:37 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5033.9M, init mem=5033.9M)
*info: Placed = 76382          (Fixed = 135)
*info: Unplaced = 0           
Placement Density:97.40%(309860/318118)
Placement Density (including fixed std cells):97.40%(309860/318118)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.5, real=0:00:01.0; mem=5030.2M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39824

Instance distribution across the VT partitions:

 LVT : inst = 11549 (29.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11549 (29.0%)

 HVT : inst = 28275 (71.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28275 (71.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76382 and nets=41790 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5023.9M)
Extracted 10.0003% (CPU Time= 0:00:01.9  MEM= 5092.8M)
Extracted 20.0003% (CPU Time= 0:00:02.2  MEM= 5092.8M)
Extracted 30.0004% (CPU Time= 0:00:02.5  MEM= 5092.8M)
Extracted 40.0004% (CPU Time= 0:00:02.8  MEM= 5092.8M)
Extracted 50.0005% (CPU Time= 0:00:03.3  MEM= 5096.8M)
Extracted 60.0003% (CPU Time= 0:00:04.0  MEM= 5096.8M)
Extracted 70.0003% (CPU Time= 0:00:05.7  MEM= 5096.8M)
Extracted 80.0004% (CPU Time= 0:00:06.3  MEM= 5096.8M)
Extracted 90.0004% (CPU Time= 0:00:06.8  MEM= 5096.8M)
Extracted 100% (CPU Time= 0:00:08.2  MEM= 5096.8M)
Number of Extracted Resistors     : 743794
Number of Extracted Ground Cap.   : 735420
Number of Extracted Coupling Cap. : 1248296
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5064.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.7  Real Time: 0:00:11.0  MEM: 5064.738M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4981.01)
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5355.09 CPU=0:00:12.4 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5355.09 CPU=0:00:13.6 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5323.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5355.1M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=4978.21)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5251.46 CPU=0:00:04.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5251.46 CPU=0:00:04.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:28.2 real=0:00:07.0 totSessionCpu=2:25:19 mem=5251.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=5251.5M
** Profile ** Other data :  cpu=0:00:00.2, mem=5251.5M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5259.5M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5282.0M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.167  | -0.095  | -1.663  |
|           TNS (ns):| -59.836 | -24.356 | -0.095  | -35.384 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5282.0M
**optDesign ... cpu = 0:01:01, real = 0:00:31, mem = 4160.4M, totSessionCpu=2:25:22 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
Glitch fixing enabled
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:       177 (unrouted=0, trialRouted=0, noStatus=0, routed=177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41613 (unrouted=138, trialRouted=0, noStatus=0, routed=41475, fixed=0, [crossesIlmBoundary=0, tooFewTerms=138, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 175 (0%)
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Removing CTS place status from clock tree and sinks.
  Initializing legalizer
  Using cell based legalization.
  Reconstructing clock tree datastructures...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
    adjacent_rows_legal: true (default: false)
    allow_non_fterm_identical_swaps: 0 (default: true)
    cannot_merge_reason is set for at least one key
    cell_density is set for at least one key
    cell_halo_rows: 0 (default: 1)
    cell_halo_sites: 0 (default: 4)
    clock_nets_detailed_routed: 1 (default: false)
    cloning_copy_activity: 1 (default: false)
    force_design_routing_status: 1 (default: auto)
    primary_delay_corner: WC (default: )
    route_type is set for at least one key
    target_insertion_delay is set for at least one key
    target_skew is set for at least one key
    target_skew_wire is set for at least one key
    update_io_latency: 0 (default: true)
    Route type trimming info:
      No route type modifications were made.
    Clock tree balancer configuration for clock_trees clk1 clk2:
    Non-default CCOpt properties:
      cell_density: 1 (default: 0.75)
      route_type (leaf): default_route_type_leaf (default: default)
      route_type (trunk): default_route_type_nonleaf (default: default)
      route_type (top): default_route_type_nonleaf (default: default)
    For power domain auto-default:
      Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
      Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
      Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 318095.640um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner WC:setup, late and power domain auto-default:
      Slew time target (leaf):    0.105ns
      Slew time target (trunk):   0.105ns
      Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.057ns
      Buffer max distance: 562.449um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
      Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
      Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ------------------------------------------------------------------
    Cell       Instance count    Source         Eligible library cells
    ------------------------------------------------------------------
    CKAN2D1          1           library set    {CKAN2D1}
    ------------------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk1/CON:
      Sources:                     pin clk1
      Total number of sinks:       5251
      Delay constrained sinks:     5251
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
    Clock tree balancer configuration for skew_group clk2/CON:
      Sources:                     pin clk2
      Total number of sinks:       5019
      Delay constrained sinks:     5019
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner WC:setup.late:
      Skew target:                 0.057ns
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk1: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
**WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk2: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
    Primary reporting skew groups are:
    skew_group clk1/CON with 5251 clock sinks
    
    Via Selection for Estimated Routes (rule default):
    
    --------------------------------------------------------------
    Layer    Via Cell      Res.     Cap.     RC       Top of Stack
    Range                  (Ohm)    (fF)     (fs)     Only
    --------------------------------------------------------------
    M1-M2    VIA12_1cut    1.500    0.017    0.025    false
    M2-M3    VIA23_1cut    1.500    0.015    0.023    false
    M3-M4    VIA34_1cut    1.500    0.015    0.023    false
    M4-M5    VIA45_1cut    1.500    0.015    0.023    false
    M5-M6    VIA56_1cut    1.500    0.014    0.021    false
    M6-M7    VIA67_1cut    0.220    0.071    0.016    false
    M7-M8    VIA78_1cut    0.220    0.060    0.013    false
    --------------------------------------------------------------
    
    Have 8 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with cell sizing
  
  Detected clock skew data from CTS
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO initial state:
    cell counts      : b=164, i=10, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1292.400um^2, i=65.520um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1360.080um^2
    cell capacitance : b=0.708pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.845pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.652pF, leaf=6.747pF, total=7.399pF
    wire lengths     : top=0.000um, trunk=4959.095um, leaf=44961.780um, total=49920.875um
    hp wire lengths  : top=0.000um, trunk=3349.800um, leaf=10664.300um, total=14014.100um
  Clock DAG net violations PRO initial state: none
  Clock DAG primary half-corner transition distribution PRO initial state:
    Trunk : target=0.105ns count=64 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {46 <= 0.063ns, 16 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.090ns sd=0.010ns min=0.027ns max=0.101ns {3 <= 0.063ns, 6 <= 0.084ns, 85 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO initial state {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 BUFFD4: 1 CKBD3: 5 CKBD2: 4 BUFFD1: 10 CKBD1: 1 BUFFD0: 4 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 CKND1: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO initial state:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO initial state:
    skew_group clk1/CON: insertion delay [min=0.330, max=2.019, avg=0.371, sd=0.166], skew [1.689 vs 0.057*], 93.9% {0.330, 0.387} (wid=0.035 ws=0.030) (gid=1.993 gs=1.677)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 49 variables and 132 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.8 real=0:00:00.8)
  Fixing DRVs...
  Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
  CCOpt-PRO: considered: 177, tested: 177, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
  
  PRO Statistics: Fix DRVs (cell sizing):
  =======================================
  
  Cell changes by Net Type:
  
  -------------------------------------------------------------------------------------------------
  Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
  -------------------------------------------------------------------------------------------------
  top                0            0           0            0                    0                0
  trunk              0            0           0            0                    0                0
  leaf               0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  Total              0            0           0            0                    0                0
  -------------------------------------------------------------------------------------------------
  
  Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
  Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
  
  Clock DAG stats PRO after DRV fixing:
    cell counts      : b=164, i=10, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1292.400um^2, i=65.520um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1360.080um^2
    cell capacitance : b=0.708pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.845pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.652pF, leaf=6.747pF, total=7.399pF
    wire lengths     : top=0.000um, trunk=4959.095um, leaf=44961.780um, total=49920.875um
    hp wire lengths  : top=0.000um, trunk=3349.800um, leaf=10664.300um, total=14014.100um
  Clock DAG net violations PRO after DRV fixing: none
  Clock DAG primary half-corner transition distribution PRO after DRV fixing:
    Trunk : target=0.105ns count=64 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {46 <= 0.063ns, 16 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.090ns sd=0.010ns min=0.027ns max=0.101ns {3 <= 0.063ns, 6 <= 0.084ns, 85 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO after DRV fixing {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 BUFFD4: 1 CKBD3: 5 CKBD2: 4 BUFFD1: 10 CKBD1: 1 BUFFD0: 4 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 CKND1: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO after DRV fixing:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO after DRV fixing:
    skew_group clk1/CON: insertion delay [min=0.330, max=2.019, avg=0.371, sd=0.166], skew [1.689 vs 0.057*], 93.9% {0.330, 0.387} (wid=0.035 ws=0.030) (gid=1.993 gs=1.677)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
  Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.3)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
  Set dirty flag on 0 insts, 0 nets
  Clock tree timing engine global stage delay update for WC:setup.late...
  Clock tree timing engine global stage delay update for WC:setup.late done. (took cpu=0:00:00.5 real=0:00:00.1)
  Clock DAG stats PRO final:
    cell counts      : b=164, i=10, icg=0, nicg=0, l=1, total=175
    cell areas       : b=1292.400um^2, i=65.520um^2, icg=0.000um^2, nicg=0.000um^2, l=2.160um^2, total=1360.080um^2
    cell capacitance : b=0.708pF, i=0.136pF, icg=0.000pF, nicg=0.000pF, l=0.001pF, total=0.845pF
    sink capacitance : count=10270, total=8.973pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    wire capacitance : top=0.000pF, trunk=0.652pF, leaf=6.747pF, total=7.399pF
    wire lengths     : top=0.000um, trunk=4959.095um, leaf=44961.780um, total=49920.875um
    hp wire lengths  : top=0.000um, trunk=3349.800um, leaf=10664.300um, total=14014.100um
  Clock DAG net violations PRO final: none
  Clock DAG primary half-corner transition distribution PRO final:
    Trunk : target=0.105ns count=64 avg=0.043ns sd=0.023ns min=0.010ns max=0.085ns {46 <= 0.063ns, 16 <= 0.084ns, 2 <= 0.094ns, 0 <= 0.100ns, 0 <= 0.105ns}
    Leaf  : target=0.105ns count=113 avg=0.090ns sd=0.010ns min=0.027ns max=0.101ns {3 <= 0.063ns, 6 <= 0.084ns, 85 <= 0.094ns, 16 <= 0.100ns, 3 <= 0.105ns}
  Clock DAG library cell distribution PRO final {count}:
     Bufs: CKBD16: 108 BUFFD12: 2 CKBD12: 9 CKBD8: 5 BUFFD6: 1 CKBD6: 6 BUFFD4: 1 CKBD3: 5 CKBD2: 4 BUFFD1: 10 CKBD1: 1 BUFFD0: 4 CKBD0: 8 
     Invs: INVD16: 4 CKND16: 4 CKND1: 2 
   Logics: CKAN2D1: 1 
  Primary reporting skew groups PRO final:
    skew_group default.clk1/CON: unconstrained
  Skew group summary PRO final:
    skew_group clk1/CON: insertion delay [min=0.330, max=2.019, avg=0.371, sd=0.166], skew [1.689 vs 0.057*], 93.9% {0.330, 0.387} (wid=0.035 ws=0.030) (gid=1.993 gs=1.677)
    skew_group clk2/CON: insertion delay [min=0.233, max=0.405, avg=0.314, sd=0.076], skew [0.171 vs 0.057*], 54.7% {0.233, 0.290} (wid=0.032 ws=0.024) (gid=0.375 gs=0.155)
PRO done.
Restoring CTS place status for unmodified clock tree cells and sinks.
Net route status summary:
  Clock:       177 (unrouted=0, trialRouted=0, noStatus=0, routed=177, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock: 41613 (unrouted=138, trialRouted=0, noStatus=0, routed=41475, fixed=0, [crossesIlmBoundary=0, tooFewTerms=138, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:05.7 real=0:00:04.5)
skipped the cell partition in DRV
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
**INFO: Start fixing DRV (Mem = 4993.40M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 177 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:25:34.2/0:48:00.1 (3.0), mem = 4993.4M
(I,S,L,T): WC_VIEW: 104.417, 32.9864, 2.05175, 139.455
DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.66|   -59.85|       0|       0|       0|  97.41|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -1.66|   -59.85|       0|       0|       0|  97.41| 0:00:00.0|  5319.1M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 177 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.5 real=0:00:02.0 mem=5319.1M) ***

(I,S,L,T): WC_VIEW: 104.417, 32.9864, 2.05175, 139.455
*** DrvOpt [finish] : cpu/real = 0:00:09.2/0:00:07.8 (1.2), totSession cpu/real = 2:25:43.5/0:48:07.9 (3.0), mem = 5109.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:01:22, real = 0:00:45, mem = 4318.2M, totSessionCpu=2:25:43 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:10, Mem = 5047.70M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=5047.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5047.7M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5127.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5125.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.16min real=0.13min mem=5047.7M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.662  | -1.167  | -0.095  | -1.662  |
|           TNS (ns):| -59.846 | -24.369 | -0.095  | -35.381 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5125.6M
**optDesign ... cpu = 0:01:24, real = 0:00:46, mem = 4301.1M, totSessionCpu=2:25:46 **
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:01:26, real = 0:00:47, mem = 4278.9M, totSessionCpu=2:25:47 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5036.11M, totSessionCpu=2:25:48).
**optDesign ... cpu = 0:01:27, real = 0:00:48, mem = 4279.3M, totSessionCpu=2:25:48 **

Skipping post route harden opt
** Profile ** Start :  cpu=0:00:00.0, mem=5036.1M
** Profile ** Other data :  cpu=0:00:00.2, mem=5036.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5138.1M
** Profile ** DRVs :  cpu=0:00:00.9, mem=5138.1M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.662  | -1.167  | -0.095  | -1.662  |
|           TNS (ns):| -59.846 | -24.369 | -0.095  | -35.381 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5138.1M
**optDesign ... cpu = 0:01:30, real = 0:00:50, mem = 4270.7M, totSessionCpu=2:25:51 **
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:25:51 mem=5037.1M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5056.0MB
Summary Report:
Instances move: 0 (out of 39703 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.5 REAL: 0:00:02.0 MEM: 5056.0MB
*** Finished refinePlace (2:25:55 mem=5056.0M) ***
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 16:57:48 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41790)
#Processed 0 dirty instances, 0 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 16:57:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41785 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4256.36 (MB), peak = 4378.98 (MB)
#Merging special wires: starts on Wed Mar 22 16:57:52 2023 with memory = 4257.53 (MB), peak = 4378.98 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.2 GB, peak:4.3 GB --0.86 [8]--
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 16:57:53 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:03
#Increased memory = 12.18 (MB)
#Total memory = 4258.98 (MB)
#Peak memory = 4378.98 (MB)
#
#
#Start global routing on Wed Mar 22 16:57:53 2023
#
#
#Start global routing initialization on Wed Mar 22 16:57:53 2023
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:04
#Increased memory = 12.08 (MB)
#Total memory = 4258.87 (MB)
#Peak memory = 4378.98 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4264.05 (MB), peak = 4378.98 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808435 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206418 um.
#Total wire length on LAYER M3 = 294217 um.
#Total wire length on LAYER M4 = 179586 um.
#Total wire length on LAYER M5 = 71296 um.
#Total wire length on LAYER M6 = 49771 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:02
#Increased memory = 3.08 (MB)
#Total memory = 4261.95 (MB)
#Peak memory = 4378.98 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4270.41 (MB), peak = 4378.98 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808435 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206418 um.
#Total wire length on LAYER M3 = 294217 um.
#Total wire length on LAYER M4 = 179586 um.
#Total wire length on LAYER M5 = 71296 um.
#Total wire length on LAYER M6 = 49771 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 206
#Total wire length = 808435 um.
#Total half perimeter of net bounding box = 696079 um.
#Total wire length on LAYER M1 = 1551 um.
#Total wire length on LAYER M2 = 206418 um.
#Total wire length on LAYER M3 = 294217 um.
#Total wire length on LAYER M4 = 179586 um.
#Total wire length on LAYER M5 = 71296 um.
#Total wire length on LAYER M6 = 49771 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290574
#Total number of multi-cut vias = 189233 ( 65.1%)
#Total number of single cut vias = 101341 ( 34.9%)
#Up-Via Summary (total 290574):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96176 ( 69.8%)     41687 ( 30.2%)     137863
# M2              4053 (  3.5%)    110244 ( 96.5%)     114297
# M3               829 (  2.9%)     27953 ( 97.1%)      28782
# M4               204 (  2.9%)      6905 ( 97.1%)       7109
# M5                47 (  2.1%)      2168 ( 97.9%)       2215
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101341 ( 34.9%)    189233 ( 65.1%)     290574 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:04
#Increased memory = 11.56 (MB)
#Total memory = 4270.43 (MB)
#Peak memory = 4378.98 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:11
#Increased memory = -85.85 (MB)
#Total memory = 4239.25 (MB)
#Peak memory = 4378.98 (MB)
#Number of warnings = 1
#Total number of warnings = 31
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 16:57:59 2023
#
**optDesign ... cpu = 0:01:54, real = 0:01:03, mem = 4232.8M, totSessionCpu=2:26:15 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76382 and nets=41790 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5040.8M)
Extracted 10.0004% (CPU Time= 0:00:01.8  MEM= 5093.7M)
Extracted 20.0005% (CPU Time= 0:00:02.1  MEM= 5093.7M)
Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 5093.7M)
Extracted 40.0005% (CPU Time= 0:00:02.7  MEM= 5093.7M)
Extracted 50.0004% (CPU Time= 0:00:03.2  MEM= 5097.7M)
Extracted 60.0005% (CPU Time= 0:00:03.8  MEM= 5097.7M)
Extracted 70.0004% (CPU Time= 0:00:05.4  MEM= 5097.7M)
Extracted 80.0005% (CPU Time= 0:00:06.1  MEM= 5097.7M)
Extracted 90.0004% (CPU Time= 0:00:06.6  MEM= 5097.7M)
Extracted 100% (CPU Time= 0:00:08.1  MEM= 5097.7M)
Number of Extracted Resistors     : 742781
Number of Extracted Ground Cap.   : 734407
Number of Extracted Coupling Cap. : 1245112
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5081.7M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.5  Real Time: 0:00:11.0  MEM: 5081.715M)
**optDesign ... cpu = 0:02:06, real = 0:01:14, mem = 4059.0M, totSessionCpu=2:26:27 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5015.29)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5382.38 CPU=0:00:12.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5382.38 CPU=0:00:14.1 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5350.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5382.4M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5034.49)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5307.74 CPU=0:00:04.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=5307.74 CPU=0:00:04.3 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:29.1 real=0:00:07.0 totSessionCpu=2:26:56 mem=5307.7M)
** Profile ** Start :  cpu=0:00:00.0, mem=5307.7M
** Profile ** Other data :  cpu=0:00:00.3, mem=5307.7M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5315.7M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5338.3M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.166  | -0.095  | -1.663  |
|           TNS (ns):| -59.838 | -24.359 | -0.095  | -35.383 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5338.3M
**optDesign ... cpu = 0:02:37, real = 0:01:23, mem = 4275.5M, totSessionCpu=2:26:59 **
**optDesign ... cpu = 0:02:37, real = 0:01:23, mem = 4275.5M, totSessionCpu=2:26:59 **
Executing marking Critical Nets1
Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:41, real = 0:01:24, mem = 4263.1M, totSessionCpu=2:27:02 **
** Profile ** Start :  cpu=0:00:00.0, mem=5003.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5003.3M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5090.7M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5011.7M
** Profile ** DRVs :  cpu=0:00:02.0, mem=5032.2M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.166  | -0.095  | -1.663  |
|           TNS (ns):| -59.838 | -24.359 | -0.095  | -35.383 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5032.2M
**optDesign ... cpu = 0:02:44, real = 0:01:28, mem = 4258.9M, totSessionCpu=2:27:06 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> optDesign -postRoute -inc
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4172.3M, totSessionCpu=2:27:06 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT)
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 10%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 20%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 30%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 40%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 50%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 60%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 70%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 80%
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT): 90%

Finished Levelizing
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT)

Starting Activity Propagation
2023-Mar-22 16:58:29 (2023-Mar-22 23:58:29 GMT)
2023-Mar-22 16:58:30 (2023-Mar-22 23:58:30 GMT): 10%
2023-Mar-22 16:58:30 (2023-Mar-22 23:58:30 GMT): 20%

Finished Activity Propagation
2023-Mar-22 16:58:31 (2023-Mar-22 23:58:31 GMT)
Initializing cpe interface
**optDesign ... cpu = 0:00:15, real = 0:00:08, mem = 4512.3M, totSessionCpu=2:27:21 **
**INFO: DRVs not fixed with -incr option
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=5279.7M, init mem=5279.7M)
*info: Placed = 76382          (Fixed = 135)
*info: Unplaced = 0           
Placement Density:97.40%(309860/318118)
Placement Density (including fixed std cells):97.40%(309860/318118)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.4, real=0:00:00.0; mem=5276.0M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
**INFO: setOptMode -fixDRC false -> DRV Optimization will not be done as part of the Optimization.
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 39824

Instance distribution across the VT partitions:

 LVT : inst = 11549 (29.0%), cells = 335 (41.31%)
   Lib tcbn65gpluswc        : inst = 11549 (29.0%)

 HVT : inst = 28275 (71.0%), cells = 461 (56.84%)
   Lib tcbn65gpluswc        : inst = 28275 (71.0%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76382 and nets=41790 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5269.7M)
Extracted 10.0004% (CPU Time= 0:00:01.7  MEM= 5338.6M)
Extracted 20.0005% (CPU Time= 0:00:02.0  MEM= 5338.6M)
Extracted 30.0004% (CPU Time= 0:00:02.3  MEM= 5338.6M)
Extracted 40.0005% (CPU Time= 0:00:02.6  MEM= 5338.6M)
Extracted 50.0004% (CPU Time= 0:00:03.1  MEM= 5342.6M)
Extracted 60.0005% (CPU Time= 0:00:03.8  MEM= 5342.6M)
Extracted 70.0004% (CPU Time= 0:00:05.4  MEM= 5342.6M)
Extracted 80.0005% (CPU Time= 0:00:06.0  MEM= 5342.6M)
Extracted 90.0004% (CPU Time= 0:00:06.4  MEM= 5342.6M)
Extracted 100% (CPU Time= 0:00:07.8  MEM= 5342.6M)
Number of Extracted Resistors     : 742781
Number of Extracted Ground Cap.   : 734407
Number of Extracted Coupling Cap. : 1245112
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5310.6M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.1  Real Time: 0:00:10.0  MEM: 5310.590M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 8 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Multi-CPU acceleration using 8 CPU(s).
*** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
Multithreaded Timing Analysis is initialized with 8 threads

Starting delay calculation for Hold views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=0)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
End delay calculation. (MEM=151.973 CPU=0:00:07.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=151.973 CPU=0:00:08.6 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:02.0 totSessionCpu=0:02:09 mem=120.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:15.0 real=0:00:04.0 totSessionCpu=0:02:09 mem=120.0M ***
*** QThread HoldInit [finish] : cpu/real = 0:00:16.4/0:00:05.0 (3.3), mem = 150.5M

_______________________________________________________________________
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5290.86)
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5626.79 CPU=0:00:12.3 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5626.79 CPU=0:00:13.6 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5594.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5626.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5283.91)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41728. 
Total number of fetched objects 41728
AAE_INFO-618: Total number of nets in the design is 41790,  13.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=5557.15 CPU=0:00:04.2 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5557.15 CPU=0:00:04.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:27.0 real=0:00:07.0 totSessionCpu=2:28:18 mem=5557.2M)
** Profile ** Start :  cpu=0:00:00.0, mem=5557.2M
** Profile ** Other data :  cpu=0:00:00.2, mem=5557.2M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5565.2M
** Profile ** DRVs :  cpu=0:00:01.0, mem=5587.7M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.663  | -1.166  | -0.095  | -1.663  |
|           TNS (ns):| -59.838 | -24.359 | -0.095  | -35.383 |
|    Violating Paths:|   251   |   228   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.473%
       (97.411% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:01:14, real = 0:00:35, mem = 4525.9M, totSessionCpu=2:28:20 **
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
*** Timing NOT met, worst failing slack is -1.663
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 177 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:28:25.1/0:49:27.2 (3.0), mem = 5253.2M
(I,S,L,T): WC_VIEW: 104.417, 32.9887, 2.05175, 139.458
*info: 177 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.663 TNS Slack -59.837 Density 97.41
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.663|-35.383|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-1.166|-24.358|
|HEPG      |-1.166|-24.454|
|All Paths |-1.663|-59.837|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.166|   -1.663| -24.454|  -59.837|    97.41%|   0:00:01.0| 5614.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 15 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.087|   -1.886| -23.711|  -59.572|    97.41%|   0:00:06.0| 6021.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.069|   -1.886| -23.644|  -59.506|    97.41%|   0:00:01.0| 6021.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.061|   -1.886| -23.600|  -59.461|    97.41%|   0:00:00.0| 6021.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.046|   -1.886| -23.596|  -59.458|    97.42%|   0:00:00.0| 6021.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__2_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 0 and inserted 11 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.997|   -1.941| -22.908|  -59.180|    97.42%|   0:00:05.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.985|   -1.941| -22.887|  -59.159|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.984|   -1.941| -22.882|  -59.154|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -0.976|   -1.941| -22.863|  -59.135|    97.42%|   0:00:01.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.968|   -1.941| -22.852|  -59.124|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -0.965|   -1.941| -22.818|  -59.090|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -0.960|   -1.941| -22.784|  -59.056|    97.41%|   0:00:01.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.952|   -1.941| -22.718|  -58.990|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.952|   -1.941| -22.678|  -58.951|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.940|   -1.941| -22.569|  -58.841|    97.42%|   0:00:01.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.939|   -1.941| -22.555|  -58.827|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.929|   -1.941| -22.504|  -58.776|    97.42%|   0:00:01.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.926|   -1.941| -22.445|  -58.717|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.926|   -1.941| -22.444|  -58.716|    97.42%|   0:00:00.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.918|   -1.941| -22.339|  -58.611|    97.43%|   0:00:01.0| 6027.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.916|   -1.941| -22.314|  -58.586|    97.43%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.908|   -1.941| -22.234|  -58.506|    97.43%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.908|   -1.941| -22.233|  -58.505|    97.43%|   0:00:01.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.901|   -1.941| -22.165|  -58.437|    97.43%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.897|   -1.941| -22.128|  -58.401|    97.43%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.888|   -1.941| -22.019|  -58.292|    97.44%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -0.886|   -1.941| -21.987|  -58.259|    97.44%|   0:00:01.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.879|   -1.941| -21.931|  -58.203|    97.44%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.879|   -1.941| -21.917|  -58.189|    97.44%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.850|  -58.122|    97.44%|   0:00:01.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.848|  -58.120|    97.44%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.830|  -58.102|    97.44%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.816|  -58.088|    97.45%|   0:00:01.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.816|  -58.088|    97.45%|   0:00:00.0| 6035.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:51.0 real=0:00:22.0 mem=6035.8M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:51.0 real=0:00:22.0 mem=6035.8M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.941|-36.272|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.874|-21.720|
|HEPG      |-0.874|-21.816|
|All Paths |-1.941|-58.088|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.941 TNS Slack -58.088 Density 97.45
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 125 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.941|-36.272|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.874|-21.725|
|HEPG      |-0.874|-21.820|
|All Paths |-1.941|-58.093|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:52.4 real=0:00:23.0 mem=6035.8M) ***
(I,S,L,T): WC_VIEW: 104.47, 33.0486, 2.05367, 139.572
*** SetupOpt [finish] : cpu/real = 0:01:06.3/0:00:36.4 (1.8), totSession cpu/real = 2:29:31.4/0:50:03.6 (3.0), mem = 5826.3M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:29:32 mem=5826.3M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.3 REAL: 0:00:02.0 MEM: 5826.3MB
Summary Report:
Instances move: 0 (out of 39781 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5826.3MB
*** Finished refinePlace (2:29:35 mem=5826.3M) ***
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:29:35.6/0:50:06.3 (3.0), mem = 5446.3M
(I,S,L,T): WC_VIEW: 104.47, 33.0485, 2.05367, 139.572
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.941 TNS Slack -58.093 Density 97.46
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.941|-36.272|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.874|-21.725|
|HEPG      |-0.874|-21.820|
|All Paths |-1.941|-58.093|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.874|   -1.941| -21.820|  -58.093|    97.46%|   0:00:00.0| 5657.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -0.874|   -1.941| -21.811|  -58.083|    97.46%|   0:00:01.0| 5987.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.874|   -1.941| -21.803|  -58.076|    97.46%|   0:00:03.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.874|   -1.941| -21.794|  -58.066|    97.46%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.874|   -1.941| -21.785|  -58.057|    97.46%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.874|   -1.941| -21.783|  -58.055|    97.46%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -0.874|   -1.941| -21.778|  -58.051|    97.46%|   0:00:01.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.874|   -1.941| -21.777|  -58.049|    97.46%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.874|   -1.941| -21.775|  -58.048|    97.47%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.874|   -1.941| -21.767|  -58.039|    97.47%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -0.874|   -1.941| -21.765|  -58.038|    97.47%|   0:00:00.0| 6037.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
skewClock sized 1 and inserted 0 insts
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.874|   -1.941| -21.634|  -57.906|    97.47%|   0:00:04.0| 6042.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -0.874|   -1.941| -21.634|  -57.906|    97.47%|   0:00:00.0| 6042.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -0.874|   -1.941| -21.634|  -57.906|    97.47%|   0:00:00.0| 6042.2M|   WC_VIEW|  reg2reg| core2_inst/mac_array_instance/col_idx_8__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/product4_reg_reg_6_/D                          |
|  -0.874|   -1.941| -21.612|  -57.885|    97.47%|   0:00:00.0| 6042.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.874|   -1.941| -21.597|  -57.869|    97.47%|   0:00:00.0| 6042.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.874|   -1.941| -21.570|  -57.843|    97.47%|   0:00:01.0| 6042.2M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_3__fifo_instance/q5_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -0.874|   -1.941| -21.570|  -57.843|    97.47%|   0:00:00.0| 6042.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:16.9 real=0:00:11.0 mem=6042.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:17.0 real=0:00:11.0 mem=6042.2M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.941|-36.272|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.874|-21.475|
|HEPG      |-0.874|-21.570|
|All Paths |-1.941|-57.843|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.941 TNS Slack -57.843 Density 97.47
Update Timing Windows (Threshold 0.015) ...
Re Calculate Delays on 28 Nets
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.941|-36.272|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.874|-21.475|
|HEPG      |-0.874|-21.570|
|All Paths |-1.941|-57.843|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:18.0 real=0:00:12.0 mem=6042.2M) ***
(I,S,L,T): WC_VIEW: 104.488, 33.0587, 2.05414, 139.601
*** SetupOpt [finish] : cpu/real = 0:00:29.2/0:00:22.9 (1.3), totSession cpu/real = 2:30:04.9/0:50:29.2 (3.0), mem = 5832.8M
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (2:30:05 mem=5832.8M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:03.4 REAL: 0:00:02.0 MEM: 5832.7MB
Summary Report:
Instances move: 0 (out of 39784 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:03.6 REAL: 0:00:02.0 MEM: 5832.7MB
*** Finished refinePlace (2:30:09 mem=5832.7M) ***
End: GigaOpt Optimization in TNS mode
Default Rule : ""
Non Default Rules :
Worst Slack : -0.874 ns

Start Layer Assignment ...
WNS(-0.874ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 44 cadidates out of 41871.
Total Assign Layers on 0 Nets (cpu 0:00:01.4).
GigaOpt: setting up router preferences
        design wns: -0.8743
        slack threshold: 0.5757
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1249 (3.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -1.941 ns

Start Layer Assignment ...
WNS(-1.941ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)

Select 48 cadidates out of 41871.
Total Assign Layers on 0 Nets (cpu 0:00:01.4).
GigaOpt: setting up router preferences
        design wns: -1.9413
        slack threshold: -0.4913
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1249 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=5549.7M
** Profile ** Other data :  cpu=0:00:00.4, mem=5549.7M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=5549.7M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5549.7M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.941  | -0.874  | -0.095  | -1.941  |
|           TNS (ns):| -57.843 | -21.475 | -0.095  | -36.272 |
|    Violating Paths:|   244   |   221   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.529%
       (97.467% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5549.7M
**optDesign ... cpu = 0:03:11, real = 0:01:47, mem = 4668.0M, totSessionCpu=2:30:17 **
-routeWithEco false                       # bool, default=false
-routeWithEco true                        # bool, default=false, user setting
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithTimingDriven false              # bool, default=false
-routeWithSiDriven true                   # bool, default=false, user setting
-routeWithSiDriven false                  # bool, default=false, user setting
Existing Dirty Nets : 186
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 186

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -droutePostRouteSpreadWire "auto"
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#Start globalDetailRoute on Wed Mar 22 17:00:12 2023
#
#num needed restored net=0
#need_extraction net=0 (total=41871)
#Processed 274 dirty instances, 339 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
#(236 insts marked dirty, reset pre-exisiting dirty flag on 237 insts, 545 nets marked need extraction)
#NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
#Skip comparing routing design signature in db-snapshot flow
#Using multithreading with 8 threads.
#Start routing data preparation on Wed Mar 22 17:00:14 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 1.100] has 41866 nets.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 0.000] has 4 nets.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
# M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
# M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
# M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4548.34 (MB), peak = 5006.00 (MB)
#Merging special wires: starts on Wed Mar 22 17:00:17 2023 with memory = 4549.53 (MB), peak = 5006.00 (MB)
#
#Merging special wires: cpu:00:00:00, real:00:00:00, mem:4.4 GB, peak:4.9 GB --1.04 [8]--
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 220.07500 192.69000 ) on M1 for NET core1_inst/CTS_30. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 333.71500 324.10000 ) on M1 for NET normalizer_inst/CTS_3. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 452.48000 264.70000 ) on M1 for NET normalizer_inst/FE_OFN13201_n7088. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 443.10000 264.80000 ) on M1 for NET normalizer_inst/FE_OFN207_n8721. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 283.60000 304.20000 ) on M1 for NET normalizer_inst/FE_OFN13302_sum_5. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 365.40000 268.20000 ) on M1 for NET normalizer_inst/FE_OFN13439_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 482.20000 295.40000 ) on M1 for NET normalizer_inst/FE_OFN13434_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 410.92500 263.00000 ) on M1 for NET normalizer_inst/FE_OFN13478_n8852. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 402.52500 313.40000 ) on M1 for NET normalizer_inst/FE_OFN13415_n. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 442.60000 291.80000 ) on M1 for NET normalizer_inst/n10364. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 406.08000 307.90000 ) on M1 for NET normalizer_inst/n11724. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 461.40000 313.40000 ) on M1 for NET normalizer_inst/n9782. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 408.42000 322.20000 ) on M1 for NET normalizer_inst/n10935. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 401.38000 313.40000 ) on M1 for NET normalizer_inst/n10935. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 382.40000 302.60000 ) on M1 for NET normalizer_inst/n2938. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 443.20000 264.60000 ) on M1 for NET normalizer_inst/n10572. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A2 at ( 505.32500 216.20000 ) on M1 for NET normalizer_inst/n763. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 408.10000 302.49500 ) on M1 for NET normalizer_inst/n4365. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 428.70000 291.69500 ) on M1 for NET normalizer_inst/n4678. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN A1 at ( 455.00000 291.80000 ) on M1 for NET normalizer_inst/n9418. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#515 routed nets are extracted.
#    365 (0.87%) extracted nets are partially routed.
#41190 routed net(s) are imported.
#28 (0.07%) nets are without wires.
#138 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 41871.
#
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed Mar 22 17:00:18 2023
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 11.61 (MB)
#Total memory = 4550.41 (MB)
#Peak memory = 5006.00 (MB)
#
#
#Start global routing on Wed Mar 22 17:00:18 2023
#
#
#Start global routing initialization on Wed Mar 22 17:00:18 2023
#
#Number of eco nets is 383
#
#Start global routing data preparation on Wed Mar 22 17:00:18 2023
#
#Start routing resource analysis on Wed Mar 22 17:00:18 2023
#
#Routing resource analysis is done on Wed Mar 22 17:00:19 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             H        2836          80       37830    93.55%
#  M2             V        2839          84       37830     1.04%
#  M3             H        2916           0       37830     0.08%
#  M4             V        2347         576       37830     1.02%
#  M5             H        2916           0       37830     0.00%
#  M6             V        2923           0       37830     0.00%
#  M7             H         729           0       37830     0.00%
#  M8             V         730           0       37830     0.00%
#  --------------------------------------------------------------
#  Total                  18237       3.16%      302640    11.96%
#
#  232 nets (0.55%) with 1 preferred extra spacing.
#
#
#
#Global routing data preparation is done on Wed Mar 22 17:00:19 2023
#
#cpu time = 00:00:03, elapsed time = 00:00:01, memory = 4558.86 (MB), peak = 5006.00 (MB)
#
#
#Global routing initialization is done on Wed Mar 22 17:00:19 2023
#
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4560.34 (MB), peak = 5006.00 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4592.74 (MB), peak = 5006.00 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4593.48 (MB), peak = 5006.00 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4594.56 (MB), peak = 5006.00 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4598.32 (MB), peak = 5006.00 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 138 (skipped).
#Total number of routable nets = 41733.
#Total number of nets in the design = 41871.
#
#411 routable nets have only global wires.
#41322 routable nets have only detail routed wires.
#44 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#234 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                 41            3                 3             367  
#-------------------------------------------------------------------------------
#        Total                 41            3                 3             367  
#-------------------------------------------------------------------------------
#
#Routing constraints summary of the whole design:
#-------------------------------------------------------------------------------
#        Rules   Pref Extra Space   Pref Layer   Expansion Ratio   Unconstrained  
#-------------------------------------------------------------------------------
#      Default                232           46                46           41455  
#-------------------------------------------------------------------------------
#        Total                232           46                46           41455  
#-------------------------------------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2           31(0.08%)     14(0.04%)      1(0.00%)   (0.12%)
#  M3           10(0.03%)      6(0.02%)      0(0.00%)   (0.04%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     41(0.02%)     20(0.01%)      1(0.00%)   (0.02%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.01% H + 0.02% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 809210 um.
#Total half perimeter of net bounding box = 696651 um.
#Total wire length on LAYER M1 = 1545 um.
#Total wire length on LAYER M2 = 206605 um.
#Total wire length on LAYER M3 = 294675 um.
#Total wire length on LAYER M4 = 179804 um.
#Total wire length on LAYER M5 = 71423 um.
#Total wire length on LAYER M6 = 49559 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290955
#Total number of multi-cut vias = 189084 ( 65.0%)
#Total number of single cut vias = 101871 ( 35.0%)
#Up-Via Summary (total 290955):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96348 ( 69.8%)     41645 ( 30.2%)     137993
# M2              4242 (  3.7%)    110190 ( 96.3%)     114432
# M3               933 (  3.2%)     27926 ( 96.8%)      28859
# M4               249 (  3.5%)      6888 ( 96.5%)       7137
# M5                67 (  3.0%)      2159 ( 97.0%)       2226
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101871 ( 35.0%)    189084 ( 65.0%)     290955 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 195.5
#Average of max src_to_sink distance for priority net 28.8
#Average of ave src_to_sink distance for priority net 25.8
#Max overcon = 3 tracks.
#Total overcon = 0.02%.
#Worst layer Gcell overcon rate = 0.04%.
#
#Global routing statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:05
#Increased memory = 51.76 (MB)
#Total memory = 4602.18 (MB)
#Peak memory = 5006.00 (MB)
#
#Finished global routing on Wed Mar 22 17:00:23 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4571.96 (MB), peak = 5006.00 (MB)
#Start Track Assignment.
#Done with 146 horizontal wires in 2 hboxes and 131 vertical wires in 2 hboxes.
#Done with 19 horizontal wires in 2 hboxes and 16 vertical wires in 2 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 809584 um.
#Total half perimeter of net bounding box = 696651 um.
#Total wire length on LAYER M1 = 1600 um.
#Total wire length on LAYER M2 = 206672 um.
#Total wire length on LAYER M3 = 294820 um.
#Total wire length on LAYER M4 = 179856 um.
#Total wire length on LAYER M5 = 71458 um.
#Total wire length on LAYER M6 = 49579 um.
#Total wire length on LAYER M7 = 2161 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 290955
#Total number of multi-cut vias = 189084 ( 65.0%)
#Total number of single cut vias = 101871 ( 35.0%)
#Up-Via Summary (total 290955):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96348 ( 69.8%)     41645 ( 30.2%)     137993
# M2              4242 (  3.7%)    110190 ( 96.3%)     114432
# M3               933 (  3.2%)     27926 ( 96.8%)      28859
# M4               249 (  3.5%)      6888 ( 96.5%)       7137
# M5                67 (  3.0%)      2159 ( 97.0%)       2226
# M6                18 ( 10.9%)       147 ( 89.1%)        165
# M7                14 (  9.8%)       129 ( 90.2%)        143
#-----------------------------------------------------------
#               101871 ( 35.0%)    189084 ( 65.0%)     290955 
#
#cpu time = 00:00:08, elapsed time = 00:00:06, memory = 4679.16 (MB), peak = 5006.00 (MB)
#
#number of short segments in preferred routing layers
#	M3        M4        Total 
#	23        21        44        
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:17
#Increased memory = 141.14 (MB)
#Total memory = 4679.93 (MB)
#Peak memory = 5006.00 (MB)
#Using multithreading with 8 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 2.6% of the total area was rechecked for DRC, and 9.9% required routing.
#   number of violations = 101
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            8        2        3        5        0       18
#	M2            8        6       41        1        1       57
#	M3            1        1       14        0        0       16
#	M4            0        0        6        0        0        6
#	M5            0        0        3        0        0        3
#	M6            0        0        1        0        0        1
#	Totals       17        9       68        6        1      101
#236 out of 76463 instances (0.3%) need to be verified(marked ipoed), dirty area = 0.2%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 101
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
#	M1            8        2        3        5        0       18
#	M2            8        6       41        1        1       57
#	M3            1        1       14        0        0       16
#	M4            0        0        6        0        0        6
#	M5            0        0        3        0        0        3
#	M6            0        0        1        0        0        1
#	Totals       17        9       68        6        1      101
#cpu time = 00:00:28, elapsed time = 00:00:04, memory = 4916.61 (MB), peak = 5006.00 (MB)
#start 1st optimization iteration ...
#   number of violations = 21
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        2        3
#	M3            0       10       10
#	M4            0        6        6
#	M5            0        1        1
#	M6            0        1        1
#	Totals        1       20       21
#cpu time = 00:00:04, elapsed time = 00:00:01, memory = 4967.79 (MB), peak = 5006.00 (MB)
#start 2nd optimization iteration ...
#   number of violations = 17
#
#    By Layer and Type :
#	         MetSpc    Short   Totals
#	M1            0        0        0
#	M2            1        2        3
#	M3            0        6        6
#	M4            0        6        6
#	M5            0        1        1
#	M6            0        1        1
#	Totals        1       16       17
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4967.63 (MB), peak = 5006.00 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4973.79 (MB), peak = 5006.00 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 809222 um.
#Total half perimeter of net bounding box = 696651 um.
#Total wire length on LAYER M1 = 1504 um.
#Total wire length on LAYER M2 = 206434 um.
#Total wire length on LAYER M3 = 294643 um.
#Total wire length on LAYER M4 = 179915 um.
#Total wire length on LAYER M5 = 71525 um.
#Total wire length on LAYER M6 = 49604 um.
#Total wire length on LAYER M7 = 2160 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 291576
#Total number of multi-cut vias = 187965 ( 64.5%)
#Total number of single cut vias = 103611 ( 35.5%)
#Up-Via Summary (total 291576):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96703 ( 70.1%)     41342 ( 29.9%)     138045
# M2              5094 (  4.4%)    109624 ( 95.6%)     114718
# M3              1248 (  4.3%)     27782 ( 95.7%)      29030
# M4               407 (  5.6%)      6811 ( 94.4%)       7218
# M5               121 (  5.4%)      2135 ( 94.6%)       2256
# M6                23 ( 13.9%)       143 ( 86.1%)        166
# M7                15 ( 10.5%)       128 ( 89.5%)        143
#-----------------------------------------------------------
#               103611 ( 35.5%)    187965 ( 64.5%)     291576 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:40
#Elapsed time = 00:00:08
#Increased memory = -98.45 (MB)
#Total memory = 4581.67 (MB)
#Peak memory = 5006.00 (MB)
#
#start routing for process antenna violation fix ...
#cpu time = 00:00:02, elapsed time = 00:00:01, memory = 4583.73 (MB), peak = 5006.00 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 809222 um.
#Total half perimeter of net bounding box = 696651 um.
#Total wire length on LAYER M1 = 1504 um.
#Total wire length on LAYER M2 = 206434 um.
#Total wire length on LAYER M3 = 294643 um.
#Total wire length on LAYER M4 = 179915 um.
#Total wire length on LAYER M5 = 71525 um.
#Total wire length on LAYER M6 = 49604 um.
#Total wire length on LAYER M7 = 2160 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 291576
#Total number of multi-cut vias = 187965 ( 64.5%)
#Total number of single cut vias = 103611 ( 35.5%)
#Up-Via Summary (total 291576):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96703 ( 70.1%)     41342 ( 29.9%)     138045
# M2              5094 (  4.4%)    109624 ( 95.6%)     114718
# M3              1248 (  4.3%)     27782 ( 95.7%)      29030
# M4               407 (  5.6%)      6811 ( 94.4%)       7218
# M5               121 (  5.4%)      2135 ( 94.6%)       2256
# M6                23 ( 13.9%)       143 ( 86.1%)        166
# M7                15 ( 10.5%)       128 ( 89.5%)        143
#-----------------------------------------------------------
#               103611 ( 35.5%)    187965 ( 64.5%)     291576 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total number of nets with non-default rule or having extra spacing = 232
#Total wire length = 809222 um.
#Total half perimeter of net bounding box = 696651 um.
#Total wire length on LAYER M1 = 1504 um.
#Total wire length on LAYER M2 = 206434 um.
#Total wire length on LAYER M3 = 294643 um.
#Total wire length on LAYER M4 = 179915 um.
#Total wire length on LAYER M5 = 71525 um.
#Total wire length on LAYER M6 = 49604 um.
#Total wire length on LAYER M7 = 2160 um.
#Total wire length on LAYER M8 = 3437 um.
#Total number of vias = 291576
#Total number of multi-cut vias = 187965 ( 64.5%)
#Total number of single cut vias = 103611 ( 35.5%)
#Up-Via Summary (total 291576):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1             96703 ( 70.1%)     41342 ( 29.9%)     138045
# M2              5094 (  4.4%)    109624 ( 95.6%)     114718
# M3              1248 (  4.3%)     27782 ( 95.7%)      29030
# M4               407 (  5.6%)      6811 ( 94.4%)       7218
# M5               121 (  5.4%)      2135 ( 94.6%)       2256
# M6                23 ( 13.9%)       143 ( 86.1%)        166
# M7                15 ( 10.5%)       128 ( 89.5%)        143
#-----------------------------------------------------------
#               103611 ( 35.5%)    187965 ( 64.5%)     291576 
#
#Total number of DRC violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:44
#Elapsed time = 00:00:10
#Increased memory = -92.64 (MB)
#Total memory = 4587.48 (MB)
#Peak memory = 5006.00 (MB)
#Skip updating routing design signature in db-snapshot flow
#
#globalDetailRoute statistics:
#Cpu time = 00:01:14
#Elapsed time = 00:00:30
#Increased memory = -147.00 (MB)
#Total memory = 4521.03 (MB)
#Peak memory = 5006.00 (MB)
#Number of warnings = 21
#Total number of warnings = 52
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed Mar 22 17:00:42 2023
#
**optDesign ... cpu = 0:04:25, real = 0:02:18, mem = 4339.8M, totSessionCpu=2:31:31 **
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false, user setting
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
New Signature Flow (restoreNanoRouteOptions) ....
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76463 and nets=41871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5313.9M)
Extracted 10.0005% (CPU Time= 0:00:01.9  MEM= 5366.8M)
Extracted 20.0005% (CPU Time= 0:00:02.2  MEM= 5366.8M)
Extracted 30.0005% (CPU Time= 0:00:02.6  MEM= 5366.8M)
Extracted 40.0005% (CPU Time= 0:00:02.9  MEM= 5366.8M)
Extracted 50.0005% (CPU Time= 0:00:03.6  MEM= 5370.8M)
Extracted 60.0005% (CPU Time= 0:00:04.4  MEM= 5370.8M)
Extracted 70.0005% (CPU Time= 0:00:06.2  MEM= 5370.8M)
Extracted 80.0005% (CPU Time= 0:00:06.9  MEM= 5370.8M)
Extracted 90.0005% (CPU Time= 0:00:07.4  MEM= 5370.8M)
Extracted 100% (CPU Time= 0:00:08.9  MEM= 5370.8M)
Number of Extracted Resistors     : 744521
Number of Extracted Ground Cap.   : 735886
Number of Extracted Coupling Cap. : 1248484
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.3  MEM= 5354.8M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:12.6  Real Time: 0:00:12.0  MEM: 5347.520M)
**optDesign ... cpu = 0:04:38, real = 0:02:30, mem = 4341.5M, totSessionCpu=2:31:44 **
Starting delay calculation for Setup views
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5375.86)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5757.94 CPU=0:00:13.5 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5757.94 CPU=0:00:15.4 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5725.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5757.9M)
Starting SI iteration 2
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5404.05)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41809. 
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  13.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=5677.3 CPU=0:00:04.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5677.3 CPU=0:00:05.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:32.5 real=0:00:09.0 totSessionCpu=2:32:16 mem=5677.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=5677.3M
** Profile ** Other data :  cpu=0:00:00.3, mem=5677.3M
** Profile ** Overall slacks :  cpu=0:00:01.0, mem=5685.3M
** Profile ** DRVs :  cpu=0:00:01.1, mem=5707.8M

------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.923  | -0.890  | -0.095  | -1.923  |
|           TNS (ns):| -57.822 | -21.562 | -0.095  | -36.165 |
|    Violating Paths:|   248   |   225   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.529%
       (97.467% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5707.8M
**optDesign ... cpu = 0:05:13, real = 0:02:41, mem = 4570.5M, totSessionCpu=2:32:19 **
**optDesign ... cpu = 0:05:13, real = 0:02:41, mem = 4570.5M, totSessionCpu=2:32:19 **
Executing marking Critical Nets1
*** Timing NOT met, worst failing slack is -1.923
*** Check timing (0:00:00.1)
Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 2:32:19.5/0:51:31.6 (3.0), mem = 5403.8M
(I,S,L,T): WC_VIEW: 104.488, 33.0567, 2.05414, 139.599
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 138 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.923 TNS Slack -57.822 Density 97.47
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.923|-36.165|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.890|-21.562|
|HEPG      |-0.890|-21.657|
|All Paths |-1.923|-57.822|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.890|   -1.923| -21.657|  -57.822|    97.47%|   0:00:01.0| 5733.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -0.890|   -1.923| -21.657|  -57.822|    97.47%|   0:00:00.0| 5848.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -0.890|   -1.923| -21.657|  -57.822|    97.47%|   0:00:01.0| 5848.1M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_7__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_3_/D                                       |
|  -0.890|   -1.923| -21.657|  -57.822|    97.47%|   0:00:00.0| 5848.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.2 real=0:00:02.0 mem=5848.1M) ***
Checking setup slack degradation ...

*** Finished Optimize Step Cumulative (cpu=0:00:02.6 real=0:00:02.0 mem=5848.1M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.923|-36.165|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.890|-21.562|
|HEPG      |-0.890|-21.657|
|All Paths |-1.923|-57.822|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-1.923|-36.165|
|reg2cgate |-0.096| -0.096|
|reg2reg   |-0.890|-21.562|
|HEPG      |-0.890|-21.657|
|All Paths |-1.923|-57.822|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 45 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish Post Route Setup Fixing (cpu=0:00:03.4 real=0:00:02.0 mem=5848.1M) ***
(I,S,L,T): WC_VIEW: 104.488, 33.0567, 2.05414, 139.599
*** SetupOpt [finish] : cpu/real = 0:00:15.7/0:00:14.8 (1.1), totSession cpu/real = 2:32:35.2/0:51:46.4 (2.9), mem = 5640.1M
End: GigaOpt Optimization in post-eco TNS mode
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:05:29, real = 0:02:56, mem = 4737.2M, totSessionCpu=2:32:35 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:01, real=0:00:01, mem=5453.61M, totSessionCpu=2:32:37).
**optDesign ... cpu = 0:05:31, real = 0:02:57, mem = 4736.4M, totSessionCpu=2:32:37 **

Latch borrow mode reset to max_borrow
<optDesign CMD> Restore Using all VT Cells
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:05:34, real = 0:02:57, mem = 4723.6M, totSessionCpu=2:32:40 **
** Profile ** Start :  cpu=0:00:00.0, mem=5423.1M
** Profile ** Other data :  cpu=0:00:00.3, mem=5423.1M
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=5510.5M
** Profile ** Total reports :  cpu=0:00:00.6, mem=5433.5M
** Profile ** DRVs :  cpu=0:00:02.2, mem=5454.1M

------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.923  | -0.890  | -0.095  | -1.923  |
|           TNS (ns):| -57.822 | -21.562 | -0.095  | -36.165 |
|    Violating Paths:|   248   |   225   |    1    |   22    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 55.529%
       (97.467% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5454.1M
**optDesign ... cpu = 0:05:38, real = 0:03:02, mem = 4703.6M, totSessionCpu=2:32:44 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
cleaningup cpe interface
cleaningup cpe interface
Info: Destroy the CCOpt slew target map.
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 17:01:26, mem=4620.4M)
% Begin Save ccopt configuration ... (date=03/22 17:01:26, mem=4620.4M)
% End Save ccopt configuration ... (date=03/22 17:01:26, total cpu=0:00:00.4, real=0:00:01.0, peak res=4620.5M, current mem=4620.5M)
% Begin Save netlist data ... (date=03/22 17:01:27, mem=4620.5M)
Writing Binary DB to route.enc.dat/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 17:01:27, total cpu=0:00:00.2, real=0:00:00.0, peak res=4621.6M, current mem=4621.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file route.enc.dat/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 17:01:27, mem=4622.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 17:01:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=4622.5M, current mem=4622.5M)
Saving scheduling_file.cts.8083 in route.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 17:01:27, mem=4629.9M)
% End Save clock tree data ... (date=03/22 17:01:28, total cpu=0:00:00.1, real=0:00:00.0, peak res=4629.9M, current mem=4629.9M)
Saving preference file route.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file route.enc.dat/dualcore.pg.gz
Saving property file route.enc.dat/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=5458.9M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5450.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.9 real=0:00:01.0 mem=5434.9M) ***
TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file route.enc.dat/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 17:01:30, mem=4630.3M)
% End Save power constraints data ... (date=03/22 17:01:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=4630.3M, current mem=4630.3M)
Cmin Cmax
Generated self-contained design route.enc.dat
#% End save design ... (date=03/22 17:01:32, total cpu=0:00:05.6, real=0:00:06.0, peak res=4630.5M, current mem=4630.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 5393.9) ***

**WARN: (IMPVFG-257):	verifyGeometry command is replaced by verify_drc command. It still works in this release but will be removed in future release. Please update your script to use the new command.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2880
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 8 CPU(s).
Saving Drc markers ...
... No Drc file written since there is no markers found.
VG: elapsed time: 14.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 22
  Overlap     : 0
End Summary

  Verification Complete : 22 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:40.1  MEM: 1094.1M)

<CMD> verifyConnectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed Mar 22 17:01:46 2023

Design Name: dualcore
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (584.6000, 583.4000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 8 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Wed Mar 22 17:01:47 2023
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: 0.000M)

<CMD> report_timing -max_paths 5 > ${design}.post_route.timing.rpt
<CMD> report_power -outfile dualcore.post_route.power.rpt
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4810.45MB/6648.21MB/5001.63MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4810.45MB/6648.21MB/5001.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4810.45MB/6648.21MB/5001.63MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT)
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 10%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 20%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 30%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 40%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 50%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 60%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 70%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 80%
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT): 90%

Finished Levelizing
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT)

Starting Activity Propagation
2023-Mar-22 17:01:49 (2023-Mar-23 00:01:49 GMT)
2023-Mar-22 17:01:50 (2023-Mar-23 00:01:50 GMT): 10%
2023-Mar-22 17:01:50 (2023-Mar-23 00:01:50 GMT): 20%

Finished Activity Propagation
2023-Mar-22 17:01:50 (2023-Mar-23 00:01:50 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=4810.46MB/6648.21MB/5001.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 17:01:51 (2023-Mar-23 00:01:51 GMT)
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 10%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 20%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 30%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 40%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 50%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 60%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 70%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 80%
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT): 90%

Finished Calculating power
2023-Mar-22 17:01:52 (2023-Mar-23 00:01:52 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=4833.45MB/6746.55MB/5001.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4833.45MB/6746.55MB/5001.63MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4833.45MB/6746.55MB/5001.63MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4833.45MB/6746.55MB/5001.63MB)
Begin Static Power Report Generation
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      107.23661481 	   68.7489%
Total Switching Power:      46.60981504 	   29.8813%
Total Leakage Power:         2.13661451 	    1.3698%
Total Power:               155.98304459
-----------------------------------------------------------------------------------------
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4876.21MB/6799.05MB/5001.63MB)


Output file is .//dualcore.post_route.power.rpt.
<CMD> summaryReport -nohtml -outfile dualcore.post_route.summary.rpt
Start to collect the design information.
Build netlist information for Cell dualcore.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file dualcore.post_route.summary.rpt.
<CMD> streamOut dualcore.gds2
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 2000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    170                             COMP
    171                          DIEAREA
    8                                 M1
    9                                 M1
    10                                M1
    11                                M1
    14                                M1
    12                                M1
    13                                M1
    15                                M1
    16                                M1
    17                                M1
    29                                M2
    30                                M2
    31                                M2
    32                                M2
    35                                M2
    33                                M2
    34                                M2
    36                                M2
    37                                M2
    38                                M2
    50                                M3
    51                                M3
    52                                M3
    53                                M3
    56                                M3
    54                                M3
    55                                M3
    57                                M3
    58                                M3
    59                                M3
    71                                M4
    72                                M4
    73                                M4
    74                                M4
    77                                M4
    75                                M4
    76                                M4
    78                                M4
    79                                M4
    80                                M4
    92                                M5
    93                                M5
    94                                M5
    95                                M5
    98                                M5
    96                                M5
    97                                M5
    99                                M5
    100                               M5
    101                               M5
    113                               M6
    114                               M6
    115                               M6
    116                               M6
    119                               M6
    117                               M6
    118                               M6
    120                               M6
    121                               M6
    122                               M6
    134                               M7
    135                               M7
    136                               M7
    137                               M7
    140                               M7
    138                               M7
    139                               M7
    141                               M7
    142                               M7
    143                               M7
    155                               M8
    156                               M8
    157                               M8
    158                               M8
    161                               M8
    159                               M8
    160                               M8
    162                               M8
    163                               M8
    164                               M8
    1                                 CO
    2                                 CO
    5                                 CO
    3                                 CO
    4                                 CO
    6                                 CO
    7                                 CO
    22                              VIA1
    23                              VIA1
    26                              VIA1
    24                              VIA1
    25                              VIA1
    27                              VIA1
    28                              VIA1
    43                              VIA2
    44                              VIA2
    47                              VIA2
    45                              VIA2
    46                              VIA2
    48                              VIA2
    49                              VIA2
    64                              VIA3
    65                              VIA3
    68                              VIA3
    66                              VIA3
    67                              VIA3
    69                              VIA3
    70                              VIA3
    85                              VIA4
    86                              VIA4
    89                              VIA4
    87                              VIA4
    88                              VIA4
    90                              VIA4
    91                              VIA4
    106                             VIA5
    107                             VIA5
    110                             VIA5
    108                             VIA5
    109                             VIA5
    111                             VIA5
    112                             VIA5
    127                             VIA6
    128                             VIA6
    131                             VIA6
    129                             VIA6
    130                             VIA6
    132                             VIA6
    133                             VIA6
    148                             VIA7
    149                             VIA7
    152                             VIA7
    150                             VIA7
    151                             VIA7
    153                             VIA7
    154                             VIA7
    18                                M1
    19                                M1
    20                                M1
    21                                M1
    39                                M2
    40                                M2
    41                                M2
    42                                M2
    60                                M3
    61                                M3
    62                                M3
    63                                M3
    81                                M4
    82                                M4
    83                                M4
    84                                M4
    102                               M5
    103                               M5
    104                               M5
    105                               M5
    123                               M6
    124                               M6
    125                               M6
    126                               M6
    144                               M7
    145                               M7
    146                               M7
    147                               M7
    165                               M8
    166                               M8
    167                               M8
    168                               M8


Stream Out Information Processed for GDS version 3:
Units: 2000 DBU

Object                             Count
----------------------------------------
Instances                          76463

Ports/Pins                           304
    metal layer M2                   202
    metal layer M3                   102

Nets                              451927
    metal layer M1                  3286
    metal layer M2                240353
    metal layer M3                144844
    metal layer M4                 46308
    metal layer M5                 12756
    metal layer M6                  4014
    metal layer M7                   264
    metal layer M8                   102

    Via Instances                 291576

Special Nets                         990
    metal layer M1                   946
    metal layer M2                     4
    metal layer M4                    40

    Via Instances                  19716

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                               42039
    metal layer M1                  1265
    metal layer M2                 29534
    metal layer M3                 10018
    metal layer M4                   952
    metal layer M5                   181
    metal layer M6                    84
    metal layer M7                     4
    metal layer M8                     1


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> write_lef_abstract dualcore.lef
<CMD> defOut -netlist -routing dualcore.def
Writing DEF file 'dualcore.def', current time is Wed Mar 22 17:01:57 2023 ...
unitPerMicron=2000, dbgMicronPerDBU=0.000500, unitPerDBU=1.000000
DEF file 'dualcore.def' is written, current time is Wed Mar 22 17:02:01 2023 ...
<CMD> saveNetlist dualcore.pnr.v
Writing Netlist "dualcore.pnr.v" ...
<CMD> setAnalysisMode -setup
**WARN: (IMPTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
<CMD> set_analysis_view -setup WC_VIEW -hold WC_VIEW
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. New set of RC Corners are a subset of previous MMMC setup and the RC setup information for the new set has remained same. Therefore, parasitic data in the tool brought as per previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcO5ubs9/modes/CON/CON.sdc' ...
Current (total cpu=2:33:51, real=0:52:33, peak res=6510.7M, current mem=4187.6M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4203.7M, current mem=4203.7M)
Current (total cpu=2:33:51, real=0:52:34, peak res=6510.7M, current mem=4203.7M)
Reading latency file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcO5ubs9/views/WC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view WC_VIEW -format dotlib ${design}_WC.lib
AAE DB initialization (MEM=5207.49 CPU=0:00:00.1 REAL=0:00:01.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5337.91)
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5786.67 CPU=0:00:12.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5703.59 CPU=0:00:14.5 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5671.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5703.6M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5422.59)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41809. 
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=5695.84 CPU=0:00:06.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5695.84 CPU=0:00:06.3 REAL=0:00:01.0)
TAMODEL Cpu User Time =   30.2 sec
TAMODEL Memory Usage  =    6.0 MB
<CMD> write_sdf -view WC_VIEW ${design}_WC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5691.63)
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5742.92 CPU=0:00:12.0 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5742.92 CPU=0:00:13.1 REAL=0:00:02.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5710.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5742.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5432.92)
Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 41809. 
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  14.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=5706.16 CPU=0:00:05.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5706.16 CPU=0:00:06.0 REAL=0:00:02.0)
<CMD> setAnalysisMode -hold
**WARN: (IMPTCM-70):	Option "-hold" for command setAnalysisMode is obsolete and has been replaced by "-checkType hold". The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType hold".
<CMD> set_analysis_view -setup BC_VIEW -hold BC_VIEW
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'BC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-3503):	The corner setup has changed in the MMMC flow. New RC corners 'Cmin' have been added, therefore, no parasitic data exists for them. As a result, the parasitic data in the tool from the previous setup is deleted. Extract or restore the parasitic data for all the current corners by calling 'extractRC/spefIn'.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcAh3Aw1/modes/CON/CON.sdc' ...
Current (total cpu=2:35:24, real=0:53:25, peak res=6510.7M, current mem=4205.4M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4221.5M, current mem=4221.5M)
Current (total cpu=2:35:24, real=0:53:25, peak res=6510.7M, current mem=4221.5M)
Reading latency file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcAh3Aw1/views/BC_VIEW/latency.sdc' ...
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
<CMD> do_extract_model -view BC_VIEW -format dotlib ${design}_BC.lib
AAE DB initialization (MEM=5192.43 CPU=0:00:00.1 REAL=0:00:00.0) 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76463 and nets=41871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5186.4M)
Extracted 10.0005% (CPU Time= 0:00:01.6  MEM= 5263.3M)
Extracted 20.0005% (CPU Time= 0:00:01.9  MEM= 5263.3M)
Extracted 30.0005% (CPU Time= 0:00:02.2  MEM= 5263.3M)
Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 5263.3M)
Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 5263.3M)
Extracted 60.0005% (CPU Time= 0:00:03.4  MEM= 5267.3M)
Extracted 70.0005% (CPU Time= 0:00:04.9  MEM= 5267.3M)
Extracted 80.0005% (CPU Time= 0:00:05.5  MEM= 5267.3M)
Extracted 90.0005% (CPU Time= 0:00:05.9  MEM= 5267.3M)
Extracted 100% (CPU Time= 0:00:07.3  MEM= 5267.3M)
Number of Extracted Resistors     : 744521
Number of Extracted Ground Cap.   : 735886
Number of Extracted Coupling Cap. : 1248460
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5251.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:10.8  Real Time: 0:00:10.0  MEM: 5251.320M)
Start delay calculation (fullDC) (8 T). (MEM=5346.67)
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5800.43 CPU=0:00:11.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5717.36 CPU=0:00:14.1 REAL=0:00:04.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5685.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5717.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5417.36)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41809. 
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=5690.6 CPU=0:00:02.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5690.6 CPU=0:00:02.8 REAL=0:00:01.0)
TAMODEL Cpu User Time =   25.9 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> write_sdf -view BC_VIEW ${design}_BC.sdf
**WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (8 T). (MEM=5690.39)
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  99.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=5741.68 CPU=0:00:10.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=5741.68 CPU=0:00:12.0 REAL=0:00:03.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5709.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.3, REAL = 0:00:00.0, MEM = 5741.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (8 T). (MEM=5424.68)
Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 41809. 
Total number of fetched objects 41809
AAE_INFO-618: Total number of nets in the design is 41871,  7.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=5697.93 CPU=0:00:02.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5697.93 CPU=0:00:02.9 REAL=0:00:01.0)
<CMD> setMultiCpuUsage -localCpu 8
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ../dualcore.out.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell dualcore
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
Saving CCOpt state...
Saving CCOpt state done.
CCOpt state has been saved. Subsequent CCOpt commands will cause this data to be restored.
**WARN: (IMPCCOPT-2231):	CCOpt data structures have been affected by updating library set.

<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Reading timing constraints file '../dualcore.sdc' ...
Current (total cpu=3:04:43, real=3:41:50, peak res=6510.7M, current mem=4294.5M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'clk2' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ../dualcore.sdc, Line 15).

INFO (CTE): Reading of timing constraints file ../dualcore.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:01.0, peak res=4311.3M, current mem=4311.3M)
Current (total cpu=3:04:44, real=3:41:51, peak res=6510.7M, current mem=4311.3M)
Reading latency file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcNxPkpb/views/BC_VIEW/latency.sdc' ...
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
The existing analysis_view 'WC_VIEW' has been replaced with new attributes.
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
The existing analysis_view 'BC_VIEW' has been replaced with new attributes.
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**WARN: (IMPSYT-7329):	Cannot load design with init_design, after design is already in memory.  This command is skipped.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSYT-7329          1  Cannot load design with init_design, aft...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
##  Process: 65            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Flip instance CTS_ccl_a_buf_00168 to match row orient.
Flip instance CTS_ccl_a_buf_00377 to match row orient.
Flip instance CTS_cdb_buf_00406 to match row orient.
Flip instance gclk_inst1/U3 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00346 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00330 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00326 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00308 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00282 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00374 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00352 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00334 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00328 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00280 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00268 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00372 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00306 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00298 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00266 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00316 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00286 to match row orient.
Flip instance core1_inst/CTS_ccl_a_buf_00258 to match row orient.
Flip instance core1_inst/mac_array_instance/CTS_ccl_a_buf_00354 to match row orient.
Flip instance core1_inst/mac_array_instance/CTS_ccl_a_buf_00336 to match row orient.
Flip instance core1_inst/mac_array_instance/CTS_ccl_a_buf_00314 to match row orient.
Flip instance core1_inst/kmem_instance/CTS_ccl_a_buf_00288 to match row orient.
Flip instance core1_inst/kmem_instance/CTS_ccl_a_buf_00278 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00320 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00348 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00344 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00340 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00318 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00274 to match row orient.
Flip instance core1_inst/psum_mem_instance/CTS_ccl_a_buf_00270 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00060 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00056 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00078 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00066 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00153 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00147 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00141 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00133 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00170 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00143 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00127 to match row orient.
Flip instance core2_inst/CTS_ccl_a_buf_00125 to match row orient.
Flip instance core2_inst/mac_array_instance/CTS_ccl_a_buf_00064 to match row orient.
Flip instance core2_inst/mac_array_instance/CTS_ccl_a_buf_00176 to match row orient.
Flip instance core2_inst/mac_array_instance/CTS_ccl_a_buf_00070 to match row orient.
Flip instance core2_inst/mac_array_instance/CTS_ccl_a_buf_00058 to match row orient.
Flip instance core2_inst/mac_array_instance/col_idx_1__mac_col_inst/CTS_ccl_a_buf_00048 to match row orient.
Flip instance core2_inst/ofifo_inst/CTS_ccl_a_buf_00149 to match row orient.
Flip instance core2_inst/qmem_instance/CTS_ccl_a_buf_00040 to match row orient.
Flip instance core2_inst/kmem_instance/CTS_ccl_a_buf_00042 to match row orient.
Flip instance core2_inst/kmem_instance/CTS_ccl_a_buf_00030 to match row orient.
Flip instance core2_inst/psum_mem_instance/CTS_ccl_a_buf_00123 to match row orient.
Flip instance core2_inst/psum_mem_instance/CTS_ccl_a_buf_00121 to match row orient.
Flip instance core2_inst/psum_mem_instance/CTS_ccl_a_buf_00115 to match row orient.
Flip instance core2_inst/psum_mem_instance/CTS_ccl_a_buf_00109 to match row orient.
Flip instance normalizer_inst/FE_USKC3858_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3857_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3854_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3852_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3846_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3845_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3841_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3840_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3838_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3837_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3836_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3834_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3833_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3832_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3820_CTS_5 to match row orient.
Flip instance normalizer_inst/FE_USKC3762_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3761_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3753_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3752_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3751_CTS_3 to match row orient.
Flip instance normalizer_inst/FE_USKC3681_CTS_5 to match row orient.
Flip instance normalizer_inst/CTS_ccl_a_buf_00196 to match row orient.
Flip instance normalizer_inst/CTS_ccl_a_buf_00192 to match row orient.
Flip instance normalizer_inst/CTS_ccl_a_buf_00201 to match row orient.
Flip instance normalizer_inst/CTS_ccl_buf_00206 to match row orient.
Flip instance CTS_ccl_a_buf_00131 to match row orient.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> timeDesign -preplace -prefix preplace
**WARN: (IMPOPT-7233):	Resetting setDelayCalMode -SIAware in preRoute mode.
AAE DB initialization (MEM=5346.99 CPU=0:00:00.3 REAL=0:00:01.0) 
 Reset EOS DB
Ignoring AAE DB Resetting ...
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
Extraction called for design 'dualcore' of instances=76463 and nets=41871 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design dualcore.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/dualcore_8083_8TYYPE.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5344.0M)
Extracted 10.0005% (CPU Time= 0:00:01.7  MEM= 5403.3M)
Extracted 20.0005% (CPU Time= 0:00:02.0  MEM= 5403.3M)
Extracted 30.0005% (CPU Time= 0:00:02.2  MEM= 5403.3M)
Extracted 40.0005% (CPU Time= 0:00:02.4  MEM= 5403.3M)
Extracted 50.0005% (CPU Time= 0:00:02.9  MEM= 5403.3M)
Extracted 60.0005% (CPU Time= 0:00:03.4  MEM= 5407.3M)
Extracted 70.0005% (CPU Time= 0:00:04.8  MEM= 5407.3M)
Extracted 80.0005% (CPU Time= 0:00:05.4  MEM= 5407.3M)
Extracted 90.0005% (CPU Time= 0:00:05.8  MEM= 5407.3M)
Extracted 100% (CPU Time= 0:00:07.0  MEM= 5407.3M)
Number of Extracted Resistors     : 744521
Number of Extracted Ground Cap.   : 735886
Number of Extracted Coupling Cap. : 1248460
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmin
Checking LVS Completed (CPU Time= 0:00:00.2  MEM= 5391.3M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:11.2  Real Time: 0:00:10.0  MEM: 5391.312M)
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5469.65)
*** Calculating scaling factor for WC_LIB libraries using the default operating condition of each library.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
AAE_INFO: 8 threads acquired from CTE.
Total number of fetched objects 41809
End delay calculation. (MEM=5915.85 CPU=0:00:06.6 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5832.77 CPU=0:00:08.8 REAL=0:00:02.0)
*** Done Building Timing Graph (cpu=0:00:12.8 real=0:00:04.0 totSessionCpu=3:05:11 mem=5800.8M)
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
** Profile ** Start :  cpu=0:00:00.0, mem=5516.3M
** Profile ** Other data :  cpu=0:00:00.4, mem=5548.3M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PostRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5552.38)
Total number of fetched objects 41809
End delay calculation. (MEM=5896.43 CPU=0:00:04.9 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=5896.43 CPU=0:00:06.1 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:03.0 totSessionCpu=3:05:23 mem=5864.4M)
** Profile ** Overall slacks :  cpu=0:00:10.2, mem=5872.4M
** Profile ** Total reports :  cpu=0:00:00.3, mem=5543.4M

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):|  0.290  |  0.529  |  0.416  |  0.290  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |    0    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

Density: 28.483%
       (49.994% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5543.4M
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 40.18 sec
Total Real time: 21.0 sec
Total Memory Usage: 5451.699219 Mbytes
Reset AAE Options
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS  VDD}
#% Begin addRing (date=03/22 19:51:45, mem=4507.8M)

Loading cell geometries (cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5451.7M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|  VIA1  |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=03/22 19:51:46, total cpu=0:00:00.9, real=0:00:01.0, peak res=4554.0M, current mem=4554.0M)
<CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer M8 -stacked_via_bottom_layer M1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
addStripe will allow jog to connect padcore ring and block ring.

Stripes will stop at the boundary of the specified area.
When breaking rings, the power planner will consider the existence of blocks.
Stripes will not extend to closest target.
The power planner will set stripe antenna targets to none (no trimming allowed).
Stripes will not be created over regions without power planning wires.
The entire stripe set will break at the domain if one of the nets is not in the domain.
addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
Offset for stripe breaking is set to 0.
<CMD> addStripe -nets {VSS VDD} -layer M4 -direction vertical -width 1.8 -spacing 1.8 -number_of_sets 20 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit M8 -padcore_ring_bottom_layer_limit M1 -block_ring_top_layer_limit M8 -block_ring_bottom_layer_limit M1 -use_wire_group 0 -snap_wire_center_to_grid None
#% Begin addStripe (date=03/22 19:51:46, mem=4554.0M)

Initialize fgc environment(mem: 5451.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5451.9M)
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3828_psum_norm_2_9' was increased to (402.399994 222.399994) (404.200012 224.365005) because cell geometry (402.584991 224.035004) (404.015015 224.365005) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3828_psum_norm_2_9' was increased to (402.399994 222.235001) (404.200012 224.365005) because cell geometry (402.475006 222.235001) (402.584991 223.160004) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3785_psum_norm_2_0' was increased to (327.799988 280.000000) (329.600006 281.964996) because cell geometry (327.984985 281.635010) (329.415009 281.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3785_psum_norm_2_0' was increased to (327.799988 279.834991) (329.600006 281.964996) because cell geometry (327.875000 279.834991) (327.984985 280.760010) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3419_psum_norm_2_6' was increased to (418.399994 256.600006) (419.200012 258.565002) because cell geometry (418.464996 257.640015) (418.595001 258.565002) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3414_psum_norm_2_3' was increased to (389.200012 301.600006) (390.000000 303.565002) because cell geometry (389.394989 303.234985) (389.804993 303.565002) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3413_psum_norm_2_3' was increased to (380.600006 307.000000) (381.799988 308.964996) because cell geometry (380.709991 308.040009) (380.820007 308.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3781_psum_norm_2_7' was increased to (382.600006 254.800003) (385.799988 256.765015) because cell geometry (383.649994 256.434998) (385.799988 256.765015) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3781_psum_norm_2_7' was increased to (382.600006 254.634995) (385.799988 256.765015) because cell geometry (383.565002 254.634995) (385.535004 254.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3412_psum_norm_1_0' was increased to (321.399994 254.800003) (322.200012 256.765015) because cell geometry (321.595001 256.434998) (322.005005 256.765015) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3411_psum_norm_1_0' was increased to (324.200012 244.000000) (326.000000 245.964996) because cell geometry (324.200012 245.634995) (326.000000 245.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSBC3411_psum_norm_1_0' was increased to (324.200012 243.835007) (326.000000 245.964996) because cell geometry (324.200012 243.835007) (326.000000 244.164993) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3776_psum_norm_2_4' was increased to (369.600006 324.834991) (372.000000 326.799988) because cell geometry (370.334991 324.834991) (371.785004 325.165009) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3776_psum_norm_2_4' was increased to (369.600006 324.834991) (372.000000 326.964996) because cell geometry (370.334991 326.635010) (371.785004 326.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3774_psum_norm_2_2' was increased to (328.600006 270.834991) (331.000000 272.799988) because cell geometry (329.334991 270.834991) (330.785004 271.165009) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3774_psum_norm_2_2' was increased to (328.600006 270.834991) (331.000000 272.964996) because cell geometry (329.334991 272.635010) (330.785004 272.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3771_psum_norm_2_5' was increased to (361.799988 308.799988) (364.200012 310.765015) because cell geometry (362.535004 310.434998) (363.984985 310.765015) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_PSC3771_psum_norm_2_5' was increased to (361.799988 308.635010) (364.200012 310.765015) because cell geometry (362.535004 308.635010) (363.984985 308.964996) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_USKC3694_CTS_10' was increased to (350.799988 238.434998) (353.200012 240.399994) because cell geometry (351.760010 238.434998) (353.200012 238.764999) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (IMPPP-133):	The block boundary of instance 'FE_USKC3694_CTS_10' was increased to (350.799988 238.434998) (353.200012 240.565002) because cell geometry (350.875000 239.639999) (350.984985 240.565002) was outside the original block boundary.
Type 'man IMPPP-133' for more detail.
**WARN: (EMS-27):	Message (IMPPP-133) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Loading cell geometries (cpu: 0:00:01.0, real: 0:00:01.0, peak mem: 5451.9M)
Loading wires (cpu: 0:00:01.1, real: 0:00:01.0, peak mem: 5451.9M)
Loading via instances (cpu: 0:00:00.3, real: 0:00:00.0, peak mem: 5462.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4063):	Multi-CPU is set to 1 in addStripe automatically according to the free memory on the current machine.  When the number of CPU in setMultiCpuUsage is more than 1, addStripe gets worse runtime caused by data exchange and other time consuming operations
Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5535.9M)
Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5535.9M)
Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5535.9M)
Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 5535.9M)
Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5535.9M)
Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 5535.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5535.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5535.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 5535.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 124 wires.
ViaGen created 239 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|  VIA1  |       77       |        0       |
|  VIA2  |       77       |        0       |
|  VIA3  |       77       |        0       |
|   M4   |       122      |       NA       |
|  VIA4  |        4       |        0       |
|  VIA5  |        4       |        0       |
|   M6   |        2       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/22 19:51:54, total cpu=0:00:08.3, real=0:00:08.0, peak res=5190.7M, current mem=4531.5M)
<CMD> sroute
#% Begin sroute (date=03/22 19:51:54, mem=4531.5M)
*** Begin SPECIAL ROUTE on Wed Mar 22 19:51:55 2023 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/oce/1b/agnaneswaran/systolic-transformer/dual_core_opt/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-03.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.00Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2764.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 264 used
Read in 76463 components
  76463 core components: 0 unplaced, 76301 placed, 162 fixed
Read in 304 physical pins
  304 physical pins: 0 unplaced, 304 placed, 0 fixed
Read in 304 nets
Read in 2 special nets, 2 routed
Read in 153230 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (385.25, 10.15) (386.29, 10.16).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (385.85, 17.03) (385.95, 17.30).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (385.85, 17.03) (385.95, 17.36).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (55.85, 64.15) (56.35, 64.17).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (55.85, 71.35) (56.15, 71.36).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (56.45, 74.64) (56.55, 74.96).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (55.85, 85.75) (56.61, 85.76).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M2 at (56.25, 143.04) (56.35, 143.37).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (467.25, 153.95) (468.15, 154.03).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (55.25, 168.55) (56.35, 168.57).
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 179.200000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 182.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 190.000000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (179.29, 233.04) (180.11, 233.21).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA3 at (179.29, 233.04) (180.11, 233.21).
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 236.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 244.000000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 258.400000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 265.600000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (55.25, 287.19) (55.95, 287.23).
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 290.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 294.400000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 298.000000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 301.600000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 305.200000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA1 at (550.45, 305.04) (550.75, 305.21).
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 308.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 312.400000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 319.600000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 323.200000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 326.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 330.400000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (96.25, 330.55) (96.95, 330.57).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (137.45, 334.15) (139.03, 334.17).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (137.23, 337.55) (137.95, 337.63).
**WARN: (IMPPP-531):	ViaGen Warning: SPACING rule violation, no via created on layer VIA2 at (97.45, 341.17) (97.82, 341.25).
**WARN: (IMPPP-4500):	Large amount of geometries exist around {426.600000, 344.800000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (343.85, 348.55) (344.95, 348.57).
**WARN: (IMPPP-531):	ViaGen Warning: MINAREA rule violation, no via created on layer M3 at (302.65, 359.35) (303.75, 359.36).
**WARN: (EMS-27):	Message (IMPPP-531) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 2 seconds
**WARN: (IMPPP-4500):	Large amount of geometries exist around {423.000000, 177.400000} between Layer M1 and M4. Long running time might be introduced.
Type 'man IMPPP-4500' for more detail.
**WARN: (EMS-27):	Message (IMPPP-4500) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
CPU time for FollowPin 2 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 167
  Number of Core ports routed: 876
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 438
End power routing: cpu: 0:00:31, real: 0:00:32, peak: 2785.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 304 io pins ...
 Updating DB with 5 via definition ...

sroute post-processing starts at Wed Mar 22 19:52:27 2023
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Wed Mar 22 19:52:27 2023

sroute post-processing starts at Wed Mar 22 19:52:27 2023
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Wed Mar 22 19:52:27 2023
sroute created 1505 wires.
ViaGen created 22853 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |      1314      |       NA       |
|  VIA1  |      8166      |        0       |
|  VIA2  |      7296      |        0       |
|   M3   |       17       |       NA       |
|  VIA3  |      7286      |        0       |
|   M4   |       169      |       NA       |
|  VIA4  |       60       |        0       |
|   M5   |        5       |       NA       |
|  VIA5  |       45       |        0       |
+--------+----------------+----------------+
#% End sroute (date=03/22 19:52:27, total cpu=0:00:32.3, real=0:00:33.0, peak res=4643.0M, current mem=4522.2M)
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk* core_gate* rst* inst_core* mem_in_*}
Successfully spread [102] pins.
editPin : finished (cpu = 0:00:00.1 real = 0:00:00.0, mem = 5567.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {s_valid* norm_valid psum_norm* out_core* }
Successfully spread [201] pins.
editPin : finished (cpu = 0:00:00.2 real = 0:00:00.0, mem = 5567.3M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin
#% Begin legalizePin (date=03/22 19:52:27, mem=4526.0M)

Start pin legalization for the partition [dualcore]:
Moving Pin [out_core1[87]] to LEGAL location ( 344.100    0.000 2 )
Moving Pin [out_core1[86]] to LEGAL location ( 344.900    0.000 2 )
Moving Pin [out_core1[85]] to LEGAL location ( 345.700    0.000 2 )
Moving Pin [out_core1[84]] to LEGAL location ( 346.500    0.000 2 )
Moving Pin [out_core1[83]] to LEGAL location ( 347.300    0.000 2 )
Moving Pin [out_core1[82]] to LEGAL location ( 348.100    0.000 2 )
Moving Pin [out_core1[81]] to LEGAL location ( 348.900    0.000 2 )
Moving Pin [out_core1[80]] to LEGAL location ( 349.700    0.000 2 )
Moving Pin [out_core1[79]] to LEGAL location ( 350.500    0.000 2 )
Moving Pin [out_core1[78]] to LEGAL location ( 351.300    0.000 2 )
Moving Pin [out_core1[77]] to LEGAL location ( 352.100    0.000 2 )
Moving Pin [out_core1[76]] to LEGAL location ( 352.900    0.000 2 )
Moving Pin [out_core1[75]] to LEGAL location ( 353.700    0.000 2 )
Moving Pin [out_core1[74]] to LEGAL location ( 354.500    0.000 2 )
Moving Pin [out_core1[73]] to LEGAL location ( 355.300    0.000 2 )
Moving Pin [out_core1[72]] to LEGAL location ( 356.100    0.000 2 )
Moving Pin [out_core1[71]] to LEGAL location ( 356.900    0.000 2 )
Moving Pin [out_core1[70]] to LEGAL location ( 357.700    0.000 2 )
Moving Pin [out_core1[69]] to LEGAL location ( 358.500    0.000 2 )
Moving Pin [out_core1[68]] to LEGAL location ( 359.300    0.000 2 )
Moving Pin [out_core1[67]] to LEGAL location ( 360.100    0.000 2 )
Moving Pin [out_core1[66]] to LEGAL location ( 360.900    0.000 2 )
Moving Pin [out_core1[65]] to LEGAL location ( 361.700    0.000 2 )
Moving Pin [out_core1[64]] to LEGAL location ( 362.500    0.000 2 )
Moving Pin [out_core1[63]] to LEGAL location ( 363.300    0.000 2 )
Moving Pin [out_core1[62]] to LEGAL location ( 364.100    0.000 2 )
Moving Pin [out_core1[61]] to LEGAL location ( 364.900    0.000 2 )
Moving Pin [out_core1[60]] to LEGAL location ( 365.700    0.000 2 )
Moving Pin [out_core1[59]] to LEGAL location ( 366.500    0.000 2 )
Moving Pin [out_core1[58]] to LEGAL location ( 367.300    0.000 2 )
Moving Pin [out_core1[57]] to LEGAL location ( 368.100    0.000 2 )
Moving Pin [out_core1[56]] to LEGAL location ( 368.900    0.000 2 )
Moving Pin [out_core1[55]] to LEGAL location ( 369.700    0.000 2 )
Moving Pin [out_core1[54]] to LEGAL location ( 370.500    0.000 2 )
Moving Pin [out_core1[53]] to LEGAL location ( 371.300    0.000 2 )
Moving Pin [out_core1[52]] to LEGAL location ( 372.100    0.000 2 )
Moving Pin [out_core1[51]] to LEGAL location ( 372.900    0.000 2 )
Moving Pin [out_core1[50]] to LEGAL location ( 373.700    0.000 2 )
Moving Pin [out_core1[49]] to LEGAL location ( 374.500    0.000 2 )
Moving Pin [out_core1[48]] to LEGAL location ( 375.300    0.000 2 )
Moving Pin [out_core1[47]] to LEGAL location ( 376.100    0.000 2 )
Moving Pin [out_core1[46]] to LEGAL location ( 376.900    0.000 2 )
Moving Pin [out_core1[45]] to LEGAL location ( 377.700    0.000 2 )
Moving Pin [out_core1[44]] to LEGAL location ( 378.500    0.000 2 )
Moving Pin [out_core1[43]] to LEGAL location ( 379.300    0.000 2 )
Moving Pin [out_core1[42]] to LEGAL location ( 380.100    0.000 2 )
Moving Pin [out_core1[41]] to LEGAL location ( 380.900    0.000 2 )
Moving Pin [out_core1[40]] to LEGAL location ( 381.700    0.000 2 )
Moving Pin [out_core1[39]] to LEGAL location ( 382.500    0.000 2 )
Moving Pin [out_core1[38]] to LEGAL location ( 383.300    0.000 2 )
Moving Pin [out_core1[37]] to LEGAL location ( 384.100    0.000 2 )
Moving Pin [out_core1[36]] to LEGAL location ( 384.900    0.000 2 )
Moving Pin [out_core1[35]] to LEGAL location ( 385.700    0.000 2 )
Moving Pin [out_core1[34]] to LEGAL location ( 386.500    0.000 2 )
Moving Pin [out_core1[33]] to LEGAL location ( 387.300    0.000 2 )
Moving Pin [out_core1[32]] to LEGAL location ( 388.100    0.000 2 )
Moving Pin [out_core1[31]] to LEGAL location ( 388.900    0.000 2 )
Moving Pin [out_core1[30]] to LEGAL location ( 389.700    0.000 2 )
Moving Pin [out_core1[29]] to LEGAL location ( 390.500    0.000 2 )
Moving Pin [out_core1[28]] to LEGAL location ( 391.300    0.000 2 )
Moving Pin [out_core1[27]] to LEGAL location ( 392.100    0.000 2 )
Moving Pin [out_core1[26]] to LEGAL location ( 392.900    0.000 2 )
Moving Pin [out_core1[25]] to LEGAL location ( 393.700    0.000 2 )
Moving Pin [out_core1[24]] to LEGAL location ( 394.500    0.000 2 )
Moving Pin [out_core1[23]] to LEGAL location ( 395.300    0.000 2 )
Moving Pin [out_core1[22]] to LEGAL location ( 396.100    0.000 2 )
Moving Pin [out_core1[21]] to LEGAL location ( 396.900    0.000 2 )
Moving Pin [out_core1[20]] to LEGAL location ( 397.700    0.000 2 )
Moving Pin [out_core1[19]] to LEGAL location ( 398.500    0.000 2 )
Moving Pin [out_core1[18]] to LEGAL location ( 399.300    0.000 2 )
Moving Pin [out_core1[17]] to LEGAL location ( 400.100    0.000 2 )
Moving Pin [out_core1[16]] to LEGAL location ( 400.900    0.000 2 )
Moving Pin [out_core1[15]] to LEGAL location ( 401.700    0.000 2 )
Moving Pin [out_core1[14]] to LEGAL location ( 402.500    0.000 2 )
Moving Pin [out_core1[13]] to LEGAL location ( 403.300    0.000 2 )
Moving Pin [out_core1[12]] to LEGAL location ( 404.100    0.000 2 )
Moving Pin [out_core1[11]] to LEGAL location ( 404.900    0.000 2 )
Moving Pin [out_core1[10]] to LEGAL location ( 405.700    0.000 2 )
Moving Pin [out_core1[9]] to LEGAL location ( 406.500    0.000 2 )
Moving Pin [out_core1[8]] to LEGAL location ( 407.300    0.000 2 )
Moving Pin [out_core1[7]] to LEGAL location ( 408.100    0.000 2 )
Moving Pin [out_core1[6]] to LEGAL location ( 408.900    0.000 2 )
Moving Pin [out_core1[5]] to LEGAL location ( 409.700    0.000 2 )
Moving Pin [out_core1[4]] to LEGAL location ( 410.500    0.000 2 )
Moving Pin [out_core1[3]] to LEGAL location ( 411.300    0.000 2 )
Moving Pin [out_core1[2]] to LEGAL location ( 412.100    0.000 2 )
Moving Pin [out_core1[1]] to LEGAL location ( 412.900    0.000 2 )
Moving Pin [out_core1[0]] to LEGAL location ( 413.700    0.000 2 )
Moving Pin [out_core2[87]] to LEGAL location ( 414.500    0.000 2 )
Moving Pin [out_core2[86]] to LEGAL location ( 415.300    0.000 2 )
Moving Pin [out_core2[85]] to LEGAL location ( 416.100    0.000 2 )
Moving Pin [out_core2[84]] to LEGAL location ( 416.900    0.000 2 )
Moving Pin [out_core2[83]] to LEGAL location ( 417.700    0.000 2 )
Moving Pin [out_core2[82]] to LEGAL location ( 418.500    0.000 2 )
Moving Pin [out_core2[81]] to LEGAL location ( 419.300    0.000 2 )
Moving Pin [out_core2[80]] to LEGAL location ( 420.100    0.000 2 )
Moving Pin [out_core2[79]] to LEGAL location ( 420.900    0.000 2 )
Moving Pin [out_core2[78]] to LEGAL location ( 421.700    0.000 2 )
Moving Pin [out_core2[77]] to LEGAL location ( 422.500    0.000 2 )
Moving Pin [out_core2[76]] to LEGAL location ( 423.300    0.000 2 )
Moving Pin [out_core2[75]] to LEGAL location ( 424.100    0.000 2 )
Moving Pin [out_core2[74]] to LEGAL location ( 424.900    0.000 2 )
Moving Pin [out_core2[73]] to LEGAL location ( 425.700    0.000 2 )
Moving Pin [out_core2[72]] to LEGAL location ( 426.500    0.000 2 )
Moving Pin [out_core2[71]] to LEGAL location ( 427.300    0.000 2 )
Moving Pin [out_core2[70]] to LEGAL location ( 428.100    0.000 2 )
Moving Pin [out_core2[69]] to LEGAL location ( 428.900    0.000 2 )
Moving Pin [out_core2[68]] to LEGAL location ( 429.700    0.000 2 )
Moving Pin [out_core2[67]] to LEGAL location ( 430.500    0.000 2 )
Moving Pin [out_core2[66]] to LEGAL location ( 431.300    0.000 2 )
Moving Pin [out_core2[65]] to LEGAL location ( 432.100    0.000 2 )
Moving Pin [out_core2[64]] to LEGAL location ( 432.900    0.000 2 )
Moving Pin [out_core2[63]] to LEGAL location ( 433.700    0.000 2 )
Moving Pin [out_core2[62]] to LEGAL location ( 434.500    0.000 2 )
Moving Pin [out_core2[61]] to LEGAL location ( 435.300    0.000 2 )
Moving Pin [out_core2[60]] to LEGAL location ( 436.100    0.000 2 )
Moving Pin [out_core2[59]] to LEGAL location ( 436.900    0.000 2 )
Moving Pin [out_core2[58]] to LEGAL location ( 437.700    0.000 2 )
Moving Pin [out_core2[57]] to LEGAL location ( 438.500    0.000 2 )
Moving Pin [out_core2[56]] to LEGAL location ( 439.300    0.000 2 )
Moving Pin [out_core2[55]] to LEGAL location ( 440.100    0.000 2 )
Moving Pin [out_core2[54]] to LEGAL location ( 440.900    0.000 2 )
Moving Pin [out_core2[53]] to LEGAL location ( 441.700    0.000 2 )
Moving Pin [out_core2[52]] to LEGAL location ( 442.500    0.000 2 )
Moving Pin [out_core2[51]] to LEGAL location ( 443.300    0.000 2 )
Moving Pin [out_core2[50]] to LEGAL location ( 444.100    0.000 2 )
Moving Pin [out_core2[49]] to LEGAL location ( 444.900    0.000 2 )
Moving Pin [out_core2[48]] to LEGAL location ( 445.700    0.000 2 )
Moving Pin [out_core2[47]] to LEGAL location ( 446.500    0.000 2 )
Moving Pin [out_core2[46]] to LEGAL location ( 447.300    0.000 2 )
Moving Pin [out_core2[45]] to LEGAL location ( 448.100    0.000 2 )
Moving Pin [out_core2[44]] to LEGAL location ( 448.900    0.000 2 )
Moving Pin [out_core2[43]] to LEGAL location ( 449.700    0.000 2 )
Moving Pin [out_core2[42]] to LEGAL location ( 450.500    0.000 2 )
Moving Pin [out_core2[41]] to LEGAL location ( 451.300    0.000 2 )
Moving Pin [out_core2[40]] to LEGAL location ( 452.100    0.000 2 )
Moving Pin [out_core2[39]] to LEGAL location ( 452.900    0.000 2 )
Moving Pin [out_core2[38]] to LEGAL location ( 453.700    0.000 2 )
Moving Pin [out_core2[37]] to LEGAL location ( 454.500    0.000 2 )
Moving Pin [out_core2[36]] to LEGAL location ( 455.300    0.000 2 )
Moving Pin [out_core2[35]] to LEGAL location ( 456.100    0.000 2 )
Moving Pin [out_core2[34]] to LEGAL location ( 456.900    0.000 2 )
Moving Pin [out_core2[33]] to LEGAL location ( 457.700    0.000 2 )
Moving Pin [out_core2[32]] to LEGAL location ( 458.500    0.000 2 )
Moving Pin [out_core2[31]] to LEGAL location ( 459.300    0.000 2 )
Moving Pin [out_core2[30]] to LEGAL location ( 460.100    0.000 2 )
Moving Pin [out_core2[29]] to LEGAL location ( 460.900    0.000 2 )
Moving Pin [out_core2[28]] to LEGAL location ( 461.700    0.000 2 )
Moving Pin [out_core2[27]] to LEGAL location ( 462.500    0.000 2 )
Moving Pin [out_core2[26]] to LEGAL location ( 463.300    0.000 2 )
Moving Pin [out_core2[25]] to LEGAL location ( 464.100    0.000 2 )
Moving Pin [out_core2[24]] to LEGAL location ( 464.900    0.000 2 )
Moving Pin [out_core2[23]] to LEGAL location ( 465.700    0.000 2 )
Moving Pin [out_core2[22]] to LEGAL location ( 466.500    0.000 2 )
Moving Pin [out_core2[21]] to LEGAL location ( 467.300    0.000 2 )
Moving Pin [out_core2[20]] to LEGAL location ( 468.100    0.000 2 )
Moving Pin [out_core2[19]] to LEGAL location ( 468.900    0.000 2 )
Moving Pin [out_core2[18]] to LEGAL location ( 469.700    0.000 2 )
Moving Pin [out_core2[17]] to LEGAL location ( 470.500    0.000 2 )
Moving Pin [out_core2[16]] to LEGAL location ( 471.300    0.000 2 )
Moving Pin [out_core2[15]] to LEGAL location ( 472.100    0.000 2 )
Moving Pin [out_core2[14]] to LEGAL location ( 472.900    0.000 2 )
Moving Pin [out_core2[13]] to LEGAL location ( 473.700    0.000 2 )
Moving Pin [out_core2[12]] to LEGAL location ( 474.500    0.000 2 )
Moving Pin [out_core2[11]] to LEGAL location ( 475.300    0.000 2 )
Moving Pin [out_core2[10]] to LEGAL location ( 476.100    0.000 2 )
Moving Pin [out_core2[9]] to LEGAL location ( 476.900    0.000 2 )
Moving Pin [out_core2[8]] to LEGAL location ( 477.700    0.000 2 )
Moving Pin [out_core2[7]] to LEGAL location ( 478.500    0.000 2 )
Moving Pin [out_core2[6]] to LEGAL location ( 479.300    0.000 2 )
Moving Pin [out_core2[5]] to LEGAL location ( 480.100    0.000 2 )
Moving Pin [out_core2[4]] to LEGAL location ( 480.900    0.000 2 )
Moving Pin [out_core2[3]] to LEGAL location ( 481.700    0.000 2 )
Moving Pin [out_core2[2]] to LEGAL location ( 482.500    0.000 2 )
Moving Pin [out_core2[1]] to LEGAL location ( 483.300    0.000 2 )
Moving Pin [out_core2[0]] to LEGAL location ( 484.100    0.000 2 )
Moving Pin [s_valid1] to LEGAL location ( 324.100    0.000 2 )
Moving Pin [s_valid2] to LEGAL location ( 324.900    0.000 2 )
Moving Pin [psum_norm_1[10]] to LEGAL location ( 326.500    0.000 2 )
Moving Pin [psum_norm_1[9]] to LEGAL location ( 327.300    0.000 2 )
Moving Pin [psum_norm_1[8]] to LEGAL location ( 328.100    0.000 2 )
Moving Pin [psum_norm_1[7]] to LEGAL location ( 328.900    0.000 2 )
Moving Pin [psum_norm_1[6]] to LEGAL location ( 329.700    0.000 2 )
Moving Pin [psum_norm_1[5]] to LEGAL location ( 330.500    0.000 2 )
Moving Pin [psum_norm_1[4]] to LEGAL location ( 331.300    0.000 2 )
Moving Pin [psum_norm_1[3]] to LEGAL location ( 332.100    0.000 2 )
Moving Pin [psum_norm_1[2]] to LEGAL location ( 332.900    0.000 2 )
Moving Pin [psum_norm_1[1]] to LEGAL location ( 333.700    0.000 2 )
Moving Pin [psum_norm_1[0]] to LEGAL location ( 334.500    0.000 2 )
Moving Pin [psum_norm_2[10]] to LEGAL location ( 335.300    0.000 2 )
Moving Pin [psum_norm_2[9]] to LEGAL location ( 336.100    0.000 2 )
Moving Pin [psum_norm_2[8]] to LEGAL location ( 336.900    0.000 2 )
Moving Pin [psum_norm_2[7]] to LEGAL location ( 337.700    0.000 2 )
Moving Pin [psum_norm_2[6]] to LEGAL location ( 338.500    0.000 2 )
Moving Pin [psum_norm_2[5]] to LEGAL location ( 339.300    0.000 2 )
Moving Pin [psum_norm_2[4]] to LEGAL location ( 340.100    0.000 2 )
Moving Pin [psum_norm_2[3]] to LEGAL location ( 340.900    0.000 2 )
Moving Pin [psum_norm_2[2]] to LEGAL location ( 341.700    0.000 2 )
Moving Pin [psum_norm_2[1]] to LEGAL location ( 342.500    0.000 2 )
Moving Pin [psum_norm_2[0]] to LEGAL location ( 343.300    0.000 2 )
Moving Pin [norm_valid] to LEGAL location ( 325.700    0.000 2 )
Summary report for top level: [dualcore] 
	Total Pads                         : 0
	Total Pins                         : 304
	Legally Assigned Pins              : 304
	Illegally Assigned Pins            : 0
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
201 pin(s) of the Partition dualcore were legalized.
End pin legalization for the partition [dualcore].

#% End legalizePin (date=03/22 19:52:28, total cpu=0:00:00.3, real=0:00:01.0, peak res=4526.0M, current mem=4526.0M)
<CMD> checkPinAssignment
#% Begin checkPinAssignment (date=03/22 19:52:28, mem=4526.0M)
Checking pins of top cell dualcore ... completed

===========================================================================================================================
                                                checkPinAssignment Summary
===========================================================================================================================
Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
===========================================================================================================================
dualcore    |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
TOTAL       |     0 |    304 |    304 |       0 |        0 |                0 |      0 |          0 |        0 |        0 |
===========================================================================================================================
#% End checkPinAssignment (date=03/22 19:52:28, total cpu=0:00:00.3, real=0:00:00.0, peak res=4526.0M, current mem=4526.0M)
<CMD> saveDesign floorplan.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/22 19:52:28, mem=4526.0M)
% Begin Save ccopt configuration ... (date=03/22 19:52:28, mem=4526.0M)
Restoring CCOpt state...
  Extracting original clock gating for clk2...
    clock_tree clk2 contains 5019 sinks and 0 clock gates.
    Extraction for clk2 complete.
  Extracting original clock gating for clk2 done.
  Extracting original clock gating for clk1...
    clock_tree clk1 contains 5251 sinks and 0 clock gates.
    Extraction for clk1 complete.
  Extracting original clock gating for clk1 done.
  The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
  The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
  The skew group clk1/CON was created. It contains 5251 sinks and 1 sources.
  The skew group clk2/CON was created. It contains 5019 sinks and 1 sources.
CCOpt state has been restored.
Restoring CCOpt state done.
% End Save ccopt configuration ... (date=03/22 19:52:29, total cpu=0:00:00.8, real=0:00:01.0, peak res=4542.6M, current mem=4542.6M)
% Begin Save netlist data ... (date=03/22 19:52:29, mem=4542.6M)
Writing Binary DB to floorplan.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 19:52:29, total cpu=0:00:00.2, real=0:00:00.0, peak res=4545.5M, current mem=4545.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file floorplan.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 19:52:29, mem=4546.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 19:52:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=4546.2M, current mem=4546.2M)
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Saving scheduling_file.cts.8083 in floorplan.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 19:52:30, mem=4552.7M)
% End Save clock tree data ... (date=03/22 19:52:30, total cpu=0:00:00.1, real=0:00:00.0, peak res=4552.7M, current mem=4552.7M)
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 587 markers are saved ...
... 528 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving PG file floorplan.enc.dat.tmp/dualcore.pg.gz
Saving property file floorplan.enc.dat.tmp/dualcore.prop
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
*** Completed saveProperty (cpu=0:00:00.1 real=0:00:00.0 mem=5658.4M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.4 real=0:00:00.0 mem=5650.4M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.8 real=0:00:00.0 mem=5634.4M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file floorplan.enc.dat.tmp/dualcore.apa ...
#
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 19:52:33, mem=4553.6M)
% End Save power constraints data ... (date=03/22 19:52:33, total cpu=0:00:00.1, real=0:00:00.0, peak res=4553.6M, current mem=4553.6M)
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp
#% End save design ... (date=03/22 19:52:35, total cpu=0:00:05.9, real=0:00:07.0, peak res=4553.6M, current mem=4546.4M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 1 warning(s), 0 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
**WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
**INFO: user set opt options
setOptMode -activeSetupViews { WC_VIEW } -autoSetupViews { WC_VIEW} -autoTDGRSetupViews { WC_VIEW} -deleteInst true -drcMargin 0 -effort high -fixDrc true -fixFanoutLoad true -leakageToDynamicRatio 0.5 -optimizeFF true -powerEffort high -preserveAllSequential false -restruct true -setupTargetSlack 0 -verbose true
-place_design_floorplan_mode false         # bool, default=false
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 1728 instances (buffers/inverters) removed
*       :      7 instances of type 'INVD8' removed
*       :     15 instances of type 'INVD6' removed
*       :     18 instances of type 'INVD4' removed
*       :     22 instances of type 'INVD3' removed
*       :     39 instances of type 'INVD2' removed
*       :      2 instances of type 'INVD16' removed
*       :      5 instances of type 'INVD12' removed
*       :    166 instances of type 'INVD1' removed
*       :     15 instances of type 'INVD0' removed
*       :      4 instances of type 'CKND8' removed
*       :     11 instances of type 'CKND6' removed
*       :     14 instances of type 'CKND4' removed
*       :      7 instances of type 'CKND3' removed
*       :     41 instances of type 'CKND2' removed
*       :      1 instance  of type 'CKND16' removed
*       :      2 instances of type 'CKND12' removed
*       :     54 instances of type 'CKND1' removed
*       :     12 instances of type 'CKND0' removed
*       :      1 instance  of type 'CKBD8' removed
*       :      5 instances of type 'CKBD6' removed
*       :     39 instances of type 'CKBD4' removed
*       :     27 instances of type 'CKBD3' removed
*       :     45 instances of type 'CKBD2' removed
*       :    214 instances of type 'CKBD1' removed
*       :    137 instances of type 'CKBD0' removed
*       :     15 instances of type 'BUFFD8' removed
*       :     30 instances of type 'BUFFD6' removed
*       :     45 instances of type 'BUFFD4' removed
*       :     97 instances of type 'BUFFD3' removed
*       :    335 instances of type 'BUFFD2' removed
*       :     15 instances of type 'BUFFD16' removed
*       :      5 instances of type 'BUFFD12' removed
*       :    281 instances of type 'BUFFD1' removed
*       :      2 instances of type 'BUFFD0' removed
*** Finish deleteBufferTree (0:00:02.6) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
**WARN: (IMPOPT-7083):	The dynamic power view needs to be an active setup view. Adding the view "WC_VIEW" to active setup view list.
**WARN: (IMPCTE-104):	The constraint mode of this inactive view 'WC_VIEW' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
Extraction setup Started 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 0
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 1
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Reading timing constraints file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcxafrDI/modes/CON/CON.sdc' ...
Current (total cpu=3:06:21, real=3:43:10, peak res=6510.7M, current mem=4306.4M)
dualcore
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4323.0M, current mem=4323.0M)
Current (total cpu=3:06:21, real=3:43:10, peak res=6510.7M, current mem=4323.0M)
Reading latency file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcxafrDI/views/BC_VIEW/latency.sdc' ...
Reading latency file '/tmp/innovus_temp_8083_ieng6-ece-03.ucsd.edu_agnaneswaran_Tg771J/.mmmcxafrDI/views/WC_VIEW/latency.sdc' ...
Current (total cpu=3:06:21, real=3:43:10, peak res=6510.7M, current mem=4323.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=4326.4M, current mem=4326.4M)
Current (total cpu=3:06:21, real=3:43:10, peak res=6510.7M, current mem=4326.4M)
Total number of combinational cells: 497
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.
AAE DB initialization (MEM=5352.27 CPU=0:00:00.3 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
             0V	    VSS
           0.9V	    VDD

Starting Levelizing
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT)
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 10%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 20%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 30%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 40%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 50%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 60%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 70%
2023-Mar-22 19:52:45 (2023-Mar-23 02:52:45 GMT): 80%
2023-Mar-22 19:52:46 (2023-Mar-23 02:52:46 GMT): 90%

Finished Levelizing
2023-Mar-22 19:52:46 (2023-Mar-23 02:52:46 GMT)

Starting Activity Propagation
2023-Mar-22 19:52:46 (2023-Mar-23 02:52:46 GMT)
2023-Mar-22 19:52:46 (2023-Mar-23 02:52:46 GMT): 10%
2023-Mar-22 19:52:46 (2023-Mar-23 02:52:46 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:52:47 (2023-Mar-23 02:52:47 GMT)
Deleted 36558 physical insts (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
User-set net weight histogram:
3		: 0 nets
4		: 0 nets
5		: 0 nets
6     -	10	: 0 nets
11    -	15	: 0 nets
16    -	19	: 0 nets
20    -	63	: 203 nets
64    -	255	: 0 nets
256   -	511	: 0 nets
512+		: 0 nets
Net fanout histogram:
2		: 28721 (71.7%) nets
3		: 6199 (15.5%) nets
4     -	14	: 4372 (10.9%) nets
15    -	39	: 553 (1.4%) nets
40    -	79	: 46 (0.1%) nets
80    -	159	: 183 (0.5%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 2 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
Scan chains were not defined.
#std cell=38249 (162 fixed + 38087 movable) #buf cell=176 #inv cell=4084 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=40077 #term=137164 #term/net=3.42, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=304
stdCell: 38249 single + 0 double + 0 multi
Total standard cell length = 96.2742 (mm), area = 0.1733 (mm^2)
Average module density = 0.281.
Density for the design = 0.281.
       = stdcell_area 481371 sites (173294 um^2) / alloc_area 1714634 sites (617268 um^2).
Pin Density = 0.07962.
            = total # of pins 137164 / total area 1722654.
Enabling multi-CPU acceleration with 8 CPU(s) for placement
=== lastAutoLevel = 10 
Init WL Bound For Global Placement... 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 4.938e+05 (1.94e+05 3.00e+05)
              Est.  stn bbox = 5.884e+05 (2.40e+05 3.48e+05)
              cpu = 0:00:03.7 real = 0:00:02.0 mem = 5510.3M
Iteration  2: Total net bbox = 4.938e+05 (1.94e+05 3.00e+05)
              Est.  stn bbox = 5.884e+05 (2.40e+05 3.48e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 5510.3M
*** Finished SKP initialization (cpu=0:00:16.1, real=0:00:10.0)***
Iteration  3: Total net bbox = 3.306e+05 (1.45e+05 1.86e+05)
              Est.  stn bbox = 4.439e+05 (2.00e+05 2.44e+05)
              cpu = 0:00:50.4 real = 0:00:21.0 mem = 6198.5M
Iteration  4: Total net bbox = 3.236e+05 (1.45e+05 1.79e+05)
              Est.  stn bbox = 4.309e+05 (1.95e+05 2.36e+05)
              cpu = 0:00:26.8 real = 0:00:08.0 mem = 6289.3M
Iteration  5: Total net bbox = 3.236e+05 (1.45e+05 1.79e+05)
              Est.  stn bbox = 4.309e+05 (1.95e+05 2.36e+05)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 6289.3M
Iteration  6: Total net bbox = 4.263e+05 (2.01e+05 2.25e+05)
              Est.  stn bbox = 5.877e+05 (2.79e+05 3.09e+05)
              cpu = 0:00:49.6 real = 0:00:15.0 mem = 6318.4M
Iteration  7: Total net bbox = 4.481e+05 (2.20e+05 2.28e+05)
              Est.  stn bbox = 6.106e+05 (2.98e+05 3.13e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 6094.3M
Iteration  8: Total net bbox = 4.481e+05 (2.20e+05 2.28e+05)
              Est.  stn bbox = 6.106e+05 (2.98e+05 3.13e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 6094.3M
Iteration  9: Total net bbox = 4.845e+05 (2.40e+05 2.44e+05)
              Est.  stn bbox = 6.618e+05 (3.27e+05 3.35e+05)
              cpu = 0:00:53.4 real = 0:00:17.0 mem = 5949.1M
Iteration 10: Total net bbox = 4.845e+05 (2.40e+05 2.44e+05)
              Est.  stn bbox = 6.618e+05 (3.27e+05 3.35e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 5949.1M
Iteration 11: Total net bbox = 4.973e+05 (2.46e+05 2.51e+05)
              Est.  stn bbox = 6.795e+05 (3.36e+05 3.43e+05)
              cpu = 0:00:38.3 real = 0:00:12.0 mem = 5949.1M
Iteration 12: Total net bbox = 4.973e+05 (2.46e+05 2.51e+05)
              Est.  stn bbox = 6.795e+05 (3.36e+05 3.43e+05)
              cpu = 0:00:00.1 real = 0:00:01.0 mem = 5949.1M
Iteration 13: Total net bbox = 5.285e+05 (2.61e+05 2.67e+05)
              Est.  stn bbox = 7.154e+05 (3.53e+05 3.62e+05)
              cpu = 0:00:53.9 real = 0:00:17.0 mem = 5950.1M
Iteration 14: Total net bbox = 5.285e+05 (2.61e+05 2.67e+05)
              Est.  stn bbox = 7.154e+05 (3.53e+05 3.62e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 5950.1M
Iteration 15: Total net bbox = 5.681e+05 (2.75e+05 2.93e+05)
              Est.  stn bbox = 7.508e+05 (3.63e+05 3.87e+05)
              cpu = 0:01:29 real = 0:00:28.0 mem = 5956.6M
Iteration 16: Total net bbox = 5.681e+05 (2.75e+05 2.93e+05)
              Est.  stn bbox = 7.508e+05 (3.63e+05 3.87e+05)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 5956.6M
Finished Global Placement (cpu=0:06:07, real=0:02:01, mem=5956.6M)
0 delay mode for cte disabled.
Info: 201 clock gating cells identified, 0 (on average) moved 0/8
*** Starting refinePlace (3:12:38 mem=5620.5M) ***
Total net bbox length = 5.681e+05 (2.749e+05 2.932e+05) (ext = 3.719e+04)
Move report: Detail placement moves 38087 insts, mean move: 0.88 um, max move: 24.00 um
	Max move on inst (normalizer_inst/FE_OFC698_n4017): (486.57, 381.17) --> (486.80, 357.40)
	Runtime: CPU: 0:00:06.4 REAL: 0:00:03.0 MEM: 5620.5MB
Summary Report:
Instances move: 38087 (out of 38087 movable)
Instances flipped: 0
Mean displacement: 0.88 um
Max displacement: 24.00 um (Instance: normalizer_inst/FE_OFC698_n4017) (486.569, 381.171) -> (486.8, 357.4)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.435e+05 (2.475e+05 2.961e+05) (ext = 3.731e+04)
Runtime: CPU: 0:00:06.5 REAL: 0:00:04.0 MEM: 5620.5MB
*** Finished refinePlace (3:12:44 mem=5620.5M) ***
*** Finished Initial Placement (cpu=0:06:15, real=0:02:06, mem=5613.7M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
Init WL Bound for IncrIp in placeDesign ... 
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  BC_VIEW
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5613.66 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5613.66 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40077  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39858 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.388000e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.22% V. EstWL: 4.091220e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39861 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.834510e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        47( 0.02%)        10( 0.01%)   ( 0.03%) 
[NR-eGR]      M3  (3)         5( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       175( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              228( 0.02%)        10( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.27 seconds, mem = 5613.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136860
[NR-eGR]     M2  (2V) length: 2.794328e+05um, number of vias: 195512
[NR-eGR]     M3  (3H) length: 3.003038e+05um, number of vias: 19108
[NR-eGR]     M4  (4V) length: 8.898751e+04um, number of vias: 1543
[NR-eGR]     M5  (5H) length: 2.629650e+04um, number of vias: 411
[NR-eGR]     M6  (6V) length: 1.004409e+04um, number of vias: 123
[NR-eGR]     M7  (7H) length: 7.593000e+02um, number of vias: 152
[NR-eGR]     M8  (8V) length: 7.564000e+02um, number of vias: 0
[NR-eGR] Total length: 7.065804e+05um, number of vias: 353709
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.254520e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.49 seconds, mem = 5490.7M
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:02.9, real=0:00:02.0)***
Tdgp not successfully inited but do clear!
0 delay mode for cte disabled.
**placeDesign ... cpu = 0: 6:33, real = 0: 2:20, mem = 5481.7M **
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4534.0M, totSessionCpu=3:12:48 **
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
GigaOpt running with 8 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
Initializing cpe interface
**optDesign ... cpu = 0:00:07, real = 0:00:03, mem = 4561.1M, totSessionCpu=3:12:55 **
setExtractRCMode -engine preRoute
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 5489.68 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5520.05 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5520.05 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40077  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 39858 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 13 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 8.442000e+02um
[NR-eGR] 
[NR-eGR] Layer group 2: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.22% V. EstWL: 4.224960e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 39861 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 6.916068e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        79( 0.04%)         7( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         8( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       190( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              277( 0.02%)         9( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 136860
[NR-eGR]     M2  (2V) length: 2.800539e+05um, number of vias: 195408
[NR-eGR]     M3  (3H) length: 3.040975e+05um, number of vias: 18950
[NR-eGR]     M4  (4V) length: 9.104231e+04um, number of vias: 1871
[NR-eGR]     M5  (5H) length: 2.784890e+04um, number of vias: 430
[NR-eGR]     M6  (6V) length: 1.013521e+04um, number of vias: 130
[NR-eGR]     M7  (7H) length: 8.945000e+02um, number of vias: 164
[NR-eGR]     M8  (8V) length: 9.286000e+02um, number of vias: 0
[NR-eGR] Total length: 7.150009e+05um, number of vias: 353813
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.399900e+04um 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 2.94 sec, Real: 1.90 sec, Curr Mem: 5500.99 MB )
Extraction called for design 'dualcore' of instances=38249 and nets=40216 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 5489.992M)
** Profile ** Start :  cpu=0:00:00.0, mem=5490.0M
** Profile ** Other data :  cpu=0:00:00.4, mem=5496.8M
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5576.91)
Total number of fetched objects 40153
Total number of fetched objects 40153
End delay calculation. (MEM=6020.39 CPU=0:00:17.2 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=5937.32 CPU=0:00:22.5 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:28.0 real=0:00:07.0 totSessionCpu=3:13:28 mem=5905.3M)
** Profile ** Overall slacks :  cpu=0:00:28.5, mem=5913.3M
** Profile ** DRVs :  cpu=0:00:02.7, mem=5935.8M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -10.866 |
|           TNS (ns):|-33868.5 |
|    Violating Paths:|  11972  |
|          All Paths:|  17969  |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    233 (233)     |   -1.401   |    233 (233)     |
|   max_tran     |   1514 (15523)   |  -11.827   |   1514 (15678)   |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 27.944%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=5935.8M
**optDesign ... cpu = 0:00:43, real = 0:00:14, mem = 4755.0M, totSessionCpu=3:13:31 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 5602.3M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 5602.3M) ***
FDS started ...
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4780.07MB/6866.77MB/5001.63MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4780.07MB/6866.77MB/5001.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4780.07MB/6866.77MB/5001.63MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT)
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 10%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 20%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 30%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 40%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 50%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 60%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 70%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 80%
2023-Mar-22 19:55:13 (2023-Mar-23 02:55:13 GMT): 90%

Finished Levelizing
2023-Mar-22 19:55:14 (2023-Mar-23 02:55:14 GMT)

Starting Activity Propagation
2023-Mar-22 19:55:14 (2023-Mar-23 02:55:14 GMT)
2023-Mar-22 19:55:14 (2023-Mar-23 02:55:14 GMT): 10%
2023-Mar-22 19:55:14 (2023-Mar-23 02:55:14 GMT): 20%

Finished Activity Propagation
2023-Mar-22 19:55:15 (2023-Mar-23 02:55:15 GMT)
Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:02, mem(process/total/peak)=4781.63MB/6866.77MB/5001.63MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 19:55:15 (2023-Mar-23 02:55:15 GMT)
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 10%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 20%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 30%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 40%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 50%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 60%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 70%
2023-Mar-22 19:55:16 (2023-Mar-23 02:55:16 GMT): 80%
2023-Mar-22 19:55:17 (2023-Mar-23 02:55:17 GMT): 90%

Finished Calculating power
2023-Mar-22 19:55:17 (2023-Mar-23 02:55:17 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=4784.38MB/6936.78MB/5001.63MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4784.38MB/6936.78MB/5001.63MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=4784.38MB/6936.78MB/5001.63MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4784.38MB/6936.78MB/5001.63MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 19:55:17 (2023-Mar-23 02:55:17 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      110.42128993 	   77.3388%
Total Switching Power:      31.01876322 	   21.7255%
Total Leakage Power:         1.33605445 	    0.9358%
Total Power:               142.77610824
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         83.83       3.813      0.5812       88.22       61.79
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.323e-07
Combinational                      22.74       27.21      0.7253       50.67       35.49
Clock (Combinational)              3.857           0     0.02954       3.887       2.722
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              110.4       31.02       1.336       142.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      110.4       31.02       1.336       142.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.027           0     0.01658       2.044       1.432
clk2                                1.83           0     0.01296       1.843       1.291
-----------------------------------------------------------------------------------------
Total                              3.857           0     0.02954       3.887       2.722
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power:          FE_DBTC3910_rst2 (INVD1):           0.1203
*              Highest Leakage Power: core1_inst/mac_array_instance/col_idx_5__mac_col_inst/intadd_28_U2 (FA1D4):        0.0002609
*                Total Cap:      2.32736e-10 F
*                Total instances in design: 38249
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4797.29MB/6947.28MB/5001.63MB)

Finished cut-off ROI computation ...
Completed resizing move eval ...
Committed moves ...
FDS :: Updated timing
FDS :: Design WNS: -10.866 ns

 741 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0        741          0        741

 741 instances resized during new FDS.

Number of insts committed for which the initial cell was dont use = 0

*** FDS finished (cpu=0:00:14.6 real=0:00:08.0 mem=5997.4M) ***

The useful skew maximum allowed delay is: 0.2
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 203 clock nets excluded from IPO operation.
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:13:48.6/3:45:47.9 (0.9), mem = 5995.9M
(I,S,L,T): WC_VIEW: 103.687, 28.29, 1.21795, 133.194

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :6205.3M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :6205.3M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :6205.3M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :6205.3M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :6205.3M)
CPU of: netlist preparation :0:00:00.1 (mem :6205.3M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :6205.3M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): WC_VIEW: 103.687, 28.29, 1.21795, 133.194
*** AreaOpt [finish] : cpu/real = 0:00:05.3/0:00:04.6 (1.1), totSession cpu/real = 3:13:53.9/3:45:52.5 (0.9), mem = 5997.4M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt high fanout net optimization
Info: 203 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:13:55.8/3:45:53.4 (0.9), mem = 5721.3M
(I,S,L,T): WC_VIEW: 103.687, 28.29, 1.21795, 133.194
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    27.39%|        -| -10.866|-33891.819|   0:00:00.0| 5929.3M|
|    27.40%|       27|  -7.456|-15291.663|   0:00:00.0| 6237.6M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:01.7 real=0:00:00.0 mem=6237.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 103.433, 28.312, 1.21962, 132.965
*** DrvOpt [finish] : cpu/real = 0:00:07.9/0:00:05.7 (1.4), totSession cpu/real = 3:14:03.7/3:45:59.2 (0.9), mem = 6029.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 203 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:03.9/3:45:59.3 (0.9), mem = 6029.7M
(I,S,L,T): WC_VIEW: 103.433, 28.312, 1.21962, 132.965
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|  1510| 15039|   -10.27|   265|   505|    -0.30|     0|     0|     0|     0|    -7.46|-15291.66|       0|       0|       0|  27.40|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -3236.44|     201|       6|     210|  27.52| 0:00:03.0|  6275.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -5.05| -3236.44|       0|       0|       0|  27.52| 0:00:00.0|  6275.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:13.0 real=0:00:04.0 mem=6275.8M) ***

(I,S,L,T): WC_VIEW: 102.378, 28.3665, 1.22812, 131.973
*** DrvOpt [finish] : cpu/real = 0:00:17.6/0:00:07.3 (2.4), totSession cpu/real = 3:14:21.5/3:46:06.7 (0.9), mem = 6067.8M
End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:01:33, real = 0:00:43, mem = 4887.9M, totSessionCpu=3:14:21 **

Active setup views:
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:14:23.8/3:46:08.4 (0.9), mem = 5726.3M
(I,S,L,T): WC_VIEW: 102.378, 28.3665, 1.22812, 131.973
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 139 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -5.054  TNS Slack -3236.445 
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -5.054|-3236.445|    27.52%|   0:00:01.0| 5937.3M|   BC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -3.905| -905.582|    27.63%|   0:00:06.0| 6309.0M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.672| -371.741|    27.77%|   0:00:04.0| 6337.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.672| -371.741|    27.77%|   0:00:00.0| 6337.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -3.184| -174.042|    27.80%|   0:00:04.0| 6337.3M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.887| -137.024|    27.82%|   0:00:04.0| 6375.4M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -2.818|  -68.970|    27.86%|   0:00:02.0| 6375.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.818|  -68.970|    27.86%|   0:00:00.0| 6375.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.726|  -63.278|    27.87%|   0:00:01.0| 6375.4M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.575|  -57.971|    27.89%|   0:00:02.0| 6413.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.568|  -56.809|    27.91%|   0:00:01.0| 6413.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.568|  -56.809|    27.91%|   0:00:00.0| 6413.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.459|  -54.311|    27.92%|   0:00:01.0| 6413.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.460|  -52.372|    27.93%|   0:00:02.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.423|  -51.993|    27.94%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.423|  -51.993|    27.94%|   0:00:00.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.369|  -51.204|    27.95%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.355|  -51.303|    27.96%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.345|  -50.845|    27.96%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.345|  -50.845|    27.96%|   0:00:00.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.332|  -50.106|    27.97%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.322|  -49.754|    27.97%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.317|  -49.092|    27.98%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.317|  -49.092|    27.98%|   0:00:00.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.300|  -48.581|    27.99%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.286|  -48.673|    27.99%|   0:00:01.0| 6411.6M|   WC_VIEW|  default| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:02:28 real=0:00:37.0 mem=6411.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:02:28 real=0:00:37.0 mem=6411.6M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 6 constrained nets 
**** End NDR-Layer Usage Statistics ****
** GigaOpt Global Opt End WNS Slack -2.286  TNS Slack -48.673 
(I,S,L,T): WC_VIEW: 102.804, 29.1382, 1.28059, 133.223
*** SetupOpt [finish] : cpu/real = 0:02:38.1/0:00:47.2 (3.3), totSession cpu/real = 3:17:01.9/3:46:55.6 (0.9), mem = 6202.1M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing NOT met, worst failing slack is -2.286
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Info: 203 clock nets excluded from IPO operation.

*** Start incrementalPlace ***
Collecting buffer chain nets ...
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  BC_VIEW
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5797.03 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 5797.03 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40837  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40598 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.22% V. EstWL: 4.007520e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40614 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.881958e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        86( 0.04%)        23( 0.01%)   ( 0.05%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       177( 0.09%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              271( 0.02%)        23( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.16 seconds, mem = 5815.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.6, real=0:00:04.0)***

Active views After View pruning: 
WC_VIEW
Iteration  8: Total net bbox = 4.963e+05 (2.41e+05 2.55e+05)
              Est.  stn bbox = 6.693e+05 (3.27e+05 3.42e+05)
              cpu = 0:00:14.8 real = 0:00:06.0 mem = 6608.2M
Iteration  9: Total net bbox = 5.204e+05 (2.52e+05 2.68e+05)
              Est.  stn bbox = 6.979e+05 (3.40e+05 3.57e+05)
              cpu = 0:00:24.1 real = 0:00:07.0 mem = 6611.4M
Iteration 10: Total net bbox = 5.412e+05 (2.62e+05 2.79e+05)
              Est.  stn bbox = 7.203e+05 (3.51e+05 3.69e+05)
              cpu = 0:00:35.5 real = 0:00:11.0 mem = 6519.8M
Iteration 11: Total net bbox = 5.685e+05 (2.75e+05 2.93e+05)
              Est.  stn bbox = 7.470e+05 (3.64e+05 3.83e+05)
              cpu = 0:00:29.6 real = 0:00:09.0 mem = 6523.0M
Iteration 12: Total net bbox = 5.758e+05 (2.79e+05 2.97e+05)
              Est.  stn bbox = 7.538e+05 (3.67e+05 3.87e+05)
              cpu = 0:00:24.5 real = 0:00:07.0 mem = 6526.2M
Move report: Timing Driven Placement moves 38847 insts, mean move: 6.82 um, max move: 197.27 um
	Max move on inst (core2_inst/ofifo_inst/FE_OFC3671_rst2): (371.40, 364.60) --> (422.67, 218.60)

Finished Incremental Placement (cpu=0:02:30, real=0:00:52.0, mem=6263.3M)
*** Starting refinePlace (3:19:37 mem=6270.2M) ***
Total net bbox length = 5.911e+05 (2.910e+05 3.001e+05) (ext = 3.697e+04)
Move report: Detail placement moves 38834 insts, mean move: 0.74 um, max move: 13.73 um
	Max move on inst (normalizer_inst/FE_OFC4271_n6557): (436.24, 271.08) --> (422.60, 271.00)
	Runtime: CPU: 0:00:06.0 REAL: 0:00:03.0 MEM: 6270.2MB
Summary Report:
Instances move: 38834 (out of 38847 movable)
Instances flipped: 8
Mean displacement: 0.74 um
Max displacement: 13.73 um (Instance: normalizer_inst/FE_OFC4271_n6557) (436.243, 271.082) -> (422.6, 271)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
Total net bbox length = 5.656e+05 (2.627e+05 3.029e+05) (ext = 3.709e+04)
Runtime: CPU: 0:00:06.1 REAL: 0:00:03.0 MEM: 6270.2MB
*** Finished refinePlace (3:19:44 mem=6270.2M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6270.17 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6270.17 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=40837  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40618 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 4.124520e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40634 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.805728e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (3)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        48( 0.02%)         1( 0.00%)   ( 0.02%) 
[NR-eGR]      M3  (3)         6( 0.00%)         1( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       182( 0.10%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              237( 0.02%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.26 seconds, mem = 6270.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 138380
[NR-eGR]     M2  (2V) length: 2.746946e+05um, number of vias: 197726
[NR-eGR]     M3  (3H) length: 2.986800e+05um, number of vias: 19800
[NR-eGR]     M4  (4V) length: 9.287813e+04um, number of vias: 1403
[NR-eGR]     M5  (5H) length: 2.656230e+04um, number of vias: 328
[NR-eGR]     M6  (6V) length: 1.001870e+04um, number of vias: 80
[NR-eGR]     M7  (7H) length: 3.012000e+02um, number of vias: 109
[NR-eGR]     M8  (8V) length: 7.940000e+02um, number of vias: 0
[NR-eGR] Total length: 7.039289e+05um, number of vias: 357826
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.371200e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.54 seconds, mem = 6204.2M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:43, real=0:01:00.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5797.2M)
Extraction called for design 'dualcore' of instances=39009 and nets=40987 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 5797.211M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:07:02, real = 0:02:37, mem = 4710.2M, totSessionCpu=3:19:50 **
skipped the cell partition in DRV
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5680.4)
Total number of fetched objects 40913
Total number of fetched objects 40913
End delay calculation. (MEM=6015.72 CPU=0:00:11.9 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6015.72 CPU=0:00:15.2 REAL=0:00:03.0)
*** Timing NOT met, worst failing slack is -2.241
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:20:18.0/3:48:08.8 (0.9), mem = 5983.7M
(I,S,L,T): WC_VIEW: 102.752, 28.5374, 1.28059, 132.57
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 150 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -2.241 TNS Slack -51.670 Density 27.99
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.047| -3.759|
|reg2cgate | 0.063|  0.000|
|reg2reg   |-2.241|-47.941|
|HEPG      |-2.241|-47.941|
|All Paths |-2.241|-51.670|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -2.241|   -2.241| -47.941|  -51.670|    27.99%|   0:00:00.0| 6230.5M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.177|   -2.177| -46.903|  -50.631|    27.99%|   0:00:01.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.161|   -2.161| -46.631|  -50.360|    27.99%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.157|   -2.157| -46.585|  -50.314|    27.99%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.153|   -2.153| -46.451|  -50.179|    27.99%|   0:00:01.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.150|   -2.150| -46.430|  -50.159|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.142|   -2.142| -46.369|  -50.097|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.131|   -2.131| -46.292|  -50.021|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.125|   -2.125| -46.255|  -49.984|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.120|   -2.120| -45.902|  -49.631|    28.00%|   0:00:01.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.116|   -2.116| -45.797|  -49.526|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.110|   -2.110| -45.782|  -49.511|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.099|   -2.099| -45.680|  -49.409|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.091|   -2.091| -45.566|  -49.295|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.086|   -2.086| -45.328|  -49.057|    28.00%|   0:00:01.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.082|   -2.082| -45.292|  -49.021|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.073|   -2.073| -45.132|  -48.860|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.063|   -2.063| -44.864|  -48.593|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.057|   -2.057| -44.734|  -48.463|    28.00%|   0:00:01.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -2.052|   -2.052| -44.594|  -48.322|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.052|   -2.052| -44.530|  -48.259|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.039|   -2.039| -44.521|  -48.250|    28.00%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.036|   -2.036| -44.468|  -48.197|    28.01%|   0:00:00.0| 6257.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.036|   -2.036| -44.403|  -48.132|    28.01%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.034|   -2.034| -44.386|  -48.115|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.031|   -2.031| -44.358|  -48.087|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.031|   -2.031| -44.325|  -48.054|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.019|   -2.019| -44.119|  -47.848|    28.01%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -44.060|  -47.789|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.013|   -2.013| -43.867|  -47.595|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -43.740|  -47.469|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.007|   -2.007| -43.717|  -47.446|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.002|   -2.002| -43.647|  -47.376|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -2.002|   -2.002| -43.621|  -47.350|    28.01%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.999|   -1.999| -43.594|  -47.323|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.999|   -1.999| -43.568|  -47.297|    28.01%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.989|   -1.989| -43.453|  -47.182|    28.02%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.990|   -1.990| -43.384|  -47.112|    28.02%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.983|   -1.983| -43.113|  -46.842|    28.03%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.983|   -1.983| -43.086|  -46.815|    28.03%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.968|   -1.968| -42.945|  -46.674|    28.03%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.968|   -1.968| -42.898|  -46.627|    28.03%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.960|   -1.960| -42.634|  -46.363|    28.03%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.960|   -1.960| -42.624|  -46.353|    28.03%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -42.574|  -46.303|    28.04%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.952|   -1.952| -42.557|  -46.286|    28.04%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.946|   -1.946| -42.449|  -46.178|    28.04%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.938|   -1.938| -42.336|  -46.065|    28.04%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.935|   -1.935| -42.175|  -45.904|    28.04%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.935|   -1.935| -42.173|  -45.902|    28.04%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -41.967|  -45.696|    28.05%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.929|   -1.929| -41.963|  -45.692|    28.05%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.924|   -1.924| -41.783|  -45.512|    28.05%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.924|   -1.924| -41.778|  -45.507|    28.05%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -41.711|  -45.440|    28.06%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.915|   -1.915| -41.675|  -45.404|    28.06%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.901|   -1.901| -41.512|  -45.241|    28.06%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.900|   -1.900| -41.486|  -45.215|    28.06%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.895|   -1.895| -41.284|  -45.012|    28.07%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.895|   -1.895| -41.259|  -44.988|    28.07%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.891|   -1.891| -41.005|  -44.734|    28.08%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.891|   -1.891| -41.004|  -44.733|    28.08%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -40.854|  -44.583|    28.08%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.883|   -1.883| -40.847|  -44.576|    28.08%|   0:00:00.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.874|   -1.874| -40.686|  -44.415|    28.08%|   0:00:01.0| 6265.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.874|   -1.874| -40.633|  -44.362|    28.08%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.869|   -1.869| -40.397|  -44.126|    28.08%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.869|   -1.869| -40.332|  -44.061|    28.08%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.858|   -1.858| -40.088|  -43.817|    28.09%|   0:00:01.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.858|   -1.858| -40.076|  -43.804|    28.09%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.853|   -1.853| -39.949|  -43.677|    28.10%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.853|   -1.853| -39.946|  -43.674|    28.10%|   0:00:01.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.848|   -1.848| -39.912|  -43.641|    28.11%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.848|   -1.848| -39.830|  -43.559|    28.11%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.846|   -1.846| -39.818|  -43.546|    28.11%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.846|   -1.846| -39.813|  -43.542|    28.11%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.840|   -1.840| -39.799|  -43.528|    28.11%|   0:00:01.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.840|   -1.840| -39.778|  -43.506|    28.11%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.832|   -1.832| -39.669|  -43.398|    28.12%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.830|   -1.830| -39.626|  -43.355|    28.12%|   0:00:01.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.830|   -1.830| -39.607|  -43.336|    28.12%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.824|   -1.824| -39.493|  -43.222|    28.13%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.824|   -1.824| -39.488|  -43.217|    28.13%|   0:00:00.0| 6281.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.819|   -1.819| -39.452|  -43.181|    28.13%|   0:00:01.0| 6319.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.818|   -1.818| -39.419|  -43.147|    28.13%|   0:00:02.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.814|   -1.814| -39.211|  -42.940|    28.14%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.810|   -1.810| -39.094|  -42.823|    28.14%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.811|   -1.811| -39.065|  -42.794|    28.14%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -38.883|  -42.611|    28.15%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -38.880|  -42.608|    28.15%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.805|   -1.805| -38.794|  -42.523|    28.15%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -38.798|  -42.527|    28.15%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.804|   -1.804| -38.756|  -42.485|    28.15%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.801|   -1.801| -38.749|  -42.478|    28.16%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.800|   -1.800| -38.749|  -42.477|    28.16%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.793|   -1.793| -38.665|  -42.394|    28.16%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.786|   -1.786| -38.409|  -42.138|    28.16%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.782|   -1.782| -38.397|  -42.126|    28.16%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.782|   -1.782| -38.394|  -42.122|    28.16%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.779|   -1.779| -38.240|  -41.969|    28.17%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.777|   -1.777| -38.238|  -41.967|    28.17%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.775|   -1.775| -38.052|  -41.781|    28.17%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.775|   -1.775| -38.050|  -41.778|    28.17%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -37.919|  -41.648|    28.17%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -37.906|  -41.635|    28.17%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.771|   -1.771| -37.854|  -41.583|    28.17%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.766|   -1.766| -37.763|  -41.492|    28.18%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.756|   -1.756| -37.615|  -41.343|    28.18%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.755|   -1.755| -37.600|  -41.329|    28.18%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.755|   -1.755| -37.579|  -41.308|    28.18%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.751|   -1.751| -37.480|  -41.209|    28.18%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.751|   -1.751| -37.474|  -41.202|    28.18%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -37.375|  -41.104|    28.19%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -37.373|  -41.101|    28.19%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.747|   -1.747| -37.242|  -40.970|    28.20%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.742|   -1.742| -37.169|  -40.898|    28.20%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.738|   -1.738| -37.043|  -40.772|    28.20%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.737|   -1.737| -37.037|  -40.766|    28.20%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.732|   -1.732| -36.991|  -40.720|    28.20%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.732|   -1.732| -36.885|  -40.614|    28.20%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.732|   -1.732| -36.873|  -40.602|    28.20%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.727|   -1.727| -36.892|  -40.620|    28.21%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.727|   -1.727| -36.877|  -40.606|    28.21%|   0:00:00.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.718|   -1.718| -36.754|  -40.483|    28.22%|   0:00:01.0| 6471.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.718|   -1.718| -36.750|  -40.479|    28.22%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.718|   -1.718| -36.634|  -40.363|    28.23%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.715|   -1.715| -36.619|  -40.348|    28.23%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.715|   -1.715| -36.618|  -40.347|    28.23%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.711|   -1.711| -36.469|  -40.198|    28.24%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.708|   -1.708| -36.413|  -40.142|    28.25%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.708|   -1.708| -36.409|  -40.137|    28.25%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.707|   -1.707| -36.389|  -40.118|    28.25%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.707|   -1.707| -36.386|  -40.115|    28.25%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.700|   -1.700| -36.327|  -40.056|    28.26%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.700|   -1.700| -36.320|  -40.049|    28.26%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.697|   -1.697| -36.220|  -39.948|    28.27%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.696|   -1.696| -36.226|  -39.954|    28.27%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.696|   -1.696| -36.208|  -39.936|    28.27%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.692|   -1.692| -36.097|  -39.826|    28.28%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.689|   -1.689| -36.056|  -39.785|    28.28%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.689|   -1.689| -36.042|  -39.771|    28.28%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.685|   -1.685| -35.934|  -39.663|    28.29%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.685|   -1.685| -35.923|  -39.652|    28.29%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.681|   -1.681| -35.884|  -39.613|    28.29%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.678|   -1.678| -35.843|  -39.572|    28.30%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.678|   -1.678| -35.831|  -39.560|    28.30%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.679|   -1.679| -35.757|  -39.486|    28.31%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.679|   -1.679| -35.729|  -39.458|    28.32%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.679|   -1.679| -35.624|  -39.353|    28.32%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.679|   -1.679| -35.612|  -39.341|    28.32%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.679|   -1.679| -35.506|  -39.235|    28.33%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -35.496|  -39.225|    28.33%|   0:00:01.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -35.410|  -39.139|    28.34%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -35.405|  -39.134|    28.34%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.679|   -1.679| -35.478|  -39.207|    28.36%|   0:00:03.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.679|   -1.679| -35.473|  -39.202|    28.36%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.679|   -1.679| -35.470|  -39.199|    28.36%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.679|   -1.679| -35.469|  -39.198|    28.36%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.679|   -1.679| -35.448|  -39.177|    28.36%|   0:00:00.0| 6490.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.679|   -1.679| -35.445|  -39.174|    28.37%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.679|   -1.679| -35.432|  -39.161|    28.37%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.680|   -1.680| -35.420|  -39.148|    28.37%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.680|   -1.680| -35.400|  -39.129|    28.38%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.680|   -1.680| -35.395|  -39.124|    28.38%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.680|   -1.680| -35.384|  -39.113|    28.38%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.680|   -1.680| -35.382|  -39.111|    28.38%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.680|   -1.680| -35.382|  -39.111|    28.39%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.680|   -1.680| -35.375|  -39.104|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.680|   -1.680| -35.375|  -39.104|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.680|   -1.680| -35.373|  -39.102|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.680|   -1.680| -35.371|  -39.099|    28.39%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.680|   -1.680| -35.298|  -39.026|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.680|   -1.680| -35.292|  -39.021|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.680|   -1.680| -35.276|  -39.005|    28.39%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__4_/D              |
|  -1.680|   -1.680| -35.265|  -38.994|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.680|   -1.680| -35.255|  -38.984|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.680|   -1.680| -35.245|  -38.974|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.680|   -1.680| -35.238|  -38.967|    28.39%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__4_/D              |
|  -1.680|   -1.680| -35.235|  -38.963|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.680|   -1.680| -35.222|  -38.951|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.680|   -1.680| -35.188|  -38.916|    28.39%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.680|   -1.680| -35.099|  -38.828|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.680|   -1.680| -35.081|  -38.810|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.680|   -1.680| -35.058|  -38.787|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.680|   -1.680| -35.001|  -38.729|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.680|   -1.680| -34.995|  -38.724|    28.40%|   0:00:01.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.680|   -1.680| -34.943|  -38.672|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.680|   -1.680| -34.938|  -38.667|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.680|   -1.680| -34.930|  -38.658|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.680|   -1.680| -34.921|  -38.650|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_10_/D                      |
|  -1.680|   -1.680| -34.009|  -37.733|    28.40%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.680|   -1.680| -33.849|  -37.572|    28.41%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_4__fifo_instance/q2_ |
|        |         |        |         |          |            |        |          |         | reg_9_/D                                           |
|  -1.680|   -1.680| -33.709|  -37.444|    28.41%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| core2_inst/ofifo_inst/col_idx_0__fifo_instance/q1_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.680|   -1.680| -33.701|  -37.436|    28.41%|   0:00:00.0| 6498.7M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_2__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.680|   -1.680| -33.700|  -37.434|    28.41%|   0:00:01.0| 6498.7M|        NA|       NA| NA                                                 |
|  -1.680|   -1.680| -33.700|  -37.434|    28.41%|   0:00:00.0| 6498.7M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:03:05 real=0:01:04 mem=6498.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:03:05 real=0:01:04 mem=6498.7M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.047| -3.734|
|reg2cgate | 0.063|  0.000|
|reg2reg   |-1.680|-33.700|
|HEPG      |-1.680|-33.700|
|All Paths |-1.680|-37.434|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.680 TNS Slack -37.434 Density 28.41
** GigaOpt Optimizer WNS Slack -1.680 TNS Slack -37.434 Density 28.41
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.047| -3.734|
|reg2cgate | 0.063|  0.000|
|reg2reg   |-1.680|-33.700|
|HEPG      |-1.680|-33.700|
|All Paths |-1.680|-37.434|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 5 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:03:06 real=0:01:05 mem=6498.7M) ***

(I,S,L,T): WC_VIEW: 104.371, 29.787, 1.31376, 135.471
*** SetupOpt [finish] : cpu/real = 0:03:17.7/0:01:16.2 (2.6), totSession cpu/real = 3:23:35.7/3:49:25.0 (0.9), mem = 6290.7M
End: GigaOpt Optimization in TNS mode

*** Start incrementalPlace ***
Collecting buffer chain nets ...
SKP will enable view:
  WC_VIEW
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 5872.06 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 5872.06 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41080  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40860 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.20% V. EstWL: 4.124520e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40876 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.824556e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-4)             (5-9)           (10-14)           (15-19)    OverCon 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        55( 0.03%)         1( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         7( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       181( 0.10%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.10%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] -------------------------------------------------------------------------------------------------
[NR-eGR] Total              244( 0.02%)         1( 0.00%)         2( 0.00%)         2( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.32 seconds, mem = 5889.2M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:09.6, real=0:00:04.0)***
Iteration  8: Total net bbox = 5.012e+05 (2.43e+05 2.58e+05)
              Est.  stn bbox = 6.720e+05 (3.28e+05 3.44e+05)
              cpu = 0:00:14.2 real = 0:00:05.0 mem = 6602.6M
Iteration  9: Total net bbox = 5.227e+05 (2.53e+05 2.69e+05)
              Est.  stn bbox = 6.981e+05 (3.41e+05 3.57e+05)
              cpu = 0:00:23.9 real = 0:00:08.0 mem = 6606.9M
Iteration 10: Total net bbox = 5.444e+05 (2.63e+05 2.81e+05)
              Est.  stn bbox = 7.216e+05 (3.51e+05 3.70e+05)
              cpu = 0:00:37.1 real = 0:00:11.0 mem = 6511.4M
Iteration 11: Total net bbox = 5.733e+05 (2.78e+05 2.95e+05)
              Est.  stn bbox = 7.501e+05 (3.65e+05 3.85e+05)
              cpu = 0:00:27.2 real = 0:00:09.0 mem = 6514.7M
Iteration 12: Total net bbox = 5.801e+05 (2.81e+05 2.99e+05)
              Est.  stn bbox = 7.566e+05 (3.68e+05 3.88e+05)
              cpu = 0:00:23.4 real = 0:00:07.0 mem = 6518.0M
Move report: Timing Driven Placement moves 39094 insts, mean move: 4.25 um, max move: 68.95 um
	Max move on inst (normalizer_inst/FE_OFC4825_n5281): (441.60, 274.60) --> (505.21, 279.95)

Finished Incremental Placement (cpu=0:02:27, real=0:00:52.0, mem=6255.1M)
*** Starting refinePlace (3:26:06 mem=6262.0M) ***
Total net bbox length = 5.949e+05 (2.929e+05 3.020e+05) (ext = 3.692e+04)
Move report: Detail placement moves 39086 insts, mean move: 0.73 um, max move: 13.34 um
	Max move on inst (core2_inst/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1135_q_temp_148): (495.21, 462.75) --> (507.60, 461.80)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 6262.0MB
Summary Report:
Instances move: 39086 (out of 39094 movable)
Instances flipped: 7
Mean displacement: 0.73 um
Max displacement: 13.34 um (Instance: core2_inst/mac_array_instance/col_idx_5__mac_col_inst/FE_OFC1135_q_temp_148) (495.207, 462.749) -> (507.6, 461.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.693e+05 (2.645e+05 3.048e+05) (ext = 3.705e+04)
Runtime: CPU: 0:00:05.7 REAL: 0:00:03.0 MEM: 6262.0MB
*** Finished refinePlace (3:26:12 mem=6262.0M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6261.96 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6261.96 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=41080  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 40861 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.17% V. EstWL: 4.132800e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 40877 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 6.833304e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer                (1)               (4)    OverCon 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        81( 0.04%)         6( 0.00%)   ( 0.04%) 
[NR-eGR]      M3  (3)         9( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       160( 0.08%)         0( 0.00%)   ( 0.08%) 
[NR-eGR]      M5  (5)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR] Total              251( 0.02%)         6( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 1.28 seconds, mem = 6262.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 138906
[NR-eGR]     M2  (2V) length: 2.778361e+05um, number of vias: 198572
[NR-eGR]     M3  (3H) length: 3.025140e+05um, number of vias: 19487
[NR-eGR]     M4  (4V) length: 9.169868e+04um, number of vias: 1312
[NR-eGR]     M5  (5H) length: 2.412210e+04um, number of vias: 293
[NR-eGR]     M6  (6V) length: 9.344000e+03um, number of vias: 63
[NR-eGR]     M7  (7H) length: 2.500000e+02um, number of vias: 86
[NR-eGR]     M8  (8V) length: 8.417200e+02um, number of vias: 0
[NR-eGR] Total length: 7.066066e+05um, number of vias: 358719
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 4.373960e+04um 
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.58 seconds, mem = 6195.0M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:02:39, real=0:00:59.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=5852.0M)
Extraction called for design 'dualcore' of instances=39256 and nets=41230 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 5852.031M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:13:30, real = 0:05:04, mem = 4746.9M, totSessionCpu=3:26:18 **
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=5768.27)
Total number of fetched objects 41156
Total number of fetched objects 41156
End delay calculation. (MEM=6103.6 CPU=0:00:14.2 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6103.6 CPU=0:00:18.2 REAL=0:00:03.0)
skipped the cell partition in DRV
*** Timing NOT met, worst failing slack is -1.753
*** Check timing (0:00:00.1)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in WNS mode
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:26:47.5/3:50:35.3 (0.9), mem = 6103.6M
(I,S,L,T): WC_VIEW: 104.372, 29.852, 1.31376, 135.538
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 150 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.753 TNS Slack -38.352 Density 28.41
Optimizer WNS Pass 0
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.051| -2.958|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.753|-35.422|
|HEPG      |-1.753|-35.422|
|All Paths |-1.753|-38.352|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.753|   -1.753| -35.422|  -38.352|    28.41%|   0:00:01.0| 6318.4M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.682|   -1.682| -34.916|  -37.846|    28.42%|   0:00:05.0| 6385.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.677|   -1.677| -34.698|  -37.628|    28.42%|   0:00:01.0| 6388.5M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.665|   -1.665| -34.631|  -37.561|    28.42%|   0:00:01.0| 6415.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.655|   -1.655| -34.516|  -37.446|    28.42%|   0:00:00.0| 6453.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.652|   -1.652| -34.453|  -37.383|    28.42%|   0:00:02.0| 6461.8M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.646|   -1.646| -34.318|  -37.247|    28.42%|   0:00:02.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.646|   -1.646| -34.262|  -37.192|    28.42%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.637|   -1.637| -34.183|  -37.113|    28.42%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.637|   -1.637| -34.168|  -37.098|    28.42%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.628|   -1.628| -34.001|  -36.931|    28.42%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.628|   -1.628| -33.986|  -36.916|    28.42%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.622|   -1.622| -33.866|  -36.796|    28.43%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.614|   -1.614| -33.679|  -36.609|    28.43%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.614|   -1.614| -33.678|  -36.608|    28.43%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.607|   -1.607| -33.624|  -36.554|    28.44%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.607|   -1.607| -33.567|  -36.497|    28.44%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.605|   -1.605| -33.391|  -36.321|    28.45%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.597|   -1.597| -33.341|  -36.271|    28.45%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.597|   -1.597| -33.330|  -36.260|    28.45%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.593|   -1.593| -33.144|  -36.074|    28.46%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.588|   -1.588| -33.192|  -36.121|    28.46%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.588|   -1.588| -33.177|  -36.106|    28.46%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.584|   -1.584| -33.001|  -35.931|    28.47%|   0:00:00.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.584|   -1.584| -32.998|  -35.928|    28.47%|   0:00:01.0| 6480.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.584|   -1.584| -32.932|  -35.862|    28.47%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.582|   -1.582| -32.961|  -35.891|    28.47%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -32.897|  -35.827|    28.47%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.577|   -1.577| -32.887|  -35.817|    28.48%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.576|   -1.576| -32.819|  -35.749|    28.48%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.571|   -1.571| -32.745|  -35.675|    28.48%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.566|   -1.566| -32.670|  -35.600|    28.49%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.566|   -1.566| -32.669|  -35.599|    28.48%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.563|   -1.563| -32.574|  -35.504|    28.49%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.562|   -1.562| -32.563|  -35.493|    28.49%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.556|   -1.556| -32.469|  -35.399|    28.50%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.556|   -1.556| -32.467|  -35.397|    28.50%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.555|   -1.555| -32.350|  -35.280|    28.51%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.549|   -1.549| -32.166|  -35.096|    28.51%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.549|   -1.549| -32.162|  -35.092|    28.51%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.548|   -1.548| -32.134|  -35.064|    28.51%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.549|   -1.549| -32.081|  -35.011|    28.52%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.548|   -1.548| -32.105|  -35.035|    28.52%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.546|   -1.546| -32.032|  -34.961|    28.52%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.543|   -1.543| -31.967|  -34.897|    28.52%|   0:00:00.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.543|   -1.543| -31.961|  -34.890|    28.52%|   0:00:01.0| 6500.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.541|   -1.541| -31.908|  -34.838|    28.52%|   0:00:05.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.539|   -1.539| -31.816|  -34.746|    28.52%|   0:00:02.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.538| -31.802|  -34.731|    28.53%|   0:00:00.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.538|   -1.538| -31.800|  -34.730|    28.53%|   0:00:00.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.536|   -1.536| -31.780|  -34.710|    28.53%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.537|   -1.537| -31.738|  -34.668|    28.53%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.534|   -1.534| -31.710|  -34.640|    28.53%|   0:00:00.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.532|   -1.532| -31.671|  -34.601|    28.54%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.530|   -1.530| -31.642|  -34.572|    28.54%|   0:00:00.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.530|   -1.530| -31.642|  -34.572|    28.54%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.525|   -1.525| -31.546|  -34.476|    28.55%|   0:00:00.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.522|   -1.522| -31.426|  -34.356|    28.55%|   0:00:02.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.517|   -1.517| -31.568|  -34.498|    28.55%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.514|   -1.514| -31.437|  -34.367|    28.56%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.509|   -1.509| -31.320|  -34.250|    28.56%|   0:00:01.0| 6691.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.509|   -1.509| -31.250|  -34.180|    28.56%|   0:00:06.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.505|   -1.505| -31.176|  -34.106|    28.56%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.502|   -1.502| -31.107|  -34.037|    28.56%|   0:00:02.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.502|   -1.502| -31.087|  -34.017|    28.56%|   0:00:03.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.498|   -1.498| -30.980|  -33.910|    28.57%|   0:00:00.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.498|   -1.498| -30.901|  -33.831|    28.57%|   0:00:02.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.491|   -1.491| -30.834|  -33.764|    28.57%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.490|   -1.490| -30.831|  -33.761|    28.57%|   0:00:02.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.490|   -1.490| -30.774|  -33.704|    28.57%|   0:00:00.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -30.745|  -33.675|    28.57%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.489|   -1.489| -30.743|  -33.673|    28.57%|   0:00:00.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -30.678|  -33.608|    28.58%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.485|   -1.485| -30.622|  -33.552|    28.58%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.487|   -1.487| -30.611|  -33.541|    28.58%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.480|   -1.480| -30.591|  -33.521|    28.59%|   0:00:01.0| 6700.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.478|   -1.478| -30.535|  -33.465|    28.58%|   0:00:07.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.478|   -1.478| -30.494|  -33.424|    28.58%|   0:00:06.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.474|   -1.474| -30.459|  -33.389|    28.59%|   0:00:00.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.473|   -1.473| -30.420|  -33.350|    28.59%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.473|   -1.473| -30.412|  -33.341|    28.59%|   0:00:04.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.472|   -1.472| -30.329|  -33.259|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.472|   -1.472| -30.320|  -33.250|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.470|   -1.470| -30.300|  -33.230|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.470|   -1.470| -30.292|  -33.222|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.469|   -1.469| -30.264|  -33.194|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.466|   -1.466| -30.259|  -33.189|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.465|   -1.465| -30.190|  -33.120|    28.60%|   0:00:02.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.464|   -1.464| -30.182|  -33.111|    28.60%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.463|   -1.463| -30.136|  -33.066|    28.62%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.463|   -1.463| -30.129|  -33.059|    28.62%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.460|   -1.460| -30.071|  -33.001|    28.63%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.458|   -1.458| -30.006|  -32.936|    28.63%|   0:00:01.0| 6719.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.458|   -1.458| -30.004|  -32.934|    28.63%|   0:00:07.0| 6905.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.457|   -1.457| -29.961|  -32.891|    28.63%|   0:00:03.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.454|   -1.454| -29.904|  -32.834|    28.64%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.453|   -1.453| -29.846|  -32.776|    28.65%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.451|   -1.451| -29.809|  -32.739|    28.65%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.450|   -1.450| -29.767|  -32.697|    28.65%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.450|   -1.450| -29.765|  -32.695|    28.65%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.447|   -1.447| -29.706|  -32.636|    28.65%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.445|   -1.445| -29.698|  -32.628|    28.66%|   0:00:04.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.445|   -1.445| -29.689|  -32.619|    28.66%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.443|   -1.443| -29.659|  -32.589|    28.66%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.441|   -1.441| -29.598|  -32.528|    28.67%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.441|   -1.441| -29.583|  -32.513|    28.67%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.441|   -1.441| -29.504|  -32.434|    28.67%|   0:00:03.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.441|   -1.441| -29.473|  -32.403|    28.67%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.443|   -1.443| -29.553|  -32.483|    28.74%|   0:00:07.0| 6902.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:10:16 real=0:02:13 mem=6902.3M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -0.051|   -1.443|  -2.958|  -32.483|    28.74%|   0:00:00.0| 6902.3M|   BC_VIEW|  default| core2_inst/ofifo_inst/col_idx_5__fifo_instance/q6_ |
|        |         |        |         |          |            |        |          |         | reg_0_/E                                           |
|  -0.038|   -1.443|  -1.653|  -31.178|    28.74%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
|  -0.027|   -1.443|  -1.434|  -30.959|    28.75%|   0:00:01.0| 6902.3M|   WC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_12_/D           |
|  -0.018|   -1.443|  -0.742|  -30.267|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_2_/D            |
|  -0.018|   -1.443|  -0.325|  -29.850|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_28_/D               |
|  -0.018|   -1.443|  -0.301|  -29.827|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_28_/D               |
|  -0.014|   -1.443|  -0.272|  -29.797|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core1_inst/psum_mem_instance/Q_reg_87_/D           |
|  -0.007|   -1.443|  -0.079|  -29.604|    28.75%|   0:00:01.0| 6902.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_28_/D               |
|   0.001|   -1.443|   0.000|  -29.525|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core2_inst/qmem_instance/memory2_reg_11_/E         |
|   0.007|   -1.443|   0.000|  -29.525|    28.75%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_4_/D                |
|   0.014|   -1.443|   0.000|  -29.525|    28.75%|   0:00:01.0| 6902.3M|   WC_VIEW|  default| core2_inst/mac_array_instance/col_idx_3__mac_col_i |
|        |         |        |         |          |            |        |          |         | nst/cnt_q_reg_3_/D                                 |
|   0.017|   -1.443|   0.000|  -29.525|    28.76%|   0:00:00.0| 6902.3M|   WC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
|   0.017|   -1.443|   0.000|  -29.525|    28.76%|   0:00:00.0| 6902.3M|   BC_VIEW|  default| core1_inst/qmem_instance/Q_reg_23_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:09.2 real=0:00:03.0 mem=6902.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:10:25 real=0:02:17 mem=6902.3M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.443|-29.525|
|HEPG      |-1.443|-29.525|
|All Paths |-1.443|-29.525|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.443 TNS Slack -29.525 Density 28.76
*** Starting refinePlace (3:37:27 mem=6902.3M) ***
Total net bbox length = 5.722e+05 (2.663e+05 3.059e+05) (ext = 3.705e+04)
Move report: Timing Driven Placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 6902.3MB
Move report: Detail placement moves 3048 insts, mean move: 0.57 um, max move: 3.80 um
	Max move on inst (normalizer_inst/FE_OFC4607_sum_12): (413.20, 209.80) --> (411.20, 211.60)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 6902.3MB
Summary Report:
Instances move: 3048 (out of 39218 movable)
Instances flipped: 0
Mean displacement: 0.57 um
Max displacement: 3.80 um (Instance: normalizer_inst/FE_OFC4607_sum_12) (413.2, 209.8) -> (411.2, 211.6)
	Length: 22 sites, height: 1 rows, site name: core, cell type: BUFFD12
Total net bbox length = 5.729e+05 (2.668e+05 3.062e+05) (ext = 3.705e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 6902.3MB
*** Finished refinePlace (3:37:29 mem=6902.3M) ***
Finished re-routing un-routed nets (0:00:00.0 6902.3M)


Density : 0.2876
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=6902.3M) ***
** GigaOpt Optimizer WNS Slack -1.443 TNS Slack -29.525 Density 28.76
Optimizer WNS Pass 1
OptDebug: Start of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.443|-29.525|
|HEPG      |-1.443|-29.525|
|All Paths |-1.443|-29.525|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.443|   -1.443| -29.525|  -29.525|    28.76%|   0:00:01.0| 6902.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.426|   -1.426| -29.211|  -29.211|    28.79%|   0:00:35.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.421|   -1.421| -29.056|  -29.056|    28.82%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -29.002|  -29.002|    28.84%|   0:00:04.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -29.000|  -29.000|    28.84%|   0:00:03.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.416|   -1.416| -29.023|  -29.023|    28.85%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.413|   -1.413| -29.011|  -29.011|    28.86%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.409|   -1.409| -29.491|  -29.491|    28.87%|   0:00:05.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.409|   -1.409| -29.472|  -29.472|    28.87%|   0:00:03.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -29.509|  -29.509|    28.89%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.405|   -1.405| -29.472|  -29.472|    28.90%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -29.460|  -29.460|    28.91%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.408|   -1.408| -29.466|  -29.466|    28.91%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.406|   -1.406| -29.491|  -29.491|    28.95%|   0:00:04.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.401|   -1.401| -29.458|  -29.458|    28.95%|   0:00:03.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.399|   -1.399| -29.452|  -29.452|    28.95%|   0:00:07.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -29.427|  -29.427|    28.95%|   0:00:07.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -29.417|  -29.417|    28.95%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.399|   -1.399| -29.396|  -29.396|    28.97%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.394|   -1.394| -29.222|  -29.222|    28.98%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.394|   -1.394| -29.221|  -29.221|    28.98%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.391|   -1.391| -29.181|  -29.181|    28.99%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.389|   -1.389| -29.174|  -29.174|    28.99%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.389|   -1.389| -29.159|  -29.159|    28.99%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.386|   -1.386| -29.032|  -29.032|    29.01%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.384|   -1.384| -28.978|  -28.978|    29.01%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.381|   -1.381| -28.951|  -28.951|    29.03%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -28.942|  -28.942|    29.03%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.379|   -1.379| -28.941|  -28.941|    29.03%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.378|   -1.378| -28.836|  -28.836|    29.07%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.376|   -1.376| -28.828|  -28.828|    29.09%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -28.849|  -28.849|    29.09%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.375|   -1.375| -28.847|  -28.847|    29.09%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.374|   -1.374| -28.852|  -28.852|    29.10%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -28.889|  -28.889|    29.11%|   0:00:01.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -28.877|  -28.877|    29.11%|   0:00:02.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.373|   -1.373| -28.875|  -28.875|    29.12%|   0:00:00.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.383|   -1.383| -29.176|  -29.176|    29.42%|   0:00:10.0| 6902.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.383|   -1.383| -29.176|  -29.176|    29.42%|   0:00:00.0| 6902.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:09:21 real=0:01:48 mem=6902.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:09:21 real=0:01:48 mem=6902.3M) ***
OptDebug: End of Optimizer WNS Pass 1:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.383|-29.176|
|HEPG      |-1.383|-29.176|
|All Paths |-1.383|-29.176|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.383 TNS Slack -29.176 Density 29.42
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 3:46:51.4/3:54:54.7 (1.0), mem = 6902.3M
(I,S,L,T): WC_VIEW: 107.668, 32.3703, 1.38694, 141.425
Reclaim Optimization WNS Slack -1.383  TNS Slack -29.176 Density 29.42
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    29.42%|        -|  -1.383| -29.176|   0:00:00.0| 6902.3M|
|    29.37%|      125|  -1.381| -29.112|   0:00:02.0| 6902.3M|
|    29.12%|     1760|  -1.355| -28.473|   0:00:17.0| 6902.3M|
|    29.11%|       71|  -1.355| -28.473|   0:00:01.0| 6902.3M|
|    29.11%|        3|  -1.355| -28.473|   0:00:00.0| 6902.3M|
|    29.11%|        0|  -1.355| -28.473|   0:00:00.0| 6902.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.355  TNS Slack -28.473 Density 29.11
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 224 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:01) (real = 0:00:22.0) **
(I,S,L,T): WC_VIEW: 106.909, 31.7936, 1.35938, 140.062
*** AreaOpt [finish] : cpu/real = 0:01:01.6/0:00:22.5 (2.7), totSession cpu/real = 3:47:53.0/3:55:17.2 (1.0), mem = 6902.3M
End: Area Reclaim Optimization (cpu=0:01:02, real=0:00:23, mem=6726.33M, totSessionCpu=3:47:53).
*** Starting refinePlace (3:47:54 mem=6726.3M) ***
Total net bbox length = 5.766e+05 (2.691e+05 3.075e+05) (ext = 3.705e+04)
Move report: Timing Driven Placement moves 3486 insts, mean move: 3.49 um, max move: 69.80 um
	Max move on inst (normalizer_inst/FE_RC_3232_0): (435.60, 294.40) --> (401.80, 330.40)
	Runtime: CPU: 0:00:07.9 REAL: 0:00:04.0 MEM: 6757.4MB
Move report: Detail placement moves 5661 insts, mean move: 0.61 um, max move: 5.60 um
	Max move on inst (normalizer_inst/FE_RC_1574_0): (439.20, 179.20) --> (437.20, 175.60)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 6757.4MB
Summary Report:
Instances move: 7537 (out of 39909 movable)
Instances flipped: 53
Mean displacement: 1.98 um
Max displacement: 69.80 um (Instance: normalizer_inst/FE_RC_3232_0) (435.6, 294.4) -> (401.8, 330.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.796e+05 (2.713e+05 3.082e+05) (ext = 3.710e+04)
Runtime: CPU: 0:00:09.5 REAL: 0:00:05.0 MEM: 6757.4MB
*** Finished refinePlace (3:48:03 mem=6757.4M) ***
Finished re-routing un-routed nets (0:00:00.0 6757.4M)


Density : 0.2911
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:11.1 real=0:00:06.0 mem=6757.4M) ***
** GigaOpt Optimizer WNS Slack -1.354 TNS Slack -28.456 Density 29.11
Optimizer WNS Pass 2
OptDebug: Start of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.001|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.354|-28.456|
|HEPG      |-1.354|-28.456|
|All Paths |-1.354|-28.456|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.354|   -1.354| -28.456|  -28.456|    29.11%|   0:00:00.0| 6757.4M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.348|   -1.348| -28.306|  -28.306|    29.15%|   0:00:32.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.346|   -1.346| -28.323|  -28.323|    29.16%|   0:00:03.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.346|   -1.346| -28.321|  -28.321|    29.16%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.344|   -1.344| -28.284|  -28.284|    29.17%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.344|   -1.344| -28.240|  -28.240|    29.18%|   0:00:02.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.343|   -1.343| -28.251|  -28.251|    29.18%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -28.237|  -28.237|    29.19%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -28.217|  -28.217|    29.19%|   0:00:03.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -28.209|  -28.209|    29.20%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.342|   -1.342| -28.132|  -28.132|    29.20%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.351|   -1.351| -28.226|  -28.226|    29.38%|   0:00:22.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.351|   -1.351| -28.226|  -28.226|    29.38%|   0:00:00.0| 6912.1M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:30 real=0:01:06 mem=6912.1M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.001|   -1.351|   0.000|  -28.226|    29.38%|   0:00:00.0| 6912.1M|   BC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
|   0.004|   -1.351|   0.000|  -28.226|    29.38%|   0:00:00.0| 6912.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_4_/D                |
|   0.007|   -1.351|   0.000|  -28.226|    29.39%|   0:00:00.0| 6912.1M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_11_/D               |
|   0.012|   -1.351|   0.000|  -28.226|    29.39%|   0:00:01.0| 6912.1M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_18_/D               |
|   0.018|   -1.351|   0.000|  -28.226|    29.39%|   0:00:00.0| 6912.1M|   WC_VIEW|  default| core2_inst/qmem_instance/Q_reg_7_/D                |
|   0.018|   -1.351|   0.000|  -28.226|    29.39%|   0:00:00.0| 6912.1M|   BC_VIEW|  default| core2_inst/qmem_instance/Q_reg_7_/D                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.7 real=0:00:01.0 mem=6912.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:34 real=0:01:07 mem=6912.1M) ***
OptDebug: End of Optimizer WNS Pass 2:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.351|-28.226|
|HEPG      |-1.351|-28.226|
|All Paths |-1.351|-28.226|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.351 TNS Slack -28.226 Density 29.39
*** Starting refinePlace (3:54:40 mem=6912.1M) ***
Total net bbox length = 5.810e+05 (2.722e+05 3.088e+05) (ext = 3.710e+04)
Move report: Timing Driven Placement moves 4047 insts, mean move: 6.25 um, max move: 61.60 um
	Max move on inst (normalizer_inst/FE_RC_3531_0): (416.20, 298.00) --> (412.20, 355.60)
	Runtime: CPU: 0:00:09.3 REAL: 0:00:05.0 MEM: 6912.1MB
Move report: Detail placement moves 4888 insts, mean move: 0.55 um, max move: 4.60 um
	Max move on inst (normalizer_inst/U1139): (486.20, 202.60) --> (483.40, 200.80)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:00.0 MEM: 6912.1MB
Summary Report:
Instances move: 7197 (out of 40039 movable)
Instances flipped: 4
Mean displacement: 3.79 um
Max displacement: 61.80 um (Instance: normalizer_inst/FE_RC_3531_0) (416.2, 298) -> (412, 355.6)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.837e+05 (2.747e+05 3.090e+05) (ext = 3.702e+04)
Runtime: CPU: 0:00:10.7 REAL: 0:00:06.0 MEM: 6912.1MB
*** Finished refinePlace (3:54:50 mem=6912.1M) ***
Finished re-routing un-routed nets (0:00:00.1 6912.1M)


Density : 0.2939
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.0 real=0:00:07.0 mem=6912.1M) ***
** GigaOpt Optimizer WNS Slack -1.374 TNS Slack -28.494 Density 29.39
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 3
OptDebug: Start of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.374|-28.494|
|HEPG      |-1.374|-28.494|
|All Paths |-1.374|-28.494|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.374|   -1.374| -28.494|  -28.494|    29.39%|   0:00:00.0| 6912.1M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.351|   -1.351| -28.385|  -28.385|    29.41%|   0:00:20.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.346|   -1.346| -28.348|  -28.348|    29.42%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.345|   -1.345| -28.282|  -28.282|    29.41%|   0:00:02.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.344|   -1.344| -28.213|  -28.213|    29.43%|   0:00:02.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.342|   -1.342| -28.199|  -28.199|    29.43%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.342|   -1.342| -28.195|  -28.195|    29.43%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.341|   -1.341| -28.150|  -28.150|    29.44%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.338|   -1.338| -28.184|  -28.184|    29.45%|   0:00:02.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.338|   -1.338| -28.178|  -28.178|    29.45%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.336|   -1.336| -28.240|  -28.240|    29.46%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.334|   -1.334| -28.196|  -28.196|    29.46%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.334|   -1.334| -28.192|  -28.192|    29.47%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.331|   -1.331| -28.220|  -28.220|    29.47%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.330|   -1.330| -28.221|  -28.221|    29.50%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.328|   -1.328| -28.171|  -28.171|    29.51%|   0:00:04.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.325|   -1.325| -28.178|  -28.178|    29.52%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.325|   -1.325| -28.162|  -28.162|    29.52%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.324|   -1.324| -28.105|  -28.105|    29.54%|   0:00:00.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.324|   -1.324| -28.045|  -28.045|    29.55%|   0:00:01.0| 6912.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -27.989|  -27.989|    29.55%|   0:00:02.0| 6931.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.983|  -27.983|    29.55%|   0:00:05.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.977|  -27.977|    29.55%|   0:00:01.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -27.961|  -27.961|    29.57%|   0:00:00.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.322|   -1.322| -27.943|  -27.943|    29.58%|   0:00:01.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.315|   -1.315| -27.898|  -27.898|    29.58%|   0:00:01.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.313|   -1.313| -27.802|  -27.802|    29.60%|   0:00:03.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.312|   -1.312| -27.790|  -27.790|    29.61%|   0:00:01.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -27.928|  -27.928|    29.81%|   0:00:11.0| 7080.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.318|   -1.318| -27.928|  -27.928|    29.81%|   0:00:00.0| 7080.1M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:21 real=0:01:05 mem=7080.1M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:21 real=0:01:05 mem=7080.1M) ***
OptDebug: End of Optimizer WNS Pass 3:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.018|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.318|-27.928|
|HEPG      |-1.318|-27.928|
|All Paths |-1.318|-27.928|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.318 TNS Slack -27.928 Density 29.81
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:00:14.1/3:57:44.1 (1.0), mem = 7080.1M
(I,S,L,T): WC_VIEW: 109.199, 33.8121, 1.41398, 144.425
Reclaim Optimization WNS Slack -1.318  TNS Slack -27.928 Density 29.81
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    29.81%|        -|  -1.318| -27.928|   0:00:00.0| 7080.1M|
|    29.79%|       59|  -1.317| -27.778|   0:00:03.0| 7080.1M|
|    29.60%|     1449|  -1.297| -27.454|   0:00:15.0| 7080.1M|
|    29.60%|       10|  -1.297| -27.453|   0:00:00.0| 7080.1M|
|    29.60%|        0|  -1.297| -27.453|   0:00:01.0| 7080.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.297  TNS Slack -27.453 Density 29.60
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 253 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:00:54.7) (real = 0:00:21.0) **
(I,S,L,T): WC_VIEW: 108.551, 33.3211, 1.39581, 143.268
*** AreaOpt [finish] : cpu/real = 0:00:55.0/0:00:20.5 (2.7), totSession cpu/real = 4:01:09.0/3:58:04.5 (1.0), mem = 7080.1M
End: Area Reclaim Optimization (cpu=0:00:55, real=0:00:21, mem=6878.13M, totSessionCpu=4:01:09).
*** Starting refinePlace (4:01:10 mem=6878.1M) ***
Total net bbox length = 5.855e+05 (2.757e+05 3.098e+05) (ext = 3.702e+04)
Move report: Timing Driven Placement moves 4971 insts, mean move: 6.06 um, max move: 41.00 um
	Max move on inst (normalizer_inst/FE_RC_3679_0): (438.20, 402.40) --> (470.20, 411.40)
	Runtime: CPU: 0:00:09.4 REAL: 0:00:05.0 MEM: 6909.2MB
Move report: Detail placement moves 5581 insts, mean move: 0.58 um, max move: 4.20 um
	Max move on inst (normalizer_inst/FE_RC_3733_0): (357.20, 265.60) --> (354.80, 267.40)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 6909.2MB
Summary Report:
Instances move: 8590 (out of 40135 movable)
Instances flipped: 19
Mean displacement: 3.78 um
Max displacement: 41.00 um (Instance: normalizer_inst/FE_RC_3679_0) (438.2, 402.4) -> (470.2, 411.4)
	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
Total net bbox length = 5.881e+05 (2.767e+05 3.114e+05) (ext = 3.706e+04)
Runtime: CPU: 0:00:10.8 REAL: 0:00:06.0 MEM: 6909.2MB
*** Finished refinePlace (4:01:20 mem=6909.2M) ***
Finished re-routing un-routed nets (0:00:00.1 6909.2M)


Density : 0.2960
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.0 real=0:00:07.0 mem=6909.2M) ***
** GigaOpt Optimizer WNS Slack -1.328 TNS Slack -27.592 Density 29.60
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 4
OptDebug: Start of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.003|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.328|-27.592|
|HEPG      |-1.328|-27.592|
|All Paths |-1.328|-27.592|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.328|   -1.328| -27.592|  -27.592|    29.60%|   0:00:00.0| 6909.2M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.309|   -1.309| -27.474|  -27.474|    29.61%|   0:00:27.0| 7042.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.312|   -1.312| -27.457|  -27.457|    29.62%|   0:00:01.0| 7042.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.312|   -1.312| -27.466|  -27.466|    29.63%|   0:00:04.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.308|   -1.308| -27.460|  -27.460|    29.63%|   0:00:00.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.309|   -1.309| -27.457|  -27.457|    29.65%|   0:00:05.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -27.703|  -27.703|    29.84%|   0:00:26.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.677|  -27.677|    29.86%|   0:00:02.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -27.672|  -27.672|    29.86%|   0:00:00.0| 7024.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -27.672|  -27.672|    29.86%|   0:00:00.0| 7024.7M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:19 real=0:01:05 mem=7024.7M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.003|   -1.319|   0.000|  -27.672|    29.86%|   0:00:00.0| 7024.7M|   BC_VIEW|  default| core2_inst/psum_mem_instance/Q_reg_71_/D           |
|   0.011|   -1.319|   0.000|  -27.672|    29.86%|   0:00:00.0| 7024.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_11_/D               |
|   0.012|   -1.319|   0.000|  -27.672|    29.87%|   0:00:01.0| 7024.7M|   WC_VIEW|  default| core1_inst/kmem_instance/Q_reg_18_/D               |
|   0.016|   -1.319|   0.000|  -27.672|    29.87%|   0:00:00.0| 7024.7M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
|   0.017|   -1.319|   0.000|  -27.672|    29.87%|   0:00:00.0| 7024.7M|   BC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.3 real=0:00:01.0 mem=7024.7M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:22 real=0:01:06 mem=7024.7M) ***
OptDebug: End of Optimizer WNS Pass 4:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.319|-27.672|
|HEPG      |-1.319|-27.672|
|All Paths |-1.319|-27.672|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.319 TNS Slack -27.672 Density 29.87
*** Starting refinePlace (4:07:45 mem=7024.7M) ***
Total net bbox length = 5.893e+05 (2.776e+05 3.116e+05) (ext = 3.706e+04)
Move report: Timing Driven Placement moves 4389 insts, mean move: 6.74 um, max move: 50.60 um
	Max move on inst (normalizer_inst/FE_RC_3669_0): (428.40, 254.80) --> (421.00, 298.00)
	Runtime: CPU: 0:00:09.9 REAL: 0:00:05.0 MEM: 7024.7MB
Move report: Detail placement moves 5663 insts, mean move: 0.58 um, max move: 4.60 um
	Max move on inst (normalizer_inst/FE_OCPC5641_n491): (433.60, 199.00) --> (434.60, 195.40)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 7014.7MB
Summary Report:
Instances move: 8180 (out of 40262 movable)
Instances flipped: 26
Mean displacement: 3.90 um
Max displacement: 50.40 um (Instance: normalizer_inst/FE_RC_3669_0) (428.4, 254.8) -> (421.2, 298)
	Length: 6 sites, height: 1 rows, site name: core, cell type: CKND3
Total net bbox length = 5.916e+05 (2.791e+05 3.125e+05) (ext = 3.706e+04)
Runtime: CPU: 0:00:11.3 REAL: 0:00:06.0 MEM: 7014.7MB
*** Finished refinePlace (4:07:56 mem=7014.7M) ***
Finished re-routing un-routed nets (0:00:00.1 7014.8M)


Density : 0.2987
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:13.8 real=0:00:07.0 mem=7014.8M) ***
** GigaOpt Optimizer WNS Slack -1.328 TNS Slack -27.958 Density 29.87
Skipped Place ECO bump recovery (WNS opt)
Optimizer WNS Pass 5
OptDebug: Start of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.009|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.328|-27.958|
|HEPG      |-1.328|-27.958|
|All Paths |-1.328|-27.958|
+----------+------+-------+

Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.328|   -1.328| -27.958|  -27.958|    29.87%|   0:00:01.0| 7014.7M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.327|   -1.327| -27.849|  -27.849|    29.95%|   0:00:25.0| 7014.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324| -27.841|  -27.841|    29.95%|   0:00:01.0| 7014.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.324|   -1.324| -27.820|  -27.820|    29.95%|   0:00:01.0| 7014.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
|  -1.324|   -1.324| -27.823|  -27.823|    29.96%|   0:00:01.0| 7014.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
|  -1.323|   -1.323| -27.822|  -27.822|    29.96%|   0:00:00.0| 7014.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
|  -1.324|   -1.324| -27.817|  -27.817|    29.96%|   0:00:01.0| 7014.7M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
The view delay ratios are: (BC_VIEW 0.514999) (WC_VIEW 1)
Restoring previous 'useful skew' info from scheduling_file.cts.8083 ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_1__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
|  -1.321|   -1.321| -27.808|  -27.808|    29.96%|   0:00:06.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.321|   -1.321| -27.808|  -27.808|    29.97%|   0:00:01.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.796|  -27.796|    30.00%|   0:00:09.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.774|  -27.774|    30.00%|   0:00:01.0| 7052.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_1_/Q                       |
|  -1.318|   -1.318| -27.773|  -27.773|    30.00%|   0:00:01.0| 7052.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
|  -1.319|   -1.319| -27.755|  -27.755|    30.01%|   0:00:01.0| 7052.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
|  -1.319|   -1.319| -27.752|  -27.752|    30.01%|   0:00:02.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.319|   -1.319| -27.751|  -27.751|    30.01%|   0:00:00.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.896|  -27.896|    30.07%|   0:00:11.0| 7052.9M|   WC_VIEW|  default| normalizer_inst/sum_reg_2_/Q                       |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
|  -1.320|   -1.320| -27.874|  -27.874|    30.07%|   0:00:01.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.869|  -27.869|    30.07%|   0:00:01.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.830|  -27.830|    30.08%|   0:00:01.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.320|   -1.320| -27.806|  -27.806|    30.09%|   0:00:01.0| 7052.9M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
Analyzing useful skew in preCTS mode ...
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
 ** Useful skew failure reasons **
The sequential element normalizer_inst/sum_reg_2_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_1_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_0_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_4_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_3_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_12_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_8_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_5_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_13_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_11_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__9_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/sum_reg_10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__10_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__6_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_1_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
The sequential element normalizer_inst/div_in_2_reg_0__7_ could not be skewed because the computed possible skew is positive while the tool is running in advancing mode.
|  -1.320|   -1.320| -27.806|  -27.806|    30.09%|   0:00:01.0| 7052.9M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:57 real=0:01:07 mem=7052.9M) ***
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|   0.009|   -1.320|   0.000|  -27.806|    30.09%|   0:00:01.0| 7052.9M|   BC_VIEW|  default| core2_inst/ofifo_inst/col_idx_3__fifo_instance/wr_ |
|        |         |        |         |          |            |        |          |         | ptr_reg_2_/D                                       |
|   0.016|   -1.320|   0.000|  -27.799|    30.09%|   0:00:00.0| 7052.9M|   WC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
|   0.017|   -1.320|   0.000|  -27.799|    30.09%|   0:00:00.0| 7052.9M|   BC_VIEW|  default| core2_inst/kmem_instance/Q_reg_27_/D               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=7052.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:58 real=0:01:08 mem=7052.9M) ***
OptDebug: End of Optimizer WNS Pass 5:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.320|-27.799|
|HEPG      |-1.320|-27.799|
|All Paths |-1.320|-27.799|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.320 TNS Slack -27.799 Density 30.09
*** Starting refinePlace (4:13:58 mem=7052.9M) ***
Total net bbox length = 5.929e+05 (2.800e+05 3.130e+05) (ext = 3.706e+04)
Move report: Timing Driven Placement moves 11716 insts, mean move: 6.88 um, max move: 77.60 um
	Max move on inst (normalizer_inst/FE_RC_4194_0): (476.00, 346.60) --> (512.20, 388.00)
	Runtime: CPU: 0:00:13.8 REAL: 0:00:06.0 MEM: 7052.9MB
Move report: Detail placement moves 7315 insts, mean move: 1.11 um, max move: 12.40 um
	Max move on inst (normalizer_inst/FE_OFC5166_n8813): (384.00, 316.00) --> (396.40, 316.00)
	Runtime: CPU: 0:00:05.8 REAL: 0:00:03.0 MEM: 7052.9MB
Summary Report:
Instances move: 13525 (out of 40354 movable)
Instances flipped: 1262
Mean displacement: 6.21 um
Max displacement: 86.20 um (Instance: normalizer_inst/FE_RC_4194_0) (476, 346.6) -> (520.8, 388)
	Length: 7 sites, height: 1 rows, site name: core, cell type: CKND4
Total net bbox length = 5.849e+05 (2.709e+05 3.140e+05) (ext = 3.714e+04)
Runtime: CPU: 0:00:19.7 REAL: 0:00:09.0 MEM: 7052.9MB
*** Finished refinePlace (4:14:18 mem=7052.9M) ***
Finished re-routing un-routed nets (0:00:00.2 7052.9M)


Density : 0.3009
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:23.8 real=0:00:12.0 mem=7052.9M) ***
** GigaOpt Optimizer WNS Slack -1.338 TNS Slack -28.263 Density 30.09
Recovering Place ECO bump
Active Path Group: reg2cgate reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.338|   -1.338| -28.263|  -28.263|    30.09%|   0:00:01.0| 7052.9M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.336|   -1.336| -28.239|  -28.239|    30.10%|   0:00:04.0| 7052.9M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:23.4 real=0:00:05.0 mem=7052.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:23.5 real=0:00:05.0 mem=7052.9M) ***
*** Starting refinePlace (4:14:46 mem=7052.9M) ***
Total net bbox length = 5.851e+05 (2.710e+05 3.141e+05) (ext = 3.714e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 7052.9MB
Summary Report:
Instances move: 0 (out of 40370 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.851e+05 (2.710e+05 3.141e+05) (ext = 3.714e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 7052.9MB
*** Finished refinePlace (4:14:47 mem=7052.9M) ***
Finished re-routing un-routed nets (0:00:00.0 7052.9M)


Density : 0.3010
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:03.0 mem=7052.9M) ***
** GigaOpt Optimizer WNS Slack -1.336 TNS Slack -28.241 Density 30.10
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.336|-28.241|
|HEPG      |-1.336|-28.241|
|All Paths |-1.336|-28.241|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 266 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:47:48 real=0:10:05 mem=7052.9M) ***

(I,S,L,T): WC_VIEW: 110.113, 34.8575, 1.43287, 146.403
*** SetupOpt [finish] : cpu/real = 0:48:02.0/0:10:17.7 (4.7), totSession cpu/real = 4:14:49.4/4:00:53.0 (1.1), mem = 6844.9M
End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is -1.336
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 92, Num usable cells 948
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 92, Num usable cells 948
Begin: GigaOpt Optimization in TNS mode
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:14:50.2/4:00:53.8 (1.1), mem = 6452.9M
(I,S,L,T): WC_VIEW: 110.113, 34.8575, 1.43287, 146.403
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 150 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.336 TNS Slack -28.241 Density 30.10
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.336|-28.241|
|HEPG      |-1.336|-28.241|
|All Paths |-1.336|-28.241|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.336|   -1.336| -28.241|  -28.241|    30.10%|   0:00:00.0| 6664.4M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.326|   -1.326| -27.962|  -27.962|    30.12%|   0:00:17.0| 7080.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.326|   -1.326| -27.958|  -27.958|    30.12%|   0:00:03.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324| -27.869|  -27.869|    30.13%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.324|   -1.324| -27.863|  -27.863|    30.13%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.845|  -27.845|    30.13%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.811|  -27.811|    30.14%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.810|  -27.810|    30.14%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.795|  -27.795|    30.14%|   0:00:00.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.323|   -1.323| -27.747|  -27.747|    30.15%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -27.728|  -27.728|    30.15%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -27.725|  -27.725|    30.15%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -27.604|  -27.604|    30.16%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -27.597|  -27.597|    30.16%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.323|   -1.323| -27.528|  -27.528|    30.17%|   0:00:02.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.323|   -1.323| -27.513|  -27.513|    30.18%|   0:00:00.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.323|   -1.323| -27.510|  -27.510|    30.18%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.323|   -1.323| -27.436|  -27.436|    30.18%|   0:00:01.0| 7099.4M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.422|  -27.422|    30.18%|   0:00:03.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.418|  -27.418|    30.18%|   0:00:03.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.388|  -27.388|    30.19%|   0:00:01.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.382|  -27.382|    30.19%|   0:00:01.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.384|  -27.384|    30.20%|   0:00:02.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.353|  -27.353|    30.20%|   0:00:00.0| 7137.6M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.353|  -27.353|    30.19%|   0:00:03.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__0_/D              |
|  -1.323|   -1.323| -27.277|  -27.277|    30.20%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.262|  -27.262|    30.20%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.259|  -27.259|    30.20%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.225|  -27.225|    30.20%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.222|  -27.222|    30.21%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.323|   -1.323| -27.172|  -27.172|    30.21%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.136|  -27.136|    30.21%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.114|  -27.114|    30.21%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.113|  -27.113|    30.21%|   0:00:02.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.111|  -27.111|    30.21%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.099|  -27.099|    30.22%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.087|  -27.087|    30.22%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.083|  -27.083|    30.22%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.068|  -27.068|    30.22%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.049|  -27.049|    30.22%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.323|   -1.323| -27.023|  -27.023|    30.22%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.020|  -27.020|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__1_/D              |
|  -1.323|   -1.323| -27.015|  -27.015|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__2_/D              |
|  -1.324|   -1.324| -26.998|  -26.998|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.324|   -1.324| -26.994|  -26.994|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__2_/D              |
|  -1.324|   -1.324| -26.974|  -26.974|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.324|   -1.324| -26.970|  -26.970|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.324|   -1.324| -26.929|  -26.929|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.324|   -1.324| -26.882|  -26.882|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.824|  -26.824|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.324|   -1.324| -26.806|  -26.806|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.324|   -1.324| -26.776|  -26.776|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.701|  -26.701|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.324|   -1.324| -26.693|  -26.693|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.324|   -1.324| -26.642|  -26.642|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.641|  -26.641|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.604|  -26.604|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.573|  -26.573|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.557|  -26.557|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.554|  -26.554|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__4_/D              |
|  -1.324|   -1.324| -26.496|  -26.496|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.324|   -1.324| -26.493|  -26.493|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__5_/D              |
|  -1.324|   -1.324| -26.479|  -26.479|    30.23%|   0:00:00.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.324|   -1.324| -26.474|  -26.474|    30.23%|   0:00:01.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.324|   -1.324| -26.463|  -26.463|    30.23%|   0:00:02.0| 7156.7M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.456|  -26.456|    30.23%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.455|  -26.455|    30.23%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.454|  -26.454|    30.23%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.445|  -26.445|    30.23%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.444|  -26.444|    30.23%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.441|  -26.441|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.441|  -26.441|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.324|   -1.324| -26.438|  -26.438|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.324|   -1.324| -26.423|  -26.423|    30.24%|   0:00:02.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.324|   -1.324| -26.418|  -26.418|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__5_/D              |
|  -1.324|   -1.324| -26.301|  -26.301|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -26.215|  -26.215|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -26.154|  -26.154|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -26.035|  -26.035|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__6_/D              |
|  -1.324|   -1.324| -26.026|  -26.026|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -25.991|  -25.991|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -25.962|  -25.962|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -25.932|  -25.932|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -25.926|  -25.926|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.324|   -1.324| -25.892|  -25.892|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.324|   -1.324| -25.865|  -25.865|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.324|   -1.324| -25.865|  -25.865|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.324|   -1.324| -25.856|  -25.856|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.324|   -1.324| -25.832|  -25.832|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.324|   -1.324| -25.810|  -25.810|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.324|   -1.324| -25.695|  -25.695|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.324|   -1.324| -25.648|  -25.648|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.324|   -1.324| -25.603|  -25.603|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.324|   -1.324| -25.594|  -25.594|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.324|   -1.324| -25.562|  -25.562|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.324|   -1.324| -25.560|  -25.560|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.324|   -1.324| -25.552|  -25.552|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__6_/D              |
|  -1.324|   -1.324| -25.494|  -25.494|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_9_/D                       |
|  -1.324|   -1.324| -25.400|  -25.400|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.324|   -1.324| -25.396|  -25.396|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.324|   -1.324| -25.395|  -25.395|    30.24%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.324|   -1.324| -25.149|  -25.149|    30.24%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.324|   -1.324| -25.129|  -25.129|    30.25%|   0:00:01.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.324|   -1.324| -25.114|  -25.114|    30.25%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.324|   -1.324| -25.090|  -25.090|    30.25%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.324|   -1.324| -25.065|  -25.065|    30.26%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__8_/D              |
|  -1.324|   -1.324| -25.057|  -25.057|    30.26%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_8_/D                       |
|  -1.324|   -1.324| -25.057|  -25.057|    30.28%|   0:00:03.0| 7185.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_7_/D                       |
|  -1.324|   -1.324| -25.056|  -25.056|    30.28%|   0:00:00.0| 7185.3M|   WC_VIEW|  reg2reg| core1_inst/ofifo_inst/col_idx_1__fifo_instance/q4_ |
|        |         |        |         |          |            |        |          |         | reg_10_/D                                          |
|  -1.324|   -1.324| -25.056|  -25.056|    30.28%|   0:00:03.0| 7185.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:06:20 real=0:01:30 mem=7185.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:06:20 real=0:01:30 mem=7185.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.324|-25.056|
|HEPG      |-1.324|-25.056|
|All Paths |-1.324|-25.056|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.324 TNS Slack -25.056 Density 30.28
*** Starting refinePlace (4:21:21 mem=7185.3M) ***
Total net bbox length = 5.876e+05 (2.720e+05 3.157e+05) (ext = 3.714e+04)
Move report: Timing Driven Placement moves 2739 insts, mean move: 3.87 um, max move: 32.80 um
	Max move on inst (normalizer_inst/FE_RC_3937_0): (544.20, 294.40) --> (544.60, 326.80)
	Runtime: CPU: 0:00:08.9 REAL: 0:00:04.0 MEM: 7185.3MB
Move report: Detail placement moves 4554 insts, mean move: 1.05 um, max move: 9.00 um
	Max move on inst (normalizer_inst/FE_OCPC5748_FE_RN_325): (423.00, 247.60) --> (414.00, 247.60)
	Runtime: CPU: 0:00:05.6 REAL: 0:00:03.0 MEM: 7185.3MB
Summary Report:
Instances move: 6060 (out of 40471 movable)
Instances flipped: 365
Mean displacement: 2.35 um
Max displacement: 33.20 um (Instance: normalizer_inst/FE_RC_3937_0) (544.2, 294.4) -> (543.4, 326.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2
Total net bbox length = 5.879e+05 (2.720e+05 3.160e+05) (ext = 3.715e+04)
Runtime: CPU: 0:00:14.6 REAL: 0:00:08.0 MEM: 7185.3MB
*** Finished refinePlace (4:21:36 mem=7185.3M) ***
Finished re-routing un-routed nets (0:00:00.0 7185.3M)


Density : 0.3028
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:16.7 real=0:00:09.0 mem=7185.3M) ***
** GigaOpt Optimizer WNS Slack -1.325 TNS Slack -25.105 Density 30.28
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.017|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.325|-25.105|
|HEPG      |-1.325|-25.105|
|All Paths |-1.325|-25.105|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 359 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:06:38 real=0:01:41 mem=7185.3M) ***

(I,S,L,T): WC_VIEW: 110.646, 35.1748, 1.44962, 147.271
*** SetupOpt [finish] : cpu/real = 0:06:48.3/0:01:51.1 (3.7), totSession cpu/real = 4:21:38.5/4:02:44.9 (1.1), mem = 6975.8M
End: GigaOpt Optimization in TNS mode
Info: 203 clock nets excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:21:39.5/4:02:45.9 (1.1), mem = 6728.8M
(I,S,L,T): WC_VIEW: 110.646, 35.1748, 1.44962, 147.271
Reclaim Optimization WNS Slack -1.325  TNS Slack -25.105 Density 30.28
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    30.28%|        -|  -1.325| -25.105|   0:00:00.0| 6728.8M|
|    30.28%|       23|  -1.325| -25.104|   0:00:01.0| 7034.0M|
|    30.24%|      103|  -1.325| -24.991|   0:00:03.0| 7034.0M|
|    29.91%|     2222|  -1.303| -24.678|   0:00:17.0| 7091.3M|
|    29.90%|       96|  -1.303| -24.672|   0:00:02.0| 7091.3M|
|    29.90%|        3|  -1.303| -24.672|   0:00:01.0| 7091.3M|
|    29.90%|        0|  -1.303| -24.672|   0:00:00.0| 7091.3M|
|    29.90%|        2|  -1.303| -24.672|   0:00:00.0| 7091.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.303  TNS Slack -24.672 Density 29.90
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 330 constrained nets 
**** End NDR-Layer Usage Statistics ****
End: Core Area Reclaim Optimization (cpu = 0:01:13) (real = 0:00:26.0) **
*** Starting refinePlace (4:22:53 mem=7091.3M) ***
Total net bbox length = 5.885e+05 (2.726e+05 3.159e+05) (ext = 3.715e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 7091.3MB
Summary Report:
Instances move: 0 (out of 40366 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.885e+05 (2.726e+05 3.159e+05) (ext = 3.715e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 7091.3MB
*** Finished refinePlace (4:22:54 mem=7091.3M) ***
Finished re-routing un-routed nets (0:00:00.0 7091.3M)


Density : 0.2990
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=7091.3M) ***
(I,S,L,T): WC_VIEW: 109.627, 34.4709, 1.41202, 145.51
*** AreaOpt [finish] : cpu/real = 0:01:15.8/0:00:28.3 (2.7), totSession cpu/real = 4:22:55.4/4:03:14.2 (1.1), mem = 7091.3M
End: Area Reclaim Optimization (cpu=0:01:16, real=0:00:29, mem=6522.30M, totSessionCpu=4:22:56).
Begin: GigaOpt postEco DRV Optimization
Info: 203 clock nets excluded from IPO operation.
*** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:22:56.1/4:03:14.9 (1.1), mem = 6522.3M
(I,S,L,T): WC_VIEW: 109.627, 34.4709, 1.41202, 145.51
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     6|   151|    -0.07|     4|     6|    -0.01|     0|     0|     0|     0|    -1.30|   -24.67|       0|       0|       0|  29.90|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|   -24.62|       0|       2|       5|  29.90| 0:00:01.0|  7035.5M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -1.30|   -24.62|       0|       0|       0|  29.90| 0:00:00.0|  7035.5M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 330 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish DRV Fixing (cpu=0:00:02.7 real=0:00:01.0 mem=7035.5M) ***

*** Starting refinePlace (4:23:04 mem=7035.5M) ***
Total net bbox length = 5.885e+05 (2.726e+05 3.159e+05) (ext = 3.715e+04)
Move report: Detail placement moves 4 insts, mean move: 1.30 um, max move: 3.40 um
	Max move on inst (normalizer_inst/FE_OFC3879_FE_DBTN96_n8330): (463.00, 280.00) --> (461.40, 278.20)
	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 7038.6MB
Summary Report:
Instances move: 4 (out of 40368 movable)
Instances flipped: 0
Mean displacement: 1.30 um
Max displacement: 3.40 um (Instance: normalizer_inst/FE_OFC3879_FE_DBTN96_n8330) (463, 280) -> (461.4, 278.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: BUFFD3
Total net bbox length = 5.885e+05 (2.726e+05 3.159e+05) (ext = 3.715e+04)
Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 7038.6MB
*** Finished refinePlace (4:23:06 mem=7038.6M) ***
Finished re-routing un-routed nets (0:00:00.0 7038.6M)


Density : 0.2990
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.9 real=0:00:02.0 mem=7038.6M) ***
(I,S,L,T): WC_VIEW: 109.563, 34.4715, 1.4121, 145.447
*** DrvOpt [finish] : cpu/real = 0:00:10.7/0:00:06.9 (1.5), totSession cpu/real = 4:23:06.9/4:03:21.8 (1.1), mem = 6830.6M
End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after postEco optimization: -1.303 -> -1.302 (bump = -0.001)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -24.672 -> -24.624
Begin: GigaOpt TNS non-legal recovery
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:23:08.0/4:03:22.9 (1.1), mem = 6830.6M
(I,S,L,T): WC_VIEW: 109.563, 34.4715, 1.4121, 145.447
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 150 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.302 TNS Slack -24.624 Density 29.90
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.302|-24.624|
|HEPG      |-1.302|-24.624|
|All Paths |-1.302|-24.624|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.302|   -1.302| -24.624|  -24.624|    29.90%|   0:00:01.0| 7038.6M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -24.574|  -24.574|    29.91%|   0:00:13.0| 7153.0M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -24.526|  -24.526|    29.91%|   0:00:04.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.299|   -1.299| -24.524|  -24.524|    29.91%|   0:00:02.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.299|   -1.299| -24.430|  -24.430|    29.92%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.299|   -1.299| -24.429|  -24.429|    29.92%|   0:00:00.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.300|   -1.300| -24.409|  -24.409|    29.92%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__1_/D              |
|  -1.300|   -1.300| -24.351|  -24.351|    29.93%|   0:00:02.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -24.303|  -24.303|    29.93%|   0:00:03.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -24.290|  -24.290|    29.93%|   0:00:03.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -24.239|  -24.239|    29.94%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -24.222|  -24.222|    29.94%|   0:00:00.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__0_/D              |
|  -1.300|   -1.300| -24.192|  -24.192|    29.95%|   0:00:04.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.300|   -1.300| -24.164|  -24.164|    29.95%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__0_/D              |
|  -1.300|   -1.300| -24.136|  -24.136|    29.95%|   0:00:00.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.300|   -1.300| -24.135|  -24.135|    29.95%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__1_/D              |
|  -1.300|   -1.300| -24.101|  -24.101|    29.96%|   0:00:01.0| 7160.1M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.300|   -1.300| -24.083|  -24.083|    29.96%|   0:00:02.0| 7095.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__1_/D              |
|  -1.300|   -1.300| -24.081|  -24.081|    29.97%|   0:00:05.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.300|   -1.300| -24.045|  -24.045|    29.97%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.300|   -1.300| -24.017|  -24.017|    29.97%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.300|   -1.300| -24.016|  -24.016|    29.97%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.300|   -1.300| -24.014|  -24.014|    29.97%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__2_/D              |
|  -1.300|   -1.300| -24.013|  -24.013|    29.97%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__3_/D              |
|  -1.300|   -1.300| -24.010|  -24.010|    29.97%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.300|   -1.300| -24.005|  -24.005|    29.97%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__3_/D              |
|  -1.300|   -1.300| -24.004|  -24.004|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.300|   -1.300| -24.001|  -24.001|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_1__3_/D              |
|  -1.300|   -1.300| -23.990|  -23.990|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__4_/D              |
|  -1.300|   -1.300| -23.994|  -23.994|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__5_/D              |
|  -1.300|   -1.300| -23.942|  -23.942|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.879|  -23.879|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.877|  -23.877|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.859|  -23.859|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.829|  -23.829|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.785|  -23.785|    29.98%|   0:00:02.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.782|  -23.782|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.763|  -23.763|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.715|  -23.715|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.704|  -23.704|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.692|  -23.692|    29.98%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.690|  -23.690|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.669|  -23.669|    29.98%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.635|  -23.635|    29.99%|   0:00:01.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.300|   -1.300| -23.622|  -23.622|    29.99%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.300|   -1.300| -23.615|  -23.615|    29.99%|   0:00:00.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.299|   -1.299| -23.907|  -23.907|    29.99%|   0:00:06.0| 7416.2M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.299|   -1.299| -23.877|  -23.877|    29.99%|   0:00:02.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.299|   -1.299| -23.728|  -23.728|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_13_/D                      |
|  -1.299|   -1.299| -23.581|  -23.581|    29.99%|   0:00:01.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.299|   -1.299| -23.578|  -23.578|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.299|   -1.299| -23.544|  -23.544|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.299|   -1.299| -23.535|  -23.535|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__7_/D              |
|  -1.299|   -1.299| -23.533|  -23.533|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.299|   -1.299| -23.531|  -23.531|    29.99%|   0:00:03.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.299|   -1.299| -23.516|  -23.516|    29.99%|   0:00:01.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.299|   -1.299| -23.505|  -23.505|    29.99%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.299|   -1.299| -23.498|  -23.498|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.299|   -1.299| -23.465|  -23.465|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.299|   -1.299| -23.463|  -23.463|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__6_/D              |
|  -1.300|   -1.300| -23.472|  -23.472|    30.00%|   0:00:01.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__7_/D              |
|  -1.300|   -1.300| -23.471|  -23.471|    30.00%|   0:00:02.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.300|   -1.300| -23.456|  -23.456|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_11_/D                      |
|  -1.300|   -1.300| -23.429|  -23.429|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.300|   -1.300| -23.424|  -23.424|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_1__7_/D              |
|  -1.300|   -1.300| -23.421|  -23.421|    30.00%|   0:00:01.0| 7350.3M|        NA|       NA| NA                                                 |
|  -1.300|   -1.300| -23.421|  -23.421|    30.00%|   0:00:00.0| 7350.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:05:15 real=0:01:20 mem=7350.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:05:15 real=0:01:20 mem=7350.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.300|-23.421|
|HEPG      |-1.300|-23.421|
|All Paths |-1.300|-23.421|
+----------+------+-------+

** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -23.421 Density 30.00
*** Starting refinePlace (4:28:33 mem=7350.3M) ***
Total net bbox length = 5.892e+05 (2.732e+05 3.160e+05) (ext = 3.715e+04)
Move report: Timing Driven Placement moves 589 insts, mean move: 4.26 um, max move: 17.00 um
	Max move on inst (normalizer_inst/FE_RC_4511_0): (445.40, 161.20) --> (433.80, 155.80)
	Runtime: CPU: 0:00:06.7 REAL: 0:00:04.0 MEM: 7350.3MB
Move report: Detail placement moves 2667 insts, mean move: 1.08 um, max move: 13.60 um
	Max move on inst (normalizer_inst/FE_OCPC5778_n12957): (383.60, 238.60) --> (397.20, 238.60)
	Runtime: CPU: 0:00:05.5 REAL: 0:00:03.0 MEM: 7350.3MB
Summary Report:
Instances move: 3032 (out of 40460 movable)
Instances flipped: 711
Mean displacement: 1.69 um
Max displacement: 17.20 um (Instance: normalizer_inst/FE_RC_4511_0) (445.4, 161.2) -> (433.6, 155.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD1
Total net bbox length = 5.886e+05 (2.724e+05 3.161e+05) (ext = 3.716e+04)
Runtime: CPU: 0:00:12.3 REAL: 0:00:07.0 MEM: 7350.3MB
*** Finished refinePlace (4:28:45 mem=7350.3M) ***
Finished re-routing un-routed nets (0:00:00.0 7350.3M)


Density : 0.3000
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:14.3 real=0:00:08.0 mem=7350.3M) ***
** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -23.432 Density 30.00
OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.300|-23.432|
|HEPG      |-1.300|-23.432|
|All Paths |-1.300|-23.432|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 366 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:05:31 real=0:01:29 mem=7350.3M) ***

(I,S,L,T): WC_VIEW: 109.81, 34.6819, 1.41966, 145.911
*** SetupOpt [finish] : cpu/real = 0:05:39.8/0:01:37.7 (3.5), totSession cpu/real = 4:28:47.8/4:05:00.6 (1.1), mem = 7142.3M
End: GigaOpt TNS non-legal recovery
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:28:48.1/4:05:01.0 (1.1), mem = 7142.3M
(I,S,L,T): WC_VIEW: 109.81, 34.6819, 1.41966, 145.911
*info: 203 clock nets excluded
*info: 2 special nets excluded.
*info: 150 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -1.300 TNS Slack -23.432 Density 30.00
Optimizer TNS Opt
OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.300|-23.432|
|HEPG      |-1.300|-23.432|
|All Paths |-1.300|-23.432|
+----------+------+-------+

Active Path Group: reg2reg  
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.300|   -1.300| -23.432|  -23.432|    30.00%|   0:00:01.0| 7350.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
|  -1.299|   -1.299| -23.432|  -23.432|    30.00%|   0:00:01.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/div_out_2_reg_0__3_/D              |
|  -1.299|   -1.299| -23.432|  -23.432|    30.00%|   0:00:00.0| 7350.3M|   WC_VIEW|  reg2reg| normalizer_inst/sum_reg_12_/D                      |
|  -1.300|   -1.300| -23.432|  -23.432|    30.00%|   0:00:00.0| 7350.3M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:03.2 real=0:00:03.0 mem=7350.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.3 real=0:00:03.0 mem=7350.3M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.300|-23.432|
|HEPG      |-1.300|-23.432|
|All Paths |-1.300|-23.432|
+----------+------+-------+

OptDebug: End of Setup Fixing:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   | 0.002|  0.000|
|reg2cgate | 0.069|  0.000|
|reg2reg   |-1.300|-23.432|
|HEPG      |-1.300|-23.432|
|All Paths |-1.300|-23.432|
+----------+------+-------+

**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 366 constrained nets 
**** End NDR-Layer Usage Statistics ****

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:03.0 mem=7350.3M) ***

(I,S,L,T): WC_VIEW: 109.81, 34.6819, 1.41966, 145.911
*** SetupOpt [finish] : cpu/real = 0:00:13.0/0:00:11.6 (1.1), totSession cpu/real = 4:29:01.2/4:05:12.6 (1.1), mem = 7142.3M
End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 1:16:16, real = 0:19:50, mem = 5600.1M, totSessionCpu=4:29:04 **
**optDesign ... cpu = 1:16:16, real = 0:19:50, mem = 5598.1M, totSessionCpu=4:29:04 **
** Profile ** Start :  cpu=0:00:00.0, mem=6614.8M
** Profile ** Other data :  cpu=0:00:00.2, mem=6614.8M
** Profile ** Overall slacks :  cpu=0:00:01.1, mem=6694.3M
** Profile ** DRVs :  cpu=0:00:01.8, mem=6694.3M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.299  | -1.299  |  0.069  |  0.002  |
|           TNS (ns):| -23.432 | -23.432 |  0.000  |  0.000  |
|    Violating Paths:|   35    |   35    |    0    |    0    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.004%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6694.3M
Info: 203 clock nets excluded from IPO operation.

Begin: Power Optimization
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5626.33MB/7958.71MB/6236.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5626.33MB/7958.71MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5626.33MB/7958.71MB/6236.48MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:14:49 (2023-Mar-23 03:14:49 GMT)
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 10%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 20%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 30%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 40%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 50%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 60%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 70%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 80%
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 90%

Finished Levelizing
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT)

Starting Activity Propagation
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT)
2023-Mar-22 20:14:50 (2023-Mar-23 03:14:50 GMT): 10%
2023-Mar-22 20:14:51 (2023-Mar-23 03:14:51 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:14:51 (2023-Mar-23 03:14:51 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5627.82MB/7958.71MB/6236.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 20:14:51 (2023-Mar-23 03:14:51 GMT)
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 10%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 20%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 30%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 40%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 50%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 60%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 70%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 80%
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT): 90%

Finished Calculating power
2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT)
Ended Power Computation: (cpu=0:00:03, real=0:00:01, mem(process/total/peak)=5631.80MB/7959.48MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5631.80MB/7959.48MB/6236.48MB)

Ended Power Analysis: (cpu=0:00:06, real=0:00:04, mem(process/total/peak)=5631.80MB/7959.48MB/6236.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5631.80MB/7959.48MB/6236.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:14:53 (2023-Mar-23 03:14:53 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.89617000 	   75.6911%
Total Switching Power:      34.42352918 	   23.2855%
Total Leakage Power:         1.51287301 	    1.0234%
Total Power:               147.83257289
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.24       3.256      0.5811       85.08       57.55
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.141e-07
Combinational                       26.8       31.17      0.9023       58.87       39.82
Clock (Combinational)              3.857           0     0.02954       3.887       2.629
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.9       34.42       1.513       147.8         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.9       34.42       1.513       147.8         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.027           0     0.01658       2.044       1.383
clk2                                1.83           0     0.01296       1.843       1.247
-----------------------------------------------------------------------------------------
Total                              3.857           0     0.02954       3.887       2.629
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC5104_n2023 (BUFFD16):          0.06796
*              Highest Leakage Power: normalizer_inst/FE_RC_3403_0 (ND3D8):        0.0003012
*                Total Cap:      2.52589e-10 F
*                Total instances in design: 40622
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5641.59MB/7959.48MB/6236.48MB)

+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    30.00%|        -|  -1.300| -23.432|   0:00:00.0| 6871.7M|

Phase 1 finished in (cpu = 0:00:08.3) (real = 0:00:02.0) **
+----------+---------+--------+--------+------------+--------+
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=7081.89)
Total number of fetched objects 42518
Total number of fetched objects 42518
End delay calculation. (MEM=7486.84 CPU=0:00:18.8 REAL=0:00:03.0)
End delay calculation (fullDC). (MEM=7486.84 CPU=0:00:23.1 REAL=0:00:05.0)
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 366 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:48.4) (real = 0:00:15.0) **
(I,S,L,T): WC_VIEW: 109.479, 34.3885, 1.41418, 145.282
*** PowerOpt [finish] : cpu/real = 0:00:48.3/0:00:14.7 (3.3), totSession cpu/real = 4:30:03.6/4:05:36.6 (1.1), mem = 7454.8M
Finished Timing Update in (cpu = 0:00:48.7) (real = 0:00:15.0) **
OPT: Doing preprocessing before recovery...
Checking setup slack degradation ...
Begin: GigaOpt nonLegal postEco optimization
Checking setup slack degradation ...
End: GigaOpt nonLegal postEco optimization
Begin: GigaOpt TNS non-legal recovery
Checking setup slack degradation ...
End: GigaOpt TNS non-legal recovery
*** Starting refinePlace (4:31:02 mem=7486.9M) ***
Total net bbox length = 5.887e+05 (2.726e+05 3.161e+05) (ext = 3.716e+04)
Move report: Detail placement moves 253 insts, mean move: 1.81 um, max move: 9.00 um
	Max move on inst (normalizer_inst/U10912): (541.80, 256.60) --> (538.20, 262.00)
	Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 7486.8MB
Summary Report:
Instances move: 253 (out of 40460 movable)
Instances flipped: 0
Mean displacement: 1.81 um
Max displacement: 9.00 um (Instance: normalizer_inst/U10912) (541.8, 256.6) -> (538.2, 262)
	Length: 4 sites, height: 1 rows, site name: core, cell type: NR2D0
Total net bbox length = 5.891e+05 (2.728e+05 3.163e+05) (ext = 3.716e+04)
Runtime: CPU: 0:00:01.6 REAL: 0:00:01.0 MEM: 7486.8MB
*** Finished refinePlace (4:31:03 mem=7486.8M) ***
Finished re-routing un-routed nets (0:00:00.0 7486.9M)


Density : 0.3003
Max route overflow : 0.0000

Checking setup slack degradation ...
Checking setup slack degradation ...
Begin: Core Power Optimization
*** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:31:05.1/4:06:14.3 (1.1), mem = 7486.9M
(I,S,L,T): WC_VIEW: 109.64, 34.5078, 1.41965, 145.567
Reclaim Optimization WNS Slack -1.302  TNS Slack -24.863 Density 30.03
Reclaim Optimization after view pruning WNS Slack -1.302  TNS Slack -24.863 Density 30.03
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    30.03%|        -|  -1.302| -24.863|   0:00:00.0| 7454.8M|
|    30.03%|        0|  -1.302| -24.863|   0:00:00.0| 7454.8M|
|    30.03%|      363|  -1.302| -24.832|   0:00:04.0| 7454.8M|
|    30.03%|       19|  -1.302| -24.831|   0:00:02.0| 7454.8M|
|    30.03%|        2|  -1.302| -24.831|   0:00:00.0| 7454.8M|
|    30.03%|        1|  -1.302| -24.831|   0:00:00.0| 7454.8M|
|    30.03%|        0|  -1.302| -24.831|   0:00:02.0| 7454.8M|
|    30.03%|        0|  -1.302| -24.831|   0:00:01.0| 7454.8M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -1.302  TNS Slack -24.831 Density 30.03
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=7442.83)
Total number of fetched objects 42493
Total number of fetched objects 42493
End delay calculation. (MEM=7525 CPU=0:00:12.8 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=7525 CPU=0:00:16.5 REAL=0:00:03.0)
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 366 constrained nets 
**** End NDR-Layer Usage Statistics ****

Number of insts committed for which the initial cell was dont use = 0
Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
End: Core Power Optimization (cpu = 0:01:08) (real = 0:00:20.0) **
(I,S,L,T): WC_VIEW: 109.635, 34.4887, 1.41942, 145.543
*** PowerOpt [finish] : cpu/real = 0:01:08.2/0:00:20.2 (3.4), totSession cpu/real = 4:32:13.3/4:06:34.5 (1.1), mem = 7493.0M
*** Starting refinePlace (4:32:14 mem=7525.0M) ***
Total net bbox length = 5.890e+05 (2.730e+05 3.160e+05) (ext = 3.727e+04)
Move report: Detail placement moves 16 insts, mean move: 1.21 um, max move: 5.40 um
	Max move on inst (normalizer_inst/U5250): (424.40, 195.40) --> (424.40, 200.80)
	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 7525.0MB
Summary Report:
Instances move: 16 (out of 40435 movable)
Instances flipped: 0
Mean displacement: 1.21 um
Max displacement: 5.40 um (Instance: normalizer_inst/U5250) (424.4, 195.4) -> (424.4, 200.8)
	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
Total net bbox length = 5.890e+05 (2.730e+05 3.161e+05) (ext = 3.727e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:01.0 MEM: 7525.0MB
*** Finished refinePlace (4:32:15 mem=7525.0M) ***
Finished re-routing un-routed nets (0:00:00.0 7525.0M)


Density : 0.3003
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.0 real=0:00:02.0 mem=7525.0M) ***
Checking setup slack degradation ...
Info: 203 clock nets excluded from IPO operation.
*** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 4:32:19.6/4:06:38.4 (1.1), mem = 7525.0M
(I,S,L,T): WC_VIEW: 109.635, 34.4887, 1.41942, 145.543
Info: 203 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
|  -1.306|   -1.306| -24.873|  -24.873|    30.03%|   0:00:01.0| 7723.4M|   BC_VIEW|  reg2reg| normalizer_inst/div_out_1_reg_0__0_/D              |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=7723.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=7723.4M) ***
**** Begin NDR-Layer Usage Statistics ****
Layer 3 has 203 constrained nets 
Layer 5 has 1 constrained nets 
Layer 7 has 366 constrained nets 
**** End NDR-Layer Usage Statistics ****
(I,S,L,T): WC_VIEW: 109.635, 34.4887, 1.41942, 145.543
*** SetupOpt [finish] : cpu/real = 0:00:09.4/0:00:09.5 (1.0), totSession cpu/real = 4:32:28.9/4:06:47.8 (1.1), mem = 7523.5M
Executing incremental physical updates
*** Starting refinePlace (4:32:30 mem=7525.0M) ***
Total net bbox length = 5.890e+05 (2.730e+05 3.161e+05) (ext = 3.727e+04)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
	Runtime: CPU: 0:00:01.4 REAL: 0:00:00.0 MEM: 7525.0MB
Summary Report:
Instances move: 0 (out of 40435 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.890e+05 (2.730e+05 3.161e+05) (ext = 3.727e+04)
Runtime: CPU: 0:00:01.5 REAL: 0:00:00.0 MEM: 7525.0MB
*** Finished refinePlace (4:32:31 mem=7525.0M) ***
Finished re-routing un-routed nets (0:00:00.0 7525.0M)


Density : 0.3003
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.1 real=0:00:02.0 mem=7525.0M) ***
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5803.91MB/8789.45MB/6236.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5803.91MB/8789.45MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5803.91MB/8789.45MB/6236.48MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT)
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 10%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 20%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 30%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 40%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 50%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 60%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 70%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 80%
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT): 90%

Finished Levelizing
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT)

Starting Activity Propagation
2023-Mar-22 20:16:24 (2023-Mar-23 03:16:24 GMT)
2023-Mar-22 20:16:25 (2023-Mar-23 03:16:25 GMT): 10%
2023-Mar-22 20:16:25 (2023-Mar-23 03:16:25 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:16:26 (2023-Mar-23 03:16:26 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5804.56MB/8789.45MB/6236.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 20:16:26 (2023-Mar-23 03:16:26 GMT)
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 10%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 20%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 30%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 40%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 50%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 60%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 70%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 80%
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT): 90%

Finished Calculating power
2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5806.34MB/8859.46MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5806.34MB/8859.46MB/6236.48MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=5806.34MB/8859.46MB/6236.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5806.34MB/8859.46MB/6236.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:16:27 (2023-Mar-23 03:16:27 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: dualcore
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.93960950 	   75.6650%
Total Switching Power:      34.48890117 	   23.3126%
Total Leakage Power:         1.51254971 	    1.0224%
Total Power:               147.94106108
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.24       3.256      0.5811       85.08       57.51
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.137e-07
Combinational                      26.84       31.23      0.9019       58.98       39.86
Clock (Combinational)              3.857           0     0.02954       3.887       2.627
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.9       34.49       1.513       147.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.9       34.49       1.513       147.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.027           0     0.01658       2.044       1.382
clk2                                1.83           0     0.01296       1.843       1.246
-----------------------------------------------------------------------------------------
Total                              3.857           0     0.02954       3.887       2.627
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: normalizer_inst/FE_OFC5104_n2023 (BUFFD16):          0.06796
*              Highest Leakage Power: normalizer_inst/FE_RC_3403_0 (ND3D8):        0.0003012
*                Total Cap:      2.52654e-10 F
*                Total instances in design: 40597
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5809.69MB/8859.46MB/6236.48MB)

** Power Reclaim End WNS Slack -1.306  TNS Slack -24.873 
End: Power Optimization (cpu=0:03:24, real=0:01:34, mem=6619.03M, totSessionCpu=4:32:39).
**optDesign ... cpu = 1:19:51, real = 0:21:32, mem = 5604.6M, totSessionCpu=4:32:39 **

Active setup views:
Extraction called for design 'dualcore' of instances=40597 and nets=42567 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design dualcore.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 6513.539M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has no routable track
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] M7 has single uniform track structure
[NR-eGR] M8 has single uniform track structure
[NR-eGR] Started Read PG Shapes ( Curr Mem: 6618.16 MB )
[NR-eGR] Read 38254 PG shapes
[NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 6618.16 MB )
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 38254
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read numTotalNets=42417  numIgnoredNets=0
[NR-eGR] There are 203 clock nets ( 203 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 42198 
[NR-eGR] Rule id: 1  Nets: 219 
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 366 net(s) in layer range [7, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 2.087820e+04um
[NR-eGR] 
[NR-eGR] Layer group 2: route 203 net(s) in layer range [3, 4]
[NR-eGR] earlyGlobalRoute overflow of layer group 2: 0.00% H + 0.18% V. EstWL: 6.282180e+04um
[NR-eGR] 
[NR-eGR] Layer group 3: route 41848 net(s) in layer range [2, 8]
[NR-eGR] earlyGlobalRoute overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 7.030890e+05um
[NR-eGR] 
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]       Layer              (1-2)             (3-4)             (5-5)    OverCon 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2  (2)        48( 0.02%)         7( 0.00%)         1( 0.00%)   ( 0.03%) 
[NR-eGR]      M3  (3)         9( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4  (4)       178( 0.09%)         0( 0.00%)         0( 0.00%)   ( 0.09%) 
[NR-eGR]      M5  (5)         0( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M6  (6)         1( 0.00%)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M7  (7)        30( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]      M8  (8)        30( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR] Total              296( 0.02%)         9( 0.00%)         1( 0.00%)   ( 0.02%) 
[NR-eGR] 
[NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 1.87 sec, Real: 1.48 sec, Curr Mem: 6637.09 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
#################################################################################
# Design Stage: PreRoute
# Design Name: dualcore
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
Start delay calculation (fullDC) (8 T). (MEM=6571.09)
Total number of fetched objects 42493
Total number of fetched objects 42493
End delay calculation. (MEM=6953.57 CPU=0:00:12.7 REAL=0:00:02.0)
End delay calculation (fullDC). (MEM=6953.57 CPU=0:00:16.1 REAL=0:00:03.0)
*** Done Building Timing Graph (cpu=0:00:20.3 real=0:00:05.0 totSessionCpu=4:33:06 mem=6921.6M)
Using Power View: WC_VIEW.

Begin Power Analysis

             0V	    VSS
           0.9V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5654.94MB/8186.01MB/6236.48MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5654.94MB/8186.01MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5654.94MB/8186.01MB/6236.48MB)

Begin Processing Signal Activity


Starting Levelizing
2023-Mar-22 20:16:38 (2023-Mar-23 03:16:38 GMT)
2023-Mar-22 20:16:38 (2023-Mar-23 03:16:38 GMT): 10%
2023-Mar-22 20:16:38 (2023-Mar-23 03:16:38 GMT): 20%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 30%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 40%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 50%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 60%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 70%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 80%
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 90%

Finished Levelizing
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT)

Starting Activity Propagation
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT)
2023-Mar-22 20:16:39 (2023-Mar-23 03:16:39 GMT): 10%
2023-Mar-22 20:16:40 (2023-Mar-23 03:16:40 GMT): 20%

Finished Activity Propagation
2023-Mar-22 20:16:40 (2023-Mar-23 03:16:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=5656.12MB/8186.01MB/6236.48MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 1
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------
CellName                                  Missing Table(s)
TIEL                                      internal power, 



Starting Calculating power
2023-Mar-22 20:16:40 (2023-Mar-23 03:16:40 GMT)
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 10%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 20%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 30%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 40%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 50%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 60%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 70%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 80%
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT): 90%

Finished Calculating power
2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT)
Ended Power Computation: (cpu=0:00:02, real=0:00:01, mem(process/total/peak)=5660.77MB/8266.04MB/6236.48MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=5660.77MB/8266.04MB/6236.48MB)

Ended Power Analysis: (cpu=0:00:05, real=0:00:04, mem(process/total/peak)=5660.77MB/8266.04MB/6236.48MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5660.77MB/8266.04MB/6236.48MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
*	
*
* 	Date & Time:	2023-Mar-22 20:16:42 (2023-Mar-23 03:16:42 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: dualcore

*

*	Power Domain used: 

*              Rail:        VDD      Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/dualcore_preCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:      111.93960950 	   75.6650%
Total Switching Power:      34.48890117 	   23.3126%
Total Leakage Power:         1.51254971 	    1.0224%
Total Power:               147.94106108
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         81.24       3.256      0.5811       85.08       57.51
Macro                                  0           0           0           0           0
IO                                     0           0     7.6e-07     7.6e-07   5.137e-07
Combinational                      26.84       31.23      0.9019       58.98       39.86
Clock (Combinational)              3.857           0     0.02954       3.887       2.627
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              111.9       34.49       1.513       147.9         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      111.9       34.49       1.513       147.9         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk1                               2.027           0     0.01658       2.044       1.382
clk2                                1.83           0     0.01296       1.843       1.246
-----------------------------------------------------------------------------------------
Total                              3.857           0     0.02954       3.887       2.627
-----------------------------------------------------------------------------------------
Clock: clk1
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Clock: clk2
Clock Period: 0.001000 usec 
Clock Toggle Rate:  2000.0000 Mhz 
Clock Static Probability:  0.5000
  
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=5667.67MB/8266.04MB/6236.48MB)


Output file is ./timingReports/dualcore_preCTS.power.
**optDesign ... cpu = 1:20:24, real = 0:21:46, mem = 5605.4M, totSessionCpu=4:33:12 **
cleaningup cpe interface
Reported timing to dir ./timingReports
**optDesign ... cpu = 1:20:24, real = 0:21:46, mem = 5592.3M, totSessionCpu=4:33:12 **
** Profile ** Start :  cpu=0:00:00.0, mem=6609.6M
** Profile ** Other data :  cpu=0:00:00.2, mem=6609.6M
** Profile ** Overall slacks :  cpu=0:00:01.2, mem=6695.0M
** Profile ** Total reports :  cpu=0:00:00.6, mem=6620.0M
** Profile ** DRVs :  cpu=0:00:03.8, mem=6624.5M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 BC_VIEW WC_VIEW 

+--------------------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg |reg2cgate| default |
+--------------------+---------+---------+---------+---------+
|           WNS (ns):| -1.306  | -1.306  |  0.069  | -0.057  |
|           TNS (ns):| -24.873 | -23.523 |  0.000  | -1.349  |
|    Violating Paths:|   129   |   35    |    0    |   94    |
|          All Paths:|  17969  |  9517   |    1    |  11787  |
+--------------------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.027%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=6624.5M
**optDesign ... cpu = 1:20:30, real = 0:21:51, mem = 5582.0M, totSessionCpu=4:33:18 **
*** Finished optDesign ***
cleaningup cpe interface
 *** Writing scheduling file: 'scheduling_file.cts.8083' ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
cleaningup cpe interface
**place_opt_design ... cpu = 1:27:05, real = 0:24:13, mem = 6562.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
WARNING   IMPOPT-7083          1  The dynamic power view needs to be an ac...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
*** Message Summary: 16 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 31622 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1832 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 4432 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 8850 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 25422 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 72158 filler insts added - prefix FILLER (CPU: 0:00:05.3).
For 72158 new insts, 72158 new pwr-pin connections were made to global net 'VDD'.
72158 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell DCAP32 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell DCAP16 / prefix FILLER_incr).
*INFO:   Added 7 filler insts (cell DCAP8 / prefix FILLER_incr).
*INFO:   Added 3 filler insts (cell DCAP4 / prefix FILLER_incr).
*INFO:   Added 20 filler insts (cell DCAP / prefix FILLER_incr).
*INFO: Total 30 filler insts added - prefix FILLER_incr (CPU: 0:00:00.1).
For 30 new insts, 30 new pwr-pin connections were made to global net 'VDD'.
30 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
Pre-route DRC Violation:	30
<CMD> saveDesign placement.enc
#% Begin save design ... (date=03/22 20:16:51, mem=5497.3M)
% Begin Save ccopt configuration ... (date=03/22 20:16:51, mem=5497.3M)
% End Save ccopt configuration ... (date=03/22 20:16:52, total cpu=0:00:00.5, real=0:00:01.0, peak res=5497.5M, current mem=5497.5M)
% Begin Save netlist data ... (date=03/22 20:16:52, mem=5497.5M)
Writing Binary DB to placement.enc.dat.tmp/vbin/dualcore.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/22 20:16:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=5497.5M, current mem=5497.5M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file placement.enc.dat.tmp/dualcore.route.congmap.gz ...
% Begin Save AAE data ... (date=03/22 20:16:52, mem=5498.5M)
Saving AAE Data ...
% End Save AAE data ... (date=03/22 20:16:52, total cpu=0:00:00.2, real=0:00:00.0, peak res=5498.5M, current mem=5498.5M)
Saving scheduling_file.cts.8083 in placement.enc.dat/scheduling_file.cts
% Begin Save clock tree data ... (date=03/22 20:16:53, mem=5498.8M)
% End Save clock tree data ... (date=03/22 20:16:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=5498.8M, current mem=5498.8M)
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 617 markers are saved ...
... 528 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving floorplan file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
Saving route file in separate thread ...
Saving property file in separate thread ...
Saving property file placement.enc.dat.tmp/dualcore.prop
Saving PG file placement.enc.dat.tmp/dualcore.pg.gz
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruing View Names to Binary file
WC_VIEW
*** Completed saveProperty (cpu=0:00:00.2 real=0:00:00.0 mem=6629.2M) ***
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
*** Completed savePGFile (cpu=0:00:00.3 real=0:00:00.0 mem=6621.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
*** Completed saveRoute (cpu=0:00:00.6 real=0:00:00.0 mem=6605.2M) ***
TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
#Saving pin access data to file placement.enc.dat.tmp/dualcore.apa ...
#
Saving rc congestion map placement.enc.dat.tmp/dualcore.congmap.gz ...
TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/22 20:16:56, mem=5499.2M)
% End Save power constraints data ... (date=03/22 20:16:56, total cpu=0:00:00.1, real=0:00:00.0, peak res=5499.2M, current mem=5499.2M)
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp
#% End save design ... (date=03/22 20:16:58, total cpu=0:00:06.2, real=0:00:08.0, peak res=5499.5M, current mem=5499.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file ./constraints/dualcore.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
**ERROR: (IMPCCOPT-2048):	Clock tree extraction failed. Reason Cannot run automatic clock tree extraction as clock trees are already defined..


*** Memory Usage v#1 (Current mem = 6563.438M, initial mem = 283.785M) ***
*** Message Summary: 64793 warning(s), 2 error(s)

--- Ending "Innovus" (totcpu=4:38:59, real=4:37:34, mem=6563.4M) ---
