// Seed: 324408301
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  assign module_1.id_2 = 0;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic \id_12 ;
endmodule
module module_1 (
    input supply0 id_0,
    output wire id_1,
    input tri0 id_2,
    output wor id_3,
    output logic id_4
);
  assign id_1 = {id_2 === -1};
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
  always @(negedge -1'h0 or posedge id_2) id_4 = 1;
endmodule
