# Design-and-Simulation-of-1-to-4-and-1-to-8-Demultiplexers-in-Verilog-HDL
Verilog HDL implementation and simulation of 1-to-4 and 1-to-8 demultiplexers with modular testbenches.
