INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Vivado/CE339Project/lab1/lab1.sim/sim_1/impl/timing/xsim/TestBench_Lab1_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab1_TopDesign
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/19436/Desktop/CE339 VHDL/Lab/Lab1_files/Lab1_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TestBench_Lab1'
