; REQUIRES: intel_feature_isa_fp16
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-unkown-unkown -mattr=+avx512bw -mattr=+avx512vl -mattr=+avx512fp16 | FileCheck %s

define <16 x half> @test_int_x86_avx512fp16_mask_add_ph_256(<16 x half> %x1, <16 x half> %x2, <16 x half> %src, i16 %mask, <16 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_add_ph_256:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vaddph %ymm1, %ymm0, %ymm3
; CHECK-NEXT:    vmovdqa %ymm2, %ymm4
; CHECK-NEXT:    vaddph %ymm1, %ymm0, %ymm4 {%k1}
; CHECK-NEXT:    vaddph %ymm4, %ymm3, %ymm3
; CHECK-NEXT:    vaddph %ymm1, %ymm0, %ymm1 {%k1} {z}
; CHECK-NEXT:    vaddph (%rsi), %ymm0, %ymm2 {%k1}
; CHECK-NEXT:    vaddph %ymm2, %ymm1, %ymm0
; CHECK-NEXT:    vaddph %ymm0, %ymm3, %ymm0
; CHECK-NEXT:    retq
  %msk = bitcast i16 %mask to <16 x i1>
  %val = load <16 x half>, <16 x half>* %ptr
  %res0 = fadd <16 x half> %x1, %x2
  %res1 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> %src
  %res2 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> zeroinitializer
  %t3 = fadd <16 x half> %x1, %val
  %res3 = select <16 x i1> %msk, <16 x half> %t3, <16 x half> %src
  %res4  =  fadd <16 x half> %res0 , %res1
  %res5  =  fadd <16 x half> %res2 , %res3
  %res   =  fadd <16 x half> %res4 , %res5
  ret <16 x half> %res
}

define <8 x half> @test_int_x86_avx512fp16_mask_add_ph_128(<8 x half> %x1, <8 x half> %x2, <8 x half> %src, i8 %mask, <8 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_add_ph_128:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vaddph %xmm1, %xmm0, %xmm3
; CHECK-NEXT:    vmovdqa %xmm2, %xmm4
; CHECK-NEXT:    vaddph %xmm1, %xmm0, %xmm4 {%k1}
; CHECK-NEXT:    vaddph %xmm4, %xmm3, %xmm3
; CHECK-NEXT:    vaddph %xmm1, %xmm0, %xmm1 {%k1} {z}
; CHECK-NEXT:    vaddph (%rsi), %xmm0, %xmm2 {%k1}
; CHECK-NEXT:    vaddph %xmm2, %xmm1, %xmm0
; CHECK-NEXT:    vaddph %xmm0, %xmm3, %xmm0
; CHECK-NEXT:    retq
  %msk = bitcast i8 %mask to <8 x i1>
  %val = load <8 x half>, <8 x half>* %ptr
  %res0 = fadd <8 x half> %x1, %x2
  %res1 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> %src
  %res2 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> zeroinitializer
  %t3 = fadd <8 x half> %x1, %val
  %res3 = select <8 x i1> %msk, <8 x half> %t3, <8 x half> %src
  %res4  =  fadd <8 x half> %res0 , %res1
  %res5  =  fadd <8 x half> %res2 , %res3
  %res   =  fadd <8 x half> %res4 , %res5
  ret <8 x half> %res
}

define <16 x half> @test_int_x86_avx512fp16_mask_sub_ph_256(<16 x half> %x1, <16 x half> %x2, <16 x half> %src, i16 %mask, <16 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_sub_ph_256:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vsubph %ymm1, %ymm0, %ymm3
; CHECK-NEXT:    vmovdqa %ymm2, %ymm4
; CHECK-NEXT:    vsubph %ymm1, %ymm0, %ymm4 {%k1}
; CHECK-NEXT:    vsubph %ymm4, %ymm3, %ymm3
; CHECK-NEXT:    vsubph %ymm1, %ymm0, %ymm1 {%k1} {z}
; CHECK-NEXT:    vsubph (%rsi), %ymm0, %ymm2 {%k1}
; CHECK-NEXT:    vsubph %ymm2, %ymm1, %ymm0
; CHECK-NEXT:    vsubph %ymm0, %ymm3, %ymm0
; CHECK-NEXT:    retq
  %msk = bitcast i16 %mask to <16 x i1>
  %val = load <16 x half>, <16 x half>* %ptr
  %res0 = fsub <16 x half> %x1, %x2
  %res1 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> %src
  %res2 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> zeroinitializer
  %t3 = fsub <16 x half> %x1, %val
  %res3 = select <16 x i1> %msk, <16 x half> %t3, <16 x half> %src
  %res4  =  fsub <16 x half> %res0 , %res1
  %res5  =  fsub <16 x half> %res2 , %res3
  %res   =  fsub <16 x half> %res4 , %res5
  ret <16 x half> %res
}

define <8 x half> @test_int_x86_avx512fp16_mask_sub_ph_128(<8 x half> %x1, <8 x half> %x2, <8 x half> %src, i8 %mask, <8 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_sub_ph_128:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vsubph %xmm1, %xmm0, %xmm3
; CHECK-NEXT:    vmovdqa %xmm2, %xmm4
; CHECK-NEXT:    vsubph %xmm1, %xmm0, %xmm4 {%k1}
; CHECK-NEXT:    vsubph %xmm4, %xmm3, %xmm3
; CHECK-NEXT:    vsubph %xmm1, %xmm0, %xmm1 {%k1} {z}
; CHECK-NEXT:    vsubph (%rsi), %xmm0, %xmm2 {%k1}
; CHECK-NEXT:    vsubph %xmm2, %xmm1, %xmm0
; CHECK-NEXT:    vsubph %xmm0, %xmm3, %xmm0
; CHECK-NEXT:    retq
  %msk = bitcast i8 %mask to <8 x i1>
  %val = load <8 x half>, <8 x half>* %ptr
  %res0 = fsub <8 x half> %x1, %x2
  %res1 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> %src
  %res2 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> zeroinitializer
  %t3 = fsub <8 x half> %x1, %val
  %res3 = select <8 x i1> %msk, <8 x half> %t3, <8 x half> %src
  %res4  =  fsub <8 x half> %res0 , %res1
  %res5  =  fsub <8 x half> %res2 , %res3
  %res   =  fsub <8 x half> %res4 , %res5
  ret <8 x half> %res
}

define <16 x half> @test_int_x86_avx512fp16_mask_mul_ph_256(<16 x half> %x1, <16 x half> %x2, <16 x half> %src, i16 %mask, <16 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_mul_ph_256:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vmulph %ymm1, %ymm0, %ymm3
; CHECK-NEXT:    vmovdqa %ymm2, %ymm4
; CHECK-NEXT:    vmulph %ymm1, %ymm0, %ymm4 {%k1}
; CHECK-NEXT:    vmulph %ymm4, %ymm3, %ymm3
; CHECK-NEXT:    vmulph %ymm1, %ymm0, %ymm1 {%k1} {z}
; CHECK-NEXT:    vmulph (%rsi), %ymm0, %ymm2 {%k1}
; CHECK-NEXT:    vmulph %ymm2, %ymm1, %ymm0
; CHECK-NEXT:    vmulph %ymm0, %ymm3, %ymm0
; CHECK-NEXT:    retq
  %msk = bitcast i16 %mask to <16 x i1>
  %val = load <16 x half>, <16 x half>* %ptr
  %res0 = fmul <16 x half> %x1, %x2
  %res1 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> %src
  %res2 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> zeroinitializer
  %t3 = fmul <16 x half> %x1, %val
  %res3 = select <16 x i1> %msk, <16 x half> %t3, <16 x half> %src
  %res4  =  fmul <16 x half> %res0 , %res1
  %res5  =  fmul <16 x half> %res2 , %res3
  %res   =  fmul <16 x half> %res4 , %res5
  ret <16 x half> %res
}

define <8 x half> @test_int_x86_avx512fp16_mask_mul_ph_128(<8 x half> %x1, <8 x half> %x2, <8 x half> %src, i8 %mask, <8 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_mul_ph_128:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vmulph %xmm1, %xmm0, %xmm3
; CHECK-NEXT:    vmovdqa %xmm2, %xmm4
; CHECK-NEXT:    vmulph %xmm1, %xmm0, %xmm4 {%k1}
; CHECK-NEXT:    vmulph %xmm4, %xmm3, %xmm3
; CHECK-NEXT:    vmulph %xmm1, %xmm0, %xmm1 {%k1} {z}
; CHECK-NEXT:    vmulph (%rsi), %xmm0, %xmm2 {%k1}
; CHECK-NEXT:    vmulph %xmm2, %xmm1, %xmm0
; CHECK-NEXT:    vmulph %xmm0, %xmm3, %xmm0
; CHECK-NEXT:    retq
  %msk = bitcast i8 %mask to <8 x i1>
  %val = load <8 x half>, <8 x half>* %ptr
  %res0 = fmul <8 x half> %x1, %x2
  %res1 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> %src
  %res2 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> zeroinitializer
  %t3 = fmul <8 x half> %x1, %val
  %res3 = select <8 x i1> %msk, <8 x half> %t3, <8 x half> %src
  %res4  =  fmul <8 x half> %res0 , %res1
  %res5  =  fmul <8 x half> %res2 , %res3
  %res   =  fmul <8 x half> %res4 , %res5
  ret <8 x half> %res
}

define <16 x half> @test_int_x86_avx512fp16_mask_div_ph_256(<16 x half> %x1, <16 x half> %x2, <16 x half> %src, i16 %mask, <16 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_div_ph_256:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vdivph %ymm1, %ymm0, %ymm3
; CHECK-NEXT:    vmovdqa %ymm2, %ymm4
; CHECK-NEXT:    vdivph %ymm1, %ymm0, %ymm4 {%k1}
; CHECK-NEXT:    vdivph %ymm4, %ymm3, %ymm3
; CHECK-NEXT:    vdivph %ymm1, %ymm0, %ymm1 {%k1} {z}
; CHECK-NEXT:    vdivph (%rsi), %ymm0, %ymm2 {%k1}
; CHECK-NEXT:    vdivph %ymm2, %ymm1, %ymm0
; CHECK-NEXT:    vdivph %ymm0, %ymm3, %ymm0
; CHECK-NEXT:    retq
  %msk = bitcast i16 %mask to <16 x i1>
  %val = load <16 x half>, <16 x half>* %ptr
  %res0 = fdiv <16 x half> %x1, %x2
  %res1 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> %src
  %res2 = select <16 x i1> %msk, <16 x half> %res0, <16 x half> zeroinitializer
  %t3 = fdiv <16 x half> %x1, %val
  %res3 = select <16 x i1> %msk, <16 x half> %t3, <16 x half> %src
  %res4  =  fdiv <16 x half> %res0 , %res1
  %res5  =  fdiv <16 x half> %res2 , %res3
  %res   =  fdiv <16 x half> %res4 , %res5
  ret <16 x half> %res
}

define <8 x half> @test_int_x86_avx512fp16_mask_div_ph_128(<8 x half> %x1, <8 x half> %x2, <8 x half> %src, i8 %mask, <8 x half>* %ptr) {
; CHECK-LABEL: test_int_x86_avx512fp16_mask_div_ph_128:
; CHECK:       # %bb.0:
; CHECK-NEXT:    kmovd %edi, %k1
; CHECK-NEXT:    vdivph %xmm1, %xmm0, %xmm3
; CHECK-NEXT:    vmovdqa %xmm2, %xmm4
; CHECK-NEXT:    vdivph %xmm1, %xmm0, %xmm4 {%k1}
; CHECK-NEXT:    vdivph %xmm4, %xmm3, %xmm3
; CHECK-NEXT:    vdivph %xmm1, %xmm0, %xmm1 {%k1} {z}
; CHECK-NEXT:    vdivph (%rsi), %xmm0, %xmm2 {%k1}
; CHECK-NEXT:    vdivph %xmm2, %xmm1, %xmm0
; CHECK-NEXT:    vdivph %xmm0, %xmm3, %xmm0
; CHECK-NEXT:    retq
  %msk = bitcast i8 %mask to <8 x i1>
  %val = load <8 x half>, <8 x half>* %ptr
  %res0 = fdiv <8 x half> %x1, %x2
  %res1 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> %src
  %res2 = select <8 x i1> %msk, <8 x half> %res0, <8 x half> zeroinitializer
  %t3 = fdiv <8 x half> %x1, %val
  %res3 = select <8 x i1> %msk, <8 x half> %t3, <8 x half> %src
  %res4  =  fdiv <8 x half> %res0 , %res1
  %res5  =  fdiv <8 x half> %res2 , %res3
  %res   =  fdiv <8 x half> %res4 , %res5
  ret <8 x half> %res
}

define <16 x half> @test_min_ph_256(<16 x half> %x1, <16 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vminph  %ymm1, %ymm0, %ymm0
; CHECK-NEXT:    retq
  %res0 = fcmp olt <16 x half> %x1, %x2
  %res1 = select <16 x i1> %res0, <16 x half> %x1, <16 x half> %x2
  ret  <16 x half> %res1
}

define <16 x half> @test_max_ph_256(<16 x half> %x1, <16 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmaxph  %ymm1, %ymm0, %ymm0
; CHECK-NEXT:    retq
  %res0 = fcmp ogt <16 x half> %x1, %x2
  %res1 = select <16 x i1> %res0, <16 x half> %x1, <16 x half> %x2
  ret  <16 x half> %res1
}

define <8 x half> @test_min_ph_128(<8 x half> %x1, <8 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vminph  %xmm1, %xmm0, %xmm0
; CHECK-NEXT:    retq
  %res0 = fcmp olt <8 x half> %x1, %x2
  %res1 = select <8 x i1> %res0, <8 x half> %x1, <8 x half> %x2
  ret  <8 x half> %res1
}

define <8 x half> @test_max_ph_128(<8 x half> %x1, <8 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmaxph  %xmm1, %xmm0, %xmm0
; CHECK-NEXT:    retq
  %res0 = fcmp ogt <8 x half> %x1, %x2
  %res1 = select <8 x i1> %res0, <8 x half> %x1, <8 x half> %x2
  ret  <8 x half> %res1
}

declare <8 x half> @llvm.x86.avx512fp16.max.ph.128(<8 x half>, <8 x half>)
declare <16 x half> @llvm.x86.avx512fp16.max.ph.256(<16 x half>, <16 x half>)

define <8 x half> @test_max_ph_128_2(<8 x half> %x1, <8 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmaxph  %xmm1, %xmm0, %xmm0
; CHECK-NEXT:    retq
  %res0 = call <8 x half> @llvm.x86.avx512fp16.max.ph.128(<8 x half> %x1, <8 x half> %x2)
  ret  <8 x half> %res0
}

define <16 x half> @test_max_ph_256_2(<16 x half> %x1, <16 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vmaxph  %ymm1, %ymm0, %ymm0
; CHECK-NEXT:    retq
  %res0 = call <16 x half> @llvm.x86.avx512fp16.max.ph.256(<16 x half> %x1, <16 x half> %x2)
  ret  <16 x half> %res0
}

declare <8 x half> @llvm.x86.avx512fp16.min.ph.128(<8 x half>, <8 x half>)
declare <16 x half> @llvm.x86.avx512fp16.min.ph.256(<16 x half>, <16 x half>)

define <8 x half> @test_min_ph_128_2(<8 x half> %x1, <8 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vminph  %xmm1, %xmm0, %xmm0
; CHECK-NEXT:    retq
  %res0 = call <8 x half> @llvm.x86.avx512fp16.min.ph.128(<8 x half> %x1, <8 x half> %x2)
  ret  <8 x half> %res0
}

define <16 x half> @test_min_ph_256_2(<16 x half> %x1, <16 x half> %x2) {
; CHECK:       # %bb.0:
; CHECK-NEXT:    vminph  %ymm1, %ymm0, %ymm0
; CHECK-NEXT:    retq
  %res0 = call <16 x half> @llvm.x86.avx512fp16.min.ph.256(<16 x half> %x1, <16 x half> %x2)
  ret  <16 x half> %res0
}
