// Seed: 2555185750
module module_0 (
    input  tri1 id_0,
    output wor  id_1
);
  generate
    for (id_3 = id_0; id_3; id_1 = id_0) begin
      assign id_1 = id_0;
    end
  endgenerate
  tri id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input supply1 id_3,
    input wand id_4,
    input tri id_5,
    input wor id_6,
    input wand id_7,
    input tri1 id_8
    , id_35,
    output uwire id_9,
    input tri0 id_10,
    input tri1 id_11,
    output wor id_12,
    input tri id_13,
    input tri1 id_14,
    input tri0 id_15,
    input wor id_16,
    input wand id_17,
    input tri0 id_18,
    input tri id_19,
    input tri0 id_20,
    input tri1 id_21,
    input supply0 id_22,
    input tri0 id_23,
    output tri1 id_24,
    output wire id_25,
    output tri1 id_26,
    input tri0 id_27,
    output wand id_28,
    input supply1 id_29,
    input supply1 id_30,
    input supply1 id_31,
    input wand id_32,
    input wire id_33
);
  wire id_36;
  wire id_37;
  module_0(
      id_8, id_35
  ); id_38 :
  assert property (@(posedge id_35) id_6)
  else $display;
  assign id_24 = id_5;
  initial begin
    #1;
  end
endmodule
