package Xilinx

object FPGAs {
  object `XC7VX485T-2FFG1761C` extends Device.XC7VX485T with SpeedGrade.`-2` with Package.FFG1761 with TempGrade.C {
    object IOPins {
      val R23 = Pin("IO_0_VRN_14",                "NA",   "14",   "0",    "HP")
      val A23 = Pin("IO_L1P_T0_D00_MOSI_14",      "0",    "14",   "0",    "HP")
      val A24 = Pin("IO_L1N_T0_D01_DIN_14",       "0",    "14",   "0",    "HP")
    }
  }
}
