

================================================================
== Vitis HLS Report for 'read_attn'
================================================================
* Date:           Wed Jul 31 17:05:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Deit_cpp
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17038|    17038|  0.170 ms|  0.170 ms|  17038|  17038|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                                                                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |                                        Loop Name                                       |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- _ln322_for_each_q_patch_block__ln324_for_each_k_patch__ln326_for_each_q_patch_offset  |    17036|    17036|        10|          1|          1|  17028|       yes|
        +----------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1275|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     144|    -|
|Register         |        -|     -|     512|      64|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     512|    1483|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+-----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+-----+------------+------------+
    |add_ln322_1_fu_225_p2      |         +|   0|  0|   22|          15|           1|
    |add_ln322_fu_237_p2        |         +|   0|  0|   13|           6|           1|
    |add_ln324_1_fu_439_p2      |         +|   0|  0|   18|          11|           1|
    |add_ln324_fu_303_p2        |         +|   0|  0|   15|           8|           1|
    |add_ln326_fu_433_p2        |         +|   0|  0|   10|           3|           1|
    |add_ln329_1_fu_417_p2      |         +|   0|  0|   71|          64|          64|
    |add_ln329_2_fu_495_p2      |         +|   0|  0|   12|           5|           5|
    |add_ln329_3_fu_335_p2      |         +|   0|  0|   22|          15|          15|
    |add_ln329_fu_213_p2        |         +|   0|  0|   22|          15|          15|
    |and_ln322_fu_289_p2        |       and|   0|  0|    2|           1|           1|
    |ap_condition_245           |       and|   0|  0|    2|           1|           1|
    |icmp_ln322_fu_219_p2       |      icmp|   0|  0|   12|          15|          15|
    |icmp_ln324_fu_243_p2       |      icmp|   0|  0|   11|          11|          10|
    |icmp_ln326_fu_283_p2       |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln329_fu_512_p2       |      lshr|   0|  0|  950|         256|         256|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|    2|           1|           1|
    |ap_block_pp0_stage0_11001  |        or|   0|  0|    2|           1|           1|
    |or_ln324_fu_309_p2         |        or|   0|  0|    2|           1|           1|
    |select_ln322_1_fu_269_p3   |    select|   0|  0|   15|           1|          15|
    |select_ln322_2_fu_295_p3   |    select|   0|  0|    6|           1|           6|
    |select_ln322_3_fu_383_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln322_fu_249_p3     |    select|   0|  0|    8|           1|           1|
    |select_ln324_1_fu_341_p3   |    select|   0|  0|    8|           1|           8|
    |select_ln324_2_fu_391_p3   |    select|   0|  0|   12|           1|          13|
    |select_ln324_3_fu_445_p3   |    select|   0|  0|   10|           1|           1|
    |select_ln324_fu_315_p3     |    select|   0|  0|    3|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|    2|           1|           2|
    |xor_ln322_fu_277_p2        |       xor|   0|  0|    2|           1|           2|
    +---------------------------+----------+----+---+-----+------------+------------+
    |Total                      |          |   0|  0| 1275|         442|         456|
    +---------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten19_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   11|         22|
    |ap_sig_allocacmp_k_patch_2              |   9|          2|    8|         16|
    |ap_sig_allocacmp_q_patch_block_2        |   9|          2|    6|         12|
    |ap_sig_allocacmp_q_patch_offset_load    |   9|          2|    3|          6|
    |attn_stream_blk_n                       |   9|          2|    1|          2|
    |indvar_flatten19_fu_122                 |   9|          2|   15|         30|
    |indvar_flatten_fu_114                   |   9|          2|   11|         22|
    |inout1_blk_n_AR                         |   9|          2|    1|          2|
    |inout1_blk_n_R                          |   9|          2|    1|          2|
    |k_patch_fu_110                          |   9|          2|    8|         16|
    |q_patch_block_fu_118                    |   9|          2|    6|         12|
    |q_patch_offset_fu_106                   |   9|          2|    3|          6|
    |real_start                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 144|         32|   92|        184|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |    1|   0|    1|          0|
    |indvar_flatten19_fu_122           |   15|   0|   15|          0|
    |indvar_flatten_fu_114             |   11|   0|   11|          0|
    |inout1_addr_read_reg_582          |  256|   0|  256|          0|
    |k_patch_fu_110                    |    8|   0|    8|          0|
    |q_patch_block_fu_118              |    6|   0|    6|          0|
    |q_patch_offset_fu_106             |    3|   0|    3|          0|
    |start_once_reg                    |    1|   0|    1|          0|
    |trunc_ln329_2_reg_566             |    1|   0|    1|          0|
    |trunc_ln329_7_reg_571             |   59|   0|   59|          0|
    |trunc_ln329_reg_557               |    5|   0|    5|          0|
    |trunc_ln329_2_reg_566             |   64|  32|    1|          0|
    |trunc_ln329_reg_557               |   64|  32|    5|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  512|  64|  390|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|     read_attn|  return value|
|start_full_n                |   in|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|     read_attn|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|     read_attn|  return value|
|start_out                   |  out|    1|  ap_ctrl_hs|     read_attn|  return value|
|start_write                 |  out|    1|  ap_ctrl_hs|     read_attn|  return value|
|m_axi_inout1_AWVALID        |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREADY        |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWADDR         |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWID           |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLEN          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWSIZE         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWBURST        |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWLOCK         |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWCACHE        |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWPROT         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWQOS          |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWREGION       |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_AWUSER         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WVALID         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WREADY         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WDATA          |  out|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_WSTRB          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_WLAST          |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WID            |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_WUSER          |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARVALID        |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREADY        |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARADDR         |  out|   64|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARID           |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLEN          |  out|   32|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARSIZE         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARBURST        |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARLOCK         |  out|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARCACHE        |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARPROT         |  out|    3|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARQOS          |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARREGION       |  out|    4|       m_axi|        inout1|       pointer|
|m_axi_inout1_ARUSER         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RVALID         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RREADY         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RDATA          |   in|  256|       m_axi|        inout1|       pointer|
|m_axi_inout1_RLAST          |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RID            |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RFIFONUM       |   in|    9|       m_axi|        inout1|       pointer|
|m_axi_inout1_RUSER          |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_RRESP          |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BVALID         |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BREADY         |  out|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BRESP          |   in|    2|       m_axi|        inout1|       pointer|
|m_axi_inout1_BID            |   in|    1|       m_axi|        inout1|       pointer|
|m_axi_inout1_BUSER          |   in|    1|       m_axi|        inout1|       pointer|
|attn_stream_din             |  out|  128|     ap_fifo|   attn_stream|       pointer|
|attn_stream_num_data_valid  |   in|    2|     ap_fifo|   attn_stream|       pointer|
|attn_stream_fifo_cap        |   in|    2|     ap_fifo|   attn_stream|       pointer|
|attn_stream_full_n          |   in|    1|     ap_fifo|   attn_stream|       pointer|
|attn_stream_write           |  out|    1|     ap_fifo|   attn_stream|       pointer|
|attn                        |   in|   64|     ap_none|          attn|        scalar|
+----------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.02>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%q_patch_offset = alloca i32 1"   --->   Operation 13 'alloca' 'q_patch_offset' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%k_patch = alloca i32 1"   --->   Operation 14 'alloca' 'k_patch' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_patch_block = alloca i32 1"   --->   Operation 16 'alloca' 'q_patch_block' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %attn_stream, void @empty_71, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %inout1, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 1, void @empty_14, void @empty_7, void @empty_24, i32 16, i32 16, i32 16, i32 16, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%attn_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %attn" [Deit_cpp/src/attention.cpp:329]   --->   Operation 20 'read' 'attn_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln329 = trunc i64 %attn_read" [Deit_cpp/src/attention.cpp:329]   --->   Operation 21 'trunc' 'trunc_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln322 = store i15 0, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:322]   --->   Operation 22 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln322 = store i6 0, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:322]   --->   Operation 23 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln322 = store i11 0, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:322]   --->   Operation 24 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln322 = store i8 0, i8 %k_patch" [Deit_cpp/src/attention.cpp:322]   --->   Operation 25 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln322 = store i3 0, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:322]   --->   Operation 26 'store' 'store_ln322' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln322 = br void %for.inc" [Deit_cpp/src/attention.cpp:322]   --->   Operation 27 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%k_patch_2 = load i8 %k_patch" [Deit_cpp/src/attention.cpp:326]   --->   Operation 28 'load' 'k_patch_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%q_patch_block_2 = load i6 %q_patch_block" [Deit_cpp/src/attention.cpp:322]   --->   Operation 29 'load' 'q_patch_block_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:322]   --->   Operation 30 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %q_patch_block_2, i1 0, i6 %q_patch_block_2, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 31 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %k_patch_2, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 32 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln329 = zext i10 %shl_ln" [Deit_cpp/src/attention.cpp:329]   --->   Operation 33 'zext' 'zext_ln329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.84ns)   --->   "%add_ln329 = add i15 %or_ln, i15 %zext_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 34 'add' 'add_ln329' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.07ns)   --->   "%icmp_ln322 = icmp_eq  i15 %indvar_flatten19_load, i15 17028" [Deit_cpp/src/attention.cpp:322]   --->   Operation 35 'icmp' 'icmp_ln322' <Predicate = true> <Delay = 1.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln322_1 = add i15 %indvar_flatten19_load, i15 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 36 'add' 'add_ln322_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln322 = br i1 %icmp_ln322, void %for.inc16, void %for.end39" [Deit_cpp/src/attention.cpp:322]   --->   Operation 37 'br' 'br_ln322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%q_patch_offset_load = load i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:326]   --->   Operation 38 'load' 'q_patch_offset_load' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:324]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%add_ln322 = add i6 %q_patch_block_2, i6 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 40 'add' 'add_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.94ns)   --->   "%icmp_ln324 = icmp_eq  i11 %indvar_flatten_load, i11 516" [Deit_cpp/src/attention.cpp:324]   --->   Operation 41 'icmp' 'icmp_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.39ns)   --->   "%select_ln322 = select i1 %icmp_ln324, i8 0, i8 %k_patch_2" [Deit_cpp/src/attention.cpp:322]   --->   Operation 42 'select' 'select_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%or_ln_mid1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2, i6 %add_ln322, i1 0, i6 %add_ln322, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 43 'bitconcatenate' 'or_ln_mid1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%select_ln322_1 = select i1 %icmp_ln324, i15 %or_ln_mid1, i15 %or_ln" [Deit_cpp/src/attention.cpp:322]   --->   Operation 44 'select' 'select_ln322_1' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node and_ln322)   --->   "%xor_ln322 = xor i1 %icmp_ln324, i1 1" [Deit_cpp/src/attention.cpp:322]   --->   Operation 45 'xor' 'xor_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln326 = icmp_eq  i3 %q_patch_offset_load, i3 4" [Deit_cpp/src/attention.cpp:326]   --->   Operation 46 'icmp' 'icmp_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln322 = and i1 %icmp_ln326, i1 %xor_ln322" [Deit_cpp/src/attention.cpp:322]   --->   Operation 47 'and' 'and_ln322' <Predicate = (!icmp_ln322)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.38ns)   --->   "%select_ln322_2 = select i1 %icmp_ln324, i6 %add_ln322, i6 %q_patch_block_2" [Deit_cpp/src/attention.cpp:322]   --->   Operation 48 'select' 'select_ln322_2' <Predicate = (!icmp_ln322)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.76ns)   --->   "%add_ln324 = add i8 %select_ln322, i8 1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 49 'add' 'add_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln324)   --->   "%or_ln324 = or i1 %and_ln322, i1 %icmp_ln324" [Deit_cpp/src/attention.cpp:324]   --->   Operation 50 'or' 'or_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.28ns) (out node of the LUT)   --->   "%select_ln324 = select i1 %or_ln324, i3 0, i3 %q_patch_offset_load" [Deit_cpp/src/attention.cpp:324]   --->   Operation 51 'select' 'select_ln324' <Predicate = (!icmp_ln322)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%shl_ln326_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %add_ln324, i2 0" [Deit_cpp/src/attention.cpp:326]   --->   Operation 52 'bitconcatenate' 'shl_ln326_mid1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_3)   --->   "%zext_ln329_1 = zext i10 %shl_ln326_mid1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 53 'zext' 'zext_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.84ns) (out node of the LUT)   --->   "%add_ln329_3 = add i15 %select_ln322_1, i15 %zext_ln329_1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 54 'add' 'add_ln329_3' <Predicate = (!icmp_ln322)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.39ns)   --->   "%select_ln324_1 = select i1 %and_ln322, i8 %add_ln324, i8 %select_ln322" [Deit_cpp/src/attention.cpp:324]   --->   Operation 55 'select' 'select_ln324_1' <Predicate = (!icmp_ln322)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%trunc_ln329_1 = trunc i3 %select_ln324" [Deit_cpp/src/attention.cpp:329]   --->   Operation 56 'trunc' 'trunc_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329_3, i32 2, i32 14" [Deit_cpp/src/attention.cpp:329]   --->   Operation 57 'partselect' 'tmp' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp_s = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i6.i1.i6, i6 %add_ln322, i1 0, i6 %add_ln322" [Deit_cpp/src/attention.cpp:329]   --->   Operation 58 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%tmp_48 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %add_ln329, i32 2, i32 14" [Deit_cpp/src/attention.cpp:329]   --->   Operation 59 'partselect' 'tmp_48' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%select_ln322_3 = select i1 %icmp_ln324, i13 %tmp_s, i13 %tmp_48" [Deit_cpp/src/attention.cpp:322]   --->   Operation 60 'select' 'select_ln322_3' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%select_ln324_2 = select i1 %and_ln322, i13 %tmp, i13 %select_ln322_3" [Deit_cpp/src/attention.cpp:324]   --->   Operation 61 'select' 'select_ln324_2' <Predicate = (!icmp_ln322)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%shl_ln2 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i13.i2.i4, i13 %select_ln324_2, i2 %trunc_ln329_1, i4 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 62 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln329_1)   --->   "%zext_ln329_2 = zext i19 %shl_ln2" [Deit_cpp/src/attention.cpp:329]   --->   Operation 63 'zext' 'zext_ln329_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln329_2 = trunc i3 %select_ln324" [Deit_cpp/src/attention.cpp:329]   --->   Operation 64 'trunc' 'trunc_ln329_2' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (1.08ns) (out node of the LUT)   --->   "%add_ln329_1 = add i64 %zext_ln329_2, i64 %attn_read" [Deit_cpp/src/attention.cpp:329]   --->   Operation 65 'add' 'add_ln329_1' <Predicate = (!icmp_ln322)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln329_7 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln329_1, i32 5, i32 63" [Deit_cpp/src/attention.cpp:329]   --->   Operation 66 'partselect' 'trunc_ln329_7' <Predicate = (!icmp_ln322)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.67ns)   --->   "%add_ln326 = add i3 %select_ln324, i3 1" [Deit_cpp/src/attention.cpp:326]   --->   Operation 67 'add' 'add_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.79ns)   --->   "%add_ln324_1 = add i11 %indvar_flatten_load, i11 1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 68 'add' 'add_ln324_1' <Predicate = (!icmp_ln322)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.38ns)   --->   "%select_ln324_3 = select i1 %icmp_ln324, i11 1, i11 %add_ln324_1" [Deit_cpp/src/attention.cpp:324]   --->   Operation 69 'select' 'select_ln324_3' <Predicate = (!icmp_ln322)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln326 = store i15 %add_ln322_1, i15 %indvar_flatten19" [Deit_cpp/src/attention.cpp:326]   --->   Operation 70 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln326 = store i6 %select_ln322_2, i6 %q_patch_block" [Deit_cpp/src/attention.cpp:326]   --->   Operation 71 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln326 = store i11 %select_ln324_3, i11 %indvar_flatten" [Deit_cpp/src/attention.cpp:326]   --->   Operation 72 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln326 = store i8 %select_ln324_1, i8 %k_patch" [Deit_cpp/src/attention.cpp:326]   --->   Operation 73 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln326 = store i3 %add_ln326, i3 %q_patch_offset" [Deit_cpp/src/attention.cpp:326]   --->   Operation 74 'store' 'store_ln326' <Predicate = (!icmp_ln322)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln329 = sext i59 %trunc_ln329_7" [Deit_cpp/src/attention.cpp:329]   --->   Operation 75 'sext' 'sext_ln329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%inout1_addr = getelementptr i256 %inout1, i64 %sext_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 76 'getelementptr' 'inout1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [7/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 77 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 78 [6/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 78 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 79 [5/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 79 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 80 [4/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 80 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 81 [3/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 81 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 82 [2/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 82 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 83 [1/7] (7.30ns)   --->   "%inout1_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i256P1A, i64 %inout1_addr, i32 1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 83 'readreq' 'inout1_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 84 [1/1] (7.30ns)   --->   "%inout1_addr_read = read i256 @_ssdm_op_Read.m_axi.i256P1A, i64 %inout1_addr" [Deit_cpp/src/attention.cpp:329]   --->   Operation 84 'read' 'inout1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "%ret_ln341 = ret" [Deit_cpp/src/attention.cpp:341]   --->   Operation 98 'ret' 'ret_ln341' <Predicate = (icmp_ln322)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 4.16>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln322_for_each_q_patch_block_ln324_for_each_k_patch_ln326_for_each_q_patch_of"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 17028, i64 17028, i64 17028"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @p_ln324_for_each_k_patch_ln326_for_each_q_patch_offset_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln328 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [Deit_cpp/src/attention.cpp:328]   --->   Operation 88 'specpipeline' 'specpipeline_ln328' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln326 = specloopname void @_ssdm_op_SpecLoopName, void @empty_48" [Deit_cpp/src/attention.cpp:326]   --->   Operation 89 'specloopname' 'specloopname_ln326' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln329_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln329_2, i4 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 90 'bitconcatenate' 'trunc_ln329_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln329_2 = add i5 %trunc_ln329_6, i5 %trunc_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 91 'add' 'add_ln329_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%shl_ln329_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln329_2, i3 0" [Deit_cpp/src/attention.cpp:329]   --->   Operation 92 'bitconcatenate' 'shl_ln329_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln329_3 = zext i8 %shl_ln329_1" [Deit_cpp/src/attention.cpp:329]   --->   Operation 93 'zext' 'zext_ln329_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.53ns)   --->   "%lshr_ln329 = lshr i256 %inout1_addr_read, i256 %zext_ln329_3" [Deit_cpp/src/attention.cpp:329]   --->   Operation 94 'lshr' 'lshr_ln329' <Predicate = true> <Delay = 1.53> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln329_3 = trunc i256 %lshr_ln329" [Deit_cpp/src/attention.cpp:329]   --->   Operation 95 'trunc' 'trunc_ln329_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.83ns)   --->   "%write_ln329 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %attn_stream, i128 %trunc_ln329_3" [Deit_cpp/src/attention.cpp:329]   --->   Operation 96 'write' 'write_ln329' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 2> <FIFO>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln326 = br void %for.inc" [Deit_cpp/src/attention.cpp:326]   --->   Operation 97 'br' 'br_ln326' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ attn_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ inout1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ attn]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
q_patch_offset        (alloca           ) [ 01000000000]
k_patch               (alloca           ) [ 01000000000]
indvar_flatten        (alloca           ) [ 01000000000]
q_patch_block         (alloca           ) [ 01000000000]
indvar_flatten19      (alloca           ) [ 01000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
specinterface_ln0     (specinterface    ) [ 00000000000]
attn_read             (read             ) [ 00000000000]
trunc_ln329           (trunc            ) [ 01111111111]
store_ln322           (store            ) [ 00000000000]
store_ln322           (store            ) [ 00000000000]
store_ln322           (store            ) [ 00000000000]
store_ln322           (store            ) [ 00000000000]
store_ln322           (store            ) [ 00000000000]
br_ln322              (br               ) [ 00000000000]
k_patch_2             (load             ) [ 00000000000]
q_patch_block_2       (load             ) [ 00000000000]
indvar_flatten19_load (load             ) [ 00000000000]
or_ln                 (bitconcatenate   ) [ 00000000000]
shl_ln                (bitconcatenate   ) [ 00000000000]
zext_ln329            (zext             ) [ 00000000000]
add_ln329             (add              ) [ 00000000000]
icmp_ln322            (icmp             ) [ 01111111110]
add_ln322_1           (add              ) [ 00000000000]
br_ln322              (br               ) [ 00000000000]
q_patch_offset_load   (load             ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
add_ln322             (add              ) [ 00000000000]
icmp_ln324            (icmp             ) [ 00000000000]
select_ln322          (select           ) [ 00000000000]
or_ln_mid1            (bitconcatenate   ) [ 00000000000]
select_ln322_1        (select           ) [ 00000000000]
xor_ln322             (xor              ) [ 00000000000]
icmp_ln326            (icmp             ) [ 00000000000]
and_ln322             (and              ) [ 00000000000]
select_ln322_2        (select           ) [ 00000000000]
add_ln324             (add              ) [ 00000000000]
or_ln324              (or               ) [ 00000000000]
select_ln324          (select           ) [ 00000000000]
shl_ln326_mid1        (bitconcatenate   ) [ 00000000000]
zext_ln329_1          (zext             ) [ 00000000000]
add_ln329_3           (add              ) [ 00000000000]
select_ln324_1        (select           ) [ 00000000000]
trunc_ln329_1         (trunc            ) [ 00000000000]
tmp                   (partselect       ) [ 00000000000]
tmp_s                 (bitconcatenate   ) [ 00000000000]
tmp_48                (partselect       ) [ 00000000000]
select_ln322_3        (select           ) [ 00000000000]
select_ln324_2        (select           ) [ 00000000000]
shl_ln2               (bitconcatenate   ) [ 00000000000]
zext_ln329_2          (zext             ) [ 00000000000]
trunc_ln329_2         (trunc            ) [ 01111111111]
add_ln329_1           (add              ) [ 00000000000]
trunc_ln329_7         (partselect       ) [ 01100000000]
add_ln326             (add              ) [ 00000000000]
add_ln324_1           (add              ) [ 00000000000]
select_ln324_3        (select           ) [ 00000000000]
store_ln326           (store            ) [ 00000000000]
store_ln326           (store            ) [ 00000000000]
store_ln326           (store            ) [ 00000000000]
store_ln326           (store            ) [ 00000000000]
store_ln326           (store            ) [ 00000000000]
sext_ln329            (sext             ) [ 00000000000]
inout1_addr           (getelementptr    ) [ 01011111110]
inout1_load_req       (readreq          ) [ 00000000000]
inout1_addr_read      (read             ) [ 01000000001]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
specloopname_ln0      (specloopname     ) [ 00000000000]
specpipeline_ln328    (specpipeline     ) [ 00000000000]
specloopname_ln326    (specloopname     ) [ 00000000000]
trunc_ln329_6         (bitconcatenate   ) [ 00000000000]
add_ln329_2           (add              ) [ 00000000000]
shl_ln329_1           (bitconcatenate   ) [ 00000000000]
zext_ln329_3          (zext             ) [ 00000000000]
lshr_ln329            (lshr             ) [ 00000000000]
trunc_ln329_3         (trunc            ) [ 00000000000]
write_ln329           (write            ) [ 00000000000]
br_ln326              (br               ) [ 00000000000]
ret_ln341             (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="attn_stream">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn_stream"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inout1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inout1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="attn">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="attn"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_71"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i6.i1.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i6.i1.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i13.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i256P1A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln322_for_each_q_patch_block_ln324_for_each_k_patch_ln326_for_each_q_patch_of"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ln324_for_each_k_patch_ln326_for_each_q_patch_offset_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="q_patch_offset_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_offset/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="k_patch_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_patch/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="q_patch_block_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="q_patch_block/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten19_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten19/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="attn_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="attn_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_readreq_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="256" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inout1_load_req/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="inout1_addr_read_read_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="256" slack="0"/>
<pin id="141" dir="0" index="1" bw="256" slack="7"/>
<pin id="142" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inout1_addr_read/9 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln329_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="128" slack="0"/>
<pin id="147" dir="0" index="2" bw="128" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln329/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln329_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln322_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="15" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln322_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="6" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln322_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="11" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln322_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="8" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln322_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="3" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln322/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="k_patch_2_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_patch_2/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="q_patch_block_2_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_block_2/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten19_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="15" slack="0"/>
<pin id="188" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten19_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="or_ln_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="6" slack="0"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="0" index="3" bw="6" slack="0"/>
<pin id="194" dir="0" index="4" bw="1" slack="0"/>
<pin id="195" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="shl_ln_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="8" slack="0"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln329_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln329_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="0"/>
<pin id="216" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="icmp_ln322_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="15" slack="0"/>
<pin id="221" dir="0" index="1" bw="15" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln322/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="add_ln322_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="15" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322_1/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="q_patch_offset_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="3" slack="0"/>
<pin id="233" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="q_patch_offset_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="indvar_flatten_load_load_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="11" slack="0"/>
<pin id="236" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln322_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln322/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln324_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="11" slack="0"/>
<pin id="246" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln324/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="select_ln322_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="8" slack="0"/>
<pin id="252" dir="0" index="2" bw="8" slack="0"/>
<pin id="253" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln322/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln_mid1_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="15" slack="0"/>
<pin id="259" dir="0" index="1" bw="6" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="0" index="3" bw="6" slack="0"/>
<pin id="262" dir="0" index="4" bw="1" slack="0"/>
<pin id="263" dir="1" index="5" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln_mid1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="select_ln322_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="15" slack="0"/>
<pin id="272" dir="0" index="2" bw="15" slack="0"/>
<pin id="273" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln322_1/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="xor_ln322_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln322/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="icmp_ln326_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="3" slack="0"/>
<pin id="285" dir="0" index="1" bw="3" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln326/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="and_ln322_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln322/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="select_ln322_2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="6" slack="0"/>
<pin id="298" dir="0" index="2" bw="6" slack="0"/>
<pin id="299" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln322_2/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln324_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="or_ln324_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln324/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln324_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="3" slack="0"/>
<pin id="318" dir="0" index="2" bw="3" slack="0"/>
<pin id="319" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln324/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="shl_ln326_mid1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln326_mid1/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln329_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="10" slack="0"/>
<pin id="333" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln329_3_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="15" slack="0"/>
<pin id="337" dir="0" index="1" bw="10" slack="0"/>
<pin id="338" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_3/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="select_ln324_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="8" slack="0"/>
<pin id="344" dir="0" index="2" bw="8" slack="0"/>
<pin id="345" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln324_1/1 "/>
</bind>
</comp>

<comp id="349" class="1004" name="trunc_ln329_1_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="3" slack="0"/>
<pin id="351" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329_1/1 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="13" slack="0"/>
<pin id="355" dir="0" index="1" bw="15" slack="0"/>
<pin id="356" dir="0" index="2" bw="3" slack="0"/>
<pin id="357" dir="0" index="3" bw="5" slack="0"/>
<pin id="358" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_s_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="13" slack="0"/>
<pin id="365" dir="0" index="1" bw="6" slack="0"/>
<pin id="366" dir="0" index="2" bw="1" slack="0"/>
<pin id="367" dir="0" index="3" bw="6" slack="0"/>
<pin id="368" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_48_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="13" slack="0"/>
<pin id="375" dir="0" index="1" bw="15" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="0" index="3" bw="5" slack="0"/>
<pin id="378" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln322_3_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="13" slack="0"/>
<pin id="386" dir="0" index="2" bw="13" slack="0"/>
<pin id="387" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln322_3/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln324_2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="13" slack="0"/>
<pin id="394" dir="0" index="2" bw="13" slack="0"/>
<pin id="395" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln324_2/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="shl_ln2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="19" slack="0"/>
<pin id="401" dir="0" index="1" bw="13" slack="0"/>
<pin id="402" dir="0" index="2" bw="2" slack="0"/>
<pin id="403" dir="0" index="3" bw="1" slack="0"/>
<pin id="404" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln329_2_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="19" slack="0"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_2/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln329_2_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="3" slack="0"/>
<pin id="415" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329_2/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln329_1_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="19" slack="0"/>
<pin id="419" dir="0" index="1" bw="64" slack="0"/>
<pin id="420" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_1/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="trunc_ln329_7_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="59" slack="0"/>
<pin id="425" dir="0" index="1" bw="64" slack="0"/>
<pin id="426" dir="0" index="2" bw="4" slack="0"/>
<pin id="427" dir="0" index="3" bw="7" slack="0"/>
<pin id="428" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln329_7/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="add_ln326_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="3" slack="0"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln326/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="add_ln324_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="11" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln324_1/1 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln324_3_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="11" slack="0"/>
<pin id="448" dir="0" index="2" bw="11" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln324_3/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln326_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="15" slack="0"/>
<pin id="455" dir="0" index="1" bw="15" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="store_ln326_store_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="0"/>
<pin id="460" dir="0" index="1" bw="6" slack="0"/>
<pin id="461" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln326_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="11" slack="0"/>
<pin id="465" dir="0" index="1" bw="11" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="store_ln326_store_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="8" slack="0"/>
<pin id="470" dir="0" index="1" bw="8" slack="0"/>
<pin id="471" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="store_ln326_store_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="3" slack="0"/>
<pin id="475" dir="0" index="1" bw="3" slack="0"/>
<pin id="476" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln326/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln329_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="59" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln329/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="inout1_addr_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="64" slack="0"/>
<pin id="483" dir="0" index="1" bw="64" slack="0"/>
<pin id="484" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inout1_addr/2 "/>
</bind>
</comp>

<comp id="488" class="1004" name="trunc_ln329_6_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="0"/>
<pin id="490" dir="0" index="1" bw="1" slack="9"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln329_6/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln329_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="9"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln329_2/10 "/>
</bind>
</comp>

<comp id="500" class="1004" name="shl_ln329_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="0"/>
<pin id="502" dir="0" index="1" bw="5" slack="0"/>
<pin id="503" dir="0" index="2" bw="1" slack="0"/>
<pin id="504" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln329_1/10 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln329_3_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="8" slack="0"/>
<pin id="510" dir="1" index="1" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln329_3/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="lshr_ln329_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="256" slack="1"/>
<pin id="514" dir="0" index="1" bw="8" slack="0"/>
<pin id="515" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln329/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="trunc_ln329_3_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="256" slack="0"/>
<pin id="519" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln329_3/10 "/>
</bind>
</comp>

<comp id="522" class="1005" name="q_patch_offset_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="3" slack="0"/>
<pin id="524" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="q_patch_offset "/>
</bind>
</comp>

<comp id="529" class="1005" name="k_patch_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="8" slack="0"/>
<pin id="531" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="k_patch "/>
</bind>
</comp>

<comp id="536" class="1005" name="indvar_flatten_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="11" slack="0"/>
<pin id="538" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="543" class="1005" name="q_patch_block_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="6" slack="0"/>
<pin id="545" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="q_patch_block "/>
</bind>
</comp>

<comp id="550" class="1005" name="indvar_flatten19_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="15" slack="0"/>
<pin id="552" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten19 "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln329_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="5" slack="9"/>
<pin id="559" dir="1" index="1" bw="5" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln329 "/>
</bind>
</comp>

<comp id="562" class="1005" name="icmp_ln322_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="8"/>
<pin id="564" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln322 "/>
</bind>
</comp>

<comp id="566" class="1005" name="trunc_ln329_2_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="9"/>
<pin id="568" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln329_2 "/>
</bind>
</comp>

<comp id="571" class="1005" name="trunc_ln329_7_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="59" slack="1"/>
<pin id="573" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln329_7 "/>
</bind>
</comp>

<comp id="576" class="1005" name="inout1_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="256" slack="1"/>
<pin id="578" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout1_addr "/>
</bind>
</comp>

<comp id="582" class="1005" name="inout1_addr_read_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="256" slack="1"/>
<pin id="584" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="inout1_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="6" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="6" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="82" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="6" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="84" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="104" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="126" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="28" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="30" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="34" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="36" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="197"><net_src comp="183" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="40" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="183" pin="1"/><net_sink comp="189" pin=3"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="189" pin=4"/></net>

<net id="206"><net_src comp="44" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="180" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="42" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="212"><net_src comp="201" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="189" pin="5"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="209" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="186" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="186" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="48" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="241"><net_src comp="183" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="247"><net_src comp="234" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="52" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="254"><net_src comp="243" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="255"><net_src comp="34" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="256"><net_src comp="180" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="265"><net_src comp="237" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="40" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="267"><net_src comp="237" pin="2"/><net_sink comp="257" pin=3"/></net>

<net id="268"><net_src comp="42" pin="0"/><net_sink comp="257" pin=4"/></net>

<net id="274"><net_src comp="243" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="257" pin="5"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="189" pin="5"/><net_sink comp="269" pin=2"/></net>

<net id="281"><net_src comp="243" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="54" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="231" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="277" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="243" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="237" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="183" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="249" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="243" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="320"><net_src comp="309" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="36" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="231" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="44" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="303" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="42" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="269" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="331" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="346"><net_src comp="289" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="303" pin="2"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="249" pin="3"/><net_sink comp="341" pin=2"/></net>

<net id="352"><net_src comp="315" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="60" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="335" pin="2"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="62" pin="0"/><net_sink comp="353" pin=2"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="237" pin="2"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="40" pin="0"/><net_sink comp="363" pin=2"/></net>

<net id="372"><net_src comp="237" pin="2"/><net_sink comp="363" pin=3"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="213" pin="2"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="62" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="64" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="388"><net_src comp="243" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="363" pin="4"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="373" pin="4"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="289" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="353" pin="4"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="383" pin="3"/><net_sink comp="391" pin=2"/></net>

<net id="405"><net_src comp="68" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="391" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="407"><net_src comp="349" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="408"><net_src comp="70" pin="0"/><net_sink comp="399" pin=3"/></net>

<net id="412"><net_src comp="399" pin="4"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="315" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="421"><net_src comp="409" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="126" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="429"><net_src comp="72" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="74" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="76" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="315" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="78" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="234" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="80" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="450"><net_src comp="243" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="80" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="439" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="457"><net_src comp="225" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="462"><net_src comp="295" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="445" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="472"><net_src comp="341" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="477"><net_src comp="433" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="485"><net_src comp="2" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="478" pin="1"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="481" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="493"><net_src comp="100" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="70" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="505"><net_src comp="102" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="495" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="36" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="500" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="520"><net_src comp="512" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="525"><net_src comp="106" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="528"><net_src comp="522" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="532"><net_src comp="110" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="535"><net_src comp="529" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="539"><net_src comp="114" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="541"><net_src comp="536" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="542"><net_src comp="536" pin="1"/><net_sink comp="463" pin=1"/></net>

<net id="546"><net_src comp="118" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="548"><net_src comp="543" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="549"><net_src comp="543" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="553"><net_src comp="122" pin="1"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="555"><net_src comp="550" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="556"><net_src comp="550" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="560"><net_src comp="151" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="565"><net_src comp="219" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="413" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="574"><net_src comp="423" pin="4"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="579"><net_src comp="481" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="585"><net_src comp="139" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="512" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: attn_stream | {10 }
	Port: inout1 | {}
 - Input state : 
	Port: read_attn : inout1 | {2 3 4 5 6 7 8 9 }
	Port: read_attn : attn | {1 }
  - Chain level:
	State 1
		store_ln322 : 1
		store_ln322 : 1
		store_ln322 : 1
		store_ln322 : 1
		store_ln322 : 1
		k_patch_2 : 1
		q_patch_block_2 : 1
		indvar_flatten19_load : 1
		or_ln : 2
		shl_ln : 2
		zext_ln329 : 3
		add_ln329 : 4
		icmp_ln322 : 2
		add_ln322_1 : 2
		br_ln322 : 3
		q_patch_offset_load : 1
		indvar_flatten_load : 1
		add_ln322 : 2
		icmp_ln324 : 2
		select_ln322 : 3
		or_ln_mid1 : 3
		select_ln322_1 : 4
		xor_ln322 : 3
		icmp_ln326 : 2
		and_ln322 : 3
		select_ln322_2 : 3
		add_ln324 : 4
		or_ln324 : 3
		select_ln324 : 3
		shl_ln326_mid1 : 5
		zext_ln329_1 : 6
		add_ln329_3 : 7
		select_ln324_1 : 3
		trunc_ln329_1 : 4
		tmp : 8
		tmp_s : 3
		tmp_48 : 5
		select_ln322_3 : 6
		select_ln324_2 : 9
		shl_ln2 : 10
		zext_ln329_2 : 11
		trunc_ln329_2 : 4
		add_ln329_1 : 12
		trunc_ln329_7 : 13
		add_ln326 : 4
		add_ln324_1 : 2
		select_ln324_3 : 3
		store_ln326 : 3
		store_ln326 : 4
		store_ln326 : 4
		store_ln326 : 4
		store_ln326 : 5
	State 2
		inout1_addr : 1
		inout1_load_req : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		add_ln329_2 : 1
		shl_ln329_1 : 2
		zext_ln329_3 : 3
		lshr_ln329 : 4
		trunc_ln329_3 : 5
		write_ln329 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|   lshr   |       lshr_ln329_fu_512      |    0    |   950   |
|----------|------------------------------|---------|---------|
|          |       add_ln329_fu_213       |    0    |    22   |
|          |      add_ln322_1_fu_225      |    0    |    22   |
|          |       add_ln322_fu_237       |    0    |    13   |
|          |       add_ln324_fu_303       |    0    |    15   |
|    add   |      add_ln329_3_fu_335      |    0    |    22   |
|          |      add_ln329_1_fu_417      |    0    |    71   |
|          |       add_ln326_fu_433       |    0    |    10   |
|          |      add_ln324_1_fu_439      |    0    |    18   |
|          |      add_ln329_2_fu_495      |    0    |    12   |
|----------|------------------------------|---------|---------|
|          |      select_ln322_fu_249     |    0    |    8    |
|          |     select_ln322_1_fu_269    |    0    |    15   |
|          |     select_ln322_2_fu_295    |    0    |    6    |
|  select  |      select_ln324_fu_315     |    0    |    3    |
|          |     select_ln324_1_fu_341    |    0    |    8    |
|          |     select_ln322_3_fu_383    |    0    |    12   |
|          |     select_ln324_2_fu_391    |    0    |    12   |
|          |     select_ln324_3_fu_445    |    0    |    10   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln322_fu_219      |    0    |    12   |
|   icmp   |       icmp_ln324_fu_243      |    0    |    11   |
|          |       icmp_ln326_fu_283      |    0    |    8    |
|----------|------------------------------|---------|---------|
|    xor   |       xor_ln322_fu_277       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    and   |       and_ln322_fu_289       |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        or_ln324_fu_309       |    0    |    2    |
|----------|------------------------------|---------|---------|
|   read   |     attn_read_read_fu_126    |    0    |    0    |
|          | inout1_addr_read_read_fu_139 |    0    |    0    |
|----------|------------------------------|---------|---------|
|  readreq |      grp_readreq_fu_132      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |   write_ln329_write_fu_144   |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln329_fu_151      |    0    |    0    |
|   trunc  |     trunc_ln329_1_fu_349     |    0    |    0    |
|          |     trunc_ln329_2_fu_413     |    0    |    0    |
|          |     trunc_ln329_3_fu_517     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         or_ln_fu_189         |    0    |    0    |
|          |         shl_ln_fu_201        |    0    |    0    |
|          |       or_ln_mid1_fu_257      |    0    |    0    |
|bitconcatenate|     shl_ln326_mid1_fu_323    |    0    |    0    |
|          |         tmp_s_fu_363         |    0    |    0    |
|          |        shl_ln2_fu_399        |    0    |    0    |
|          |     trunc_ln329_6_fu_488     |    0    |    0    |
|          |      shl_ln329_1_fu_500      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln329_fu_209      |    0    |    0    |
|   zext   |      zext_ln329_1_fu_331     |    0    |    0    |
|          |      zext_ln329_2_fu_409     |    0    |    0    |
|          |      zext_ln329_3_fu_508     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |          tmp_fu_353          |    0    |    0    |
|partselect|         tmp_48_fu_373        |    0    |    0    |
|          |     trunc_ln329_7_fu_423     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln329_fu_478      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   1266  |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   icmp_ln322_reg_562   |    1   |
|indvar_flatten19_reg_550|   15   |
| indvar_flatten_reg_536 |   11   |
|inout1_addr_read_reg_582|   256  |
|   inout1_addr_reg_576  |   256  |
|     k_patch_reg_529    |    8   |
|  q_patch_block_reg_543 |    6   |
| q_patch_offset_reg_522 |    3   |
|  trunc_ln329_2_reg_566 |    1   |
|  trunc_ln329_7_reg_571 |   59   |
|   trunc_ln329_reg_557  |    5   |
+------------------------+--------+
|          Total         |   621  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_132 |  p1  |   2  |  256 |   512  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   512  ||  0.427  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  1266  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   621  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   621  |  1275  |
+-----------+--------+--------+--------+
