Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 41c0910235494652b98a122b5c799acd --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Task_2_tb_behav xil_defaultlib.Task_2_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavior of entity xil_defaultlib.Task_2 [task_2_default]
Compiling architecture bench of entity xil_defaultlib.task_2_tb
Built simulation snapshot Task_2_tb_behav
