============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.12-s150_1
  Generated on:           Apr 26 2022  11:53:57 pm
  Module:                 ALU
  Operating conditions:   PVT_0P77V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g731__8428/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g730__6260/Y   -       D->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      42    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 2: VIOLATED (-4 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -4                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_12_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[3]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g732__2802/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g730__6260/Y   -       C->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      42    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 3: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_14_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[1]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g737__1617/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g730__6260/Y   -       B->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 4: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g735__4319/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g729__5107/Y   -       D->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 5: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g731__8428/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g730__6260/Y   -       D->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 6: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g734__5526/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g729__5107/Y   -       C->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 7: VIOLATED (-3 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -3                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g732__2802/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g730__6260/Y   -       C->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      32    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 8: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_15_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[0]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g736__6783/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g730__6260/Y   -       A->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     7      32    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 9: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g738__3680/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g729__5107/Y   -       B->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 10: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[1]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_6_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[1]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g737__1617/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g730__6260/Y   -       B->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      32    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 11: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g735__4319/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g729__5107/Y   -       D->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      33    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      41    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 12: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g734__5526/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g729__5107/Y   -       C->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      32    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      40    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 13: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      25                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_11_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[4]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g733__1705/Y   -       B->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      25    (-,-) 
  g729__5107/Y   -       A->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     7      32    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      40    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      40    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 14: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[0]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      25                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_7_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[0]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g736__6783/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g730__6260/Y   -       A->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     7      32    (-,-) 
  g728__2398/Y   -       A->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     9      40    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      40    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 15: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      28                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_1_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[6]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g735__4319/Y   -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     5      20    (-,-) 
  g729__5107/Y   -       D->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      42    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 16: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[7]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g734__5526/Y   -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     5      20    (-,-) 
  g729__5107/Y   -       C->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      42    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 17: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[6]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_9_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[6]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g735__4319/Y   -       B->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     4      20    (-,-) 
  g729__5107/Y   -       D->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      42    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      25                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g738__3680/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g729__5107/Y   -       B->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     8      32    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      40    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      40    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: VIOLATED (-2 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[7]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -2                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_8_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[7]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g734__5526/Y   -       B->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     4      20    (-,-) 
  g729__5107/Y   -       C->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      42    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: VIOLATED (-1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[4]
          Clock: (R) clk
       Endpoint: (R) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       6                  
       Uncertainty:-       5                  
     Required Time:=      38                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      25                  
             Slack:=      -1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_3_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[4]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g733__1705/Y   -       A->Y  R     XOR2x1_ASAP7_75t_SL        1  0.9    10    10      24    (-,-) 
  g729__5107/Y   -       A->Y  F     NOR4xp25_ASAP7_75t_SL      1  0.9    14     7      32    (-,-) 
  g728__2398/Y   -       B->Y  R     NAND2xp5_ASAP7_75t_SL      1  1.0    13     8      40    (-,-) 
  Z_reg[0]/D     -       -     R     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      40    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: VIOLATED (-1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      27                  
             Slack:=      -1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_2_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[5]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g738__3680/Y   -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     5      20    (-,-) 
  g729__5107/Y   -       B->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    14      34    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      42    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: VIOLATED (-1 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[5]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=      -1                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_10_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[5]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g738__3680/Y   -       B->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     4      20    (-,-) 
  g729__5107/Y   -       B->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    14      33    (-,-) 
  g728__2398/Y   -       B->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     8      41    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      42    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 23: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_5_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[2]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g731__8428/Y   -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     5      20    (-,-) 
  g730__6260/Y   -       D->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       A->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     6      41    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) A[3]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_4_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  A[3]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g732__2802/Y   -       A->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     5      20    (-,-) 
  g730__6260/Y   -       C->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       A->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     6      40    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (0 ps) Setup Check with Pin Z_reg[0]/CLK->D
          Group: clk
     Startpoint: (R) B[2]
          Clock: (R) clk
       Endpoint: (F) Z_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+      50            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=      50            0     
                                              
             Setup:-       4                  
       Uncertainty:-       5                  
     Required Time:=      41                  
      Launch Clock:-       0                  
       Input Delay:-      15                  
         Data Path:-      26                  
             Slack:=       0                  

Exceptions/Constraints:
  input_delay              15             alu8.sdc_line_9_13_1 

#---------------------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge         Cell           Fanout Load Trans Delay Arrival Instance 
#                                                                 (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  B[2]           -       -     R     (arrival)                  1  2.2     0     0      15    (-,-) 
  g731__8428/Y   -       B->Y  F     XOR2x1_ASAP7_75t_SL        1  0.9     7     4      20    (-,-) 
  g730__6260/Y   -       D->Y  R     NOR4xp25_ASAP7_75t_SL      1  0.9    28    15      34    (-,-) 
  g728__2398/Y   -       A->Y  F     NAND2xp5_ASAP7_75t_SL      1  1.0    16     6      40    (-,-) 
  Z_reg[0]/D     -       -     F     DFFHQNx1_ASAP7_75t_SL      1    -     -     0      41    (-,-) 
#---------------------------------------------------------------------------------------------------

