# ---------------------------------------------------------------------------
# Created on Sun Jun 23 22:43:09 -03 2024 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.575ns/net=0.403ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Group  | Slack  | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                                                                                                                                                                            | Info                                                                                                                                                                           |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]/R}            |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]/R}             |
#  | ap_clk | -2.971 | 5.000       | -0.049 | 0.035       | 7.363          | 2.852                | 4.511              | 14           | 7          | 5 (*)      | 8          | -1.281        | 0.367         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT5(1) LUT5(1) LUT6(8389) LUT2(62) FDRE                                                                                                | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]/R}             |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]/S}         |
#  | ap_clk | -2.346 | 5.000       | -0.049 | 0.035       | 6.738          | 2.821                | 3.917              | 12           | 7          | 5 (*)      | 8          | -1.250        | 0.367         | FDRE(1) LUT5(1) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(7) LUT6(5) LUT6(1) LUT6(66) LUT4(26) FDSE                                                                                                                      | {bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]/S}         |
#  | ap_clk | -1.939 | 5.000       | -0.049 | 0.035       | 6.964          | 4.425                | 2.539              | 23           | 5          | 1 (*)      | 8          | -1.415        | 2.150         | DSP48E1(2) LUT3(2) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(2) LUT3(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) FDRE | {bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__4/CLK --> bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]/D}                                          |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRL16E                                                                                                        | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRL16E                                                                                                        | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRL16E                                                                                                        | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRL16E                                                                                                        | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRL16E                                                                                                        | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21/CE} |
#  | ap_clk | -1.885 | 5.000       | -0.049 | 0.035       | 6.289          | 2.728                | 3.561              | 13           | 6          | 5 (*)      | 8          | -0.742        | 0.954         | FDRE(2) LUT4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(1) CARRY4(8) LUT6(4) LUT6(1) LUT6(1) LUT6(721) SRLC32E                                                                                                       | {bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22/CE} |
#  +--------+--------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:53 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][10]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:53 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][11]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:53 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][12]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][13]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][14]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][15]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][16]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][17]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][18]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:54 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][19]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][1]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][20]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][21]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][22]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][23]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:55 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][24]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][25]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][26]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][27]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][28]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][29]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:56 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][2]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][30]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][31]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][32]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][33]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][34]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][35]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:57 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][36]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][37]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][38]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][39]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][3]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][40]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:58 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][41]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][42]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][43]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][44]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][45]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][46]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:42:59 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][47]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][48]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][49]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][4]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][50]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][51]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:00 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][52]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][53]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][54]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][55]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][56]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][57]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][58]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:01 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][59]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][5]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][60]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][61]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][6]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:02 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][7]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][8]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]/R}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.971ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.852ns (38.734%)  route 4.511ns (61.266%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.643 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_12_n_0
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_4_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][0]_i_1__19/O
                         net (fo=8389, unplaced)      0.559     7.348    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fu_1465_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     7.472 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/loop[0].remd_tmp[1][62]_i_1__4/O
                         net (fo=62, unplaced)        0.864     8.336    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][62]_0
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_R)       -0.524     5.365    bd_0_i/hls_inst/inst/udiv_64ns_64ns_64_68_1_U211/fn1_udiv_64ns_64ns_64_68_1_divider_u/loop[0].remd_tmp_reg[1][9]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -8.336    
  -------------------------------------------------------------------
                         slack                                 -2.971    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[38]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[39]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[40]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:03 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[41]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[42]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[43]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[44]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[45]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[46]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[47]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:04 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[48]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[49]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[50]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[51]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[53]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:05 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[54]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[55]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[56]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[57]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[58]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[59]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:06 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[60]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[61]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[62]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C --> bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]/S}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.346ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]/S
                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.738ns  (logic 2.821ns (41.867%)  route 3.917ns (58.133%))
  Logic Levels:           12  (CARRY4=6 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/shl_ln71_reg_527_reg[57]/Q
                         net (fo=1, unplaced)         0.806     2.297    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2_1[4]
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     2.592 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49/O
                         net (fo=1, unplaced)         0.449     3.041    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_49_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/I0
                         LUT4 (Prop_lut4_I0_O)        0.124     3.165 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41/O
                         net (fo=1, unplaced)         0.000     3.165    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[24]_i_41_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.698 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30/CO[3]
                         net (fo=1, unplaced)         0.009     3.707    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_30_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.824 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21/CO[3]
                         net (fo=1, unplaced)         0.000     3.824    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_21_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.941 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12/CO[3]
                         net (fo=1, unplaced)         0.000     3.941    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_12_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.058 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     4.058    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.175 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3/CO[3]
                         net (fo=1, unplaced)         0.000     4.175    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_3_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.179     4.354 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[24]_i_2/CO[1]
                         net (fo=7, unplaced)         0.347     4.701    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.332     5.033 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/buff1_reg_i_2__0/O
                         net (fo=5, unplaced)         0.477     5.510    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.634 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_334_5_fu_547/flow_control_loop_pipe_sequential_init_U/ce_r_i_6__0/O
                         net (fo=1, unplaced)         0.449     6.083    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_reg_2
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/ce_r_i_1__0/O
                         net (fo=66, unplaced)        0.538     6.745    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/grp_fu_645_ce
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.869 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_302_4_fu_523/flow_control_loop_pipe_sequential_init_U/din0_buf1[63]_i_1__5/O
                         net (fo=26, unplaced)        0.842     7.711    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]_0
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]/S
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/ap_clk
                         FDSE                                         r  bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDSE (Setup_fdse_C_S)       -0.524     5.365    bd_0_i/hls_inst/inst/sitodp_64ns_64_7_no_dsp_1_U181/din0_buf1_reg[63]
  -------------------------------------------------------------------
                         required time                          5.365    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                 -2.346    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]/D} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.939ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.964ns  (logic 4.425ns (63.544%)  route 2.539ns (36.456%))
  Logic Levels:           23  (CARRY4=20 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/ap_clk
                         DSP48E1                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__4/CLK
  -------------------------------------------------------------------    -------------------
                         DSP48E1 (Prop_dsp48e1_CLK_P[36])
                                                      0.434     1.407 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__4/P[36]
                         net (fo=2, unplaced)         0.800     2.207    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__4_n_69
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[57]_i_9/I2
                         LUT3 (Prop_lut3_I2_O)        0.124     2.331 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[57]_i_9/O
                         net (fo=2, unplaced)         0.650     2.981    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[57]_i_9_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[57]_i_6/DI[1]
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.501 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[57]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.501    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[57]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[61]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.618 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[61]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.618    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[61]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[65]_i_6/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.735 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[65]_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     3.735    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[65]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[69]_i_7/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.852 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[69]_i_7/CO[3]
                         net (fo=1, unplaced)         0.000     3.852    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[69]_i_7_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[73]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.969 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[73]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     3.969    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[73]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[77]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.086 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[77]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.086    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[77]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[81]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.203 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[81]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.203    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[81]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[85]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.320 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[85]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.320    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[85]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[89]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.437 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[89]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.437    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[89]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[93]_i_10/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.554 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[93]_i_10/CO[3]
                         net (fo=1, unplaced)         0.000     4.554    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[93]_i_10_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_10/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.885 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_10/O[3]
                         net (fo=2, unplaced)         0.629     5.514    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_10_n_4
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_2/I0
                         LUT3 (Prop_lut3_I0_O)        0.307     5.821 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_2/O
                         net (fo=2, unplaced)         0.460     6.281    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_6/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     6.405 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_6/O
                         net (fo=1, unplaced)         0.000     6.405    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2[97]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_1/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.781 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.781    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[97]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[101]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.898 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[101]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     6.898    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[101]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[105]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.015 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[105]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.015    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[105]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[109]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.132 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[109]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.132    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[109]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[113]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.249 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[113]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.249    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[113]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[117]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.366 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[117]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.366    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[117]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[121]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.483 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[121]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.483    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[121]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[125]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.600 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[125]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     7.600    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[125]_i_1_n_0
                                                                      r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[128]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.937 r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[128]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     7.937    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff1_reg__5[127]
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]/C
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         FDRE (Setup_fdre_C_D)        0.109     5.998    bd_0_i/hls_inst/inst/mul_64s_66ns_129_5_1_U194/buff2_reg[127]
  -------------------------------------------------------------------
                         required time                          5.998    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                 -1.939    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[10].dividend_tmp_reg[11][30]_srl12
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:07 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[11].dividend_tmp_reg[12][30]_srl13
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[12].dividend_tmp_reg[13][30]_srl14
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[13].dividend_tmp_reg[14][30]_srl15
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16/CE
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRL16E                                       r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRL16E (Setup_srl16e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[14].dividend_tmp_reg[15][30]_srl16
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[15].dividend_tmp_reg[16][30]_srl17
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[16].dividend_tmp_reg[17][30]_srl18
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[17].dividend_tmp_reg[18][30]_srl19
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:08 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[18].dividend_tmp_reg[19][30]_srl20
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:09 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[19].dividend_tmp_reg[20][30]_srl21
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sun Jun 23 22:43:09 2024
| Host         : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing -quiet -of {{bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C --> bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22/CE}} -return_string
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -1.885ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22/CE
                            (rising edge-triggered cell SRLC32E clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 2.728ns (43.377%)  route 3.561ns (56.623%))
  Logic Levels:           13  (CARRY4=8 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 5.924 - 5.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.973     0.973    bd_0_i/hls_inst/inst/ap_clk
                         FDRE                                         r  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.518     1.491 f  bd_0_i/hls_inst/inst/or_reg_4320_reg[1]/Q
                         net (fo=2, unplaced)         0.752     2.243    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_0[1]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     2.562 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68/O
                         net (fo=1, unplaced)         0.000     2.562    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579[0]_i_68_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/DI[0]
                         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.576     3.138 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56/CO[3]
                         net (fo=1, unplaced)         0.009     3.147    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_56_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.264 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47/CO[3]
                         net (fo=1, unplaced)         0.000     3.264    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_47_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.381 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38/CO[3]
                         net (fo=1, unplaced)         0.000     3.381    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_38_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.498 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29/CO[3]
                         net (fo=1, unplaced)         0.000     3.498    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_29_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.615 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20/CO[3]
                         net (fo=1, unplaced)         0.000     3.615    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_20_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.732 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11/CO[3]
                         net (fo=1, unplaced)         0.000     3.732    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_11_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.849 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.849    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_2_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.966 f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/icmp_ln265_reg_579_reg[0]_i_1/CO[3]
                         net (fo=8, unplaced)         0.956     4.922    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/CO[0]
                                                                      f  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.046 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm[98]_i_2/O
                         net (fo=4, unplaced)         0.473     5.519    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/grp_fn1_Pipeline_VITIS_LOOP_264_2_fu_492_ap_done
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.643 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6/O
                         net (fo=1, unplaced)         0.449     6.092    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_6_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5/O
                         net (fo=1, unplaced)         0.449     6.665    bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_5_n_0
                                                                      r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     6.789 r  bd_0_i/hls_inst/inst/grp_fn1_Pipeline_VITIS_LOOP_287_3_fu_512/flow_control_loop_pipe_sequential_init_U/dividend0[31]_i_1/O
                         net (fo=721, unplaced)       0.473     7.262    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/grp_fu_1193_ce
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22/CE
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=134503, unset)       0.924     5.924    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/ap_clk
                         SRLC32E                                      r  bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22/CLK
                         clock pessimism              0.000     5.924    
                         clock uncertainty           -0.035     5.889    
                         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.512     5.377    bd_0_i/hls_inst/inst/sdiv_32s_11ns_24_36_1_U205/fn1_sdiv_32s_11ns_24_36_1_divider_u/loop[20].dividend_tmp_reg[21][30]_srl22
  -------------------------------------------------------------------
                         required time                          5.377    
                         arrival time                          -7.262    
  -------------------------------------------------------------------
                         slack                                 -1.885    






