module wideexpr_00030(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ($unsigned({3{(ctrl[3]?3'b100:{4{(ctrl[1]?s1:6'sb110101)}})}}))&(u1);
  assign y1 = $signed(((ctrl[1]?(ctrl[5]?s6:s1):s0))&(+(($signed({s2,s3}))&({1{~|(6'sb101011)}}))));
  assign y2 = $signed(+((3'sb101)|((ctrl[1]?$signed(((u0)>>>(($signed(u3))-(1'sb0)))&({1{s3}})):(ctrl[5]?$signed(6'sb111101):+((ctrl[3]?(u0)<<<(-(s2)):((5'sb01000)+(6'sb011111))<<<(-(4'sb0001)))))))));
  assign y3 = 6'b100011;
  assign y4 = (6'sb101100)>>>(s6);
  assign y5 = (1'sb1)<<($signed(+(3'b010)));
  assign y6 = ({s0})|(~($signed((ctrl[7]?$signed(1'sb0):$signed(6'sb010111)))));
  assign y7 = $signed((ctrl[3]?$signed(({(ctrl[7]?(u3)<<(s5):{u0,s3,u6,3'sb101})})&((ctrl[4]?(-(u4))>>>((u1)|(3'sb111)):3'sb011))):($signed((3'sb010)>((ctrl[1]?(s1)<<<(s1):s4))))>>>($signed({1{(ctrl[6]?+(3'sb010):(s5)^~(3'sb101))}}))));
endmodule
