==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2094 ; free virtual = 9664
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2094 ; free virtual = 9664
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2093 ; free virtual = 9662
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2093 ; free virtual = 9662
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2092 ; free virtual = 9661
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2092 ; free virtual = 9661
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-70] Cannot meet target clock period in 'mul' operation ('mul', test.cpp:22) (combination delay: 8.517 ns) to honor Latency constraint (Latency=1) in region 'div5'.
WARNING: [SCHED 204-21] Estimated clock period (14.195ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('mul', test.cpp:22) (8.52 ns)
	'sub' operation ('neg_mul', test.cpp:22) (2.94 ns)
	'select' operation ('tmp_3', test.cpp:22) (0 ns)
	'sub' operation ('neg_ti', test.cpp:22) (1.96 ns)
	'select' operation ('tmp', test.cpp:22) (0.775 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7 seconds; current allocated memory: 68.186 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 68.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div5/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div5_mul_64s_66ns_129_2_1' to 'div5_mul_64s_66nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div5_mul_64s_66nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div5'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 68.421 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'div5_mul_64s_66nsbkb_Mul2S_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2090 ; free virtual = 9661
INFO: [SYSC 207-301] Generating SystemC RTL for div5.
INFO: [VHDL 208-304] Generating VHDL RTL for div5.
INFO: [VLOG 209-307] Generating Verilog RTL for div5.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-10] Analyzing design file 'test.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:06:42 ; elapsed = 00:10:44 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2124 ; free virtual = 9657
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:06:42 ; elapsed = 00:10:44 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2124 ; free virtual = 9657
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:06:43 ; elapsed = 00:10:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2123 ; free virtual = 9657
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:06:43 ; elapsed = 00:10:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2123 ; free virtual = 9657
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:06:43 ; elapsed = 00:10:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2117 ; free virtual = 9651
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:06:43 ; elapsed = 00:10:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2116 ; free virtual = 9650
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'div5' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-70] Cannot meet target clock period in 'mul' operation ('mul', test.cpp:22) (combination delay: 8.517 ns) to honor Latency constraint (Latency=1) in region 'div5'.
WARNING: [SCHED 204-21] Estimated clock period (14.195ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path consists of the following:
	'mul' operation ('mul', test.cpp:22) (8.52 ns)
	'sub' operation ('neg_mul', test.cpp:22) (2.94 ns)
	'select' operation ('tmp_3', test.cpp:22) (0 ns)
	'sub' operation ('neg_ti', test.cpp:22) (1.96 ns)
	'select' operation ('tmp', test.cpp:22) (0.775 ns)
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 211.81 seconds; current allocated memory: 71.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.03 seconds; current allocated memory: 71.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'div5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'div5/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'div5' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'div5_mul_64s_66ns_129_2_1' to 'div5_mul_64s_66nsbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'div5_mul_64s_66nsbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'div5'.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 71.368 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'div5_mul_64s_66nsbkb_Mul2S_0'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:06:43 ; elapsed = 00:10:45 . Memory (MB): peak = 500.605 ; gain = 128.000 ; free physical = 2103 ; free virtual = 9638
INFO: [SYSC 207-301] Generating SystemC RTL for div5.
INFO: [VHDL 208-304] Generating VHDL RTL for div5.
INFO: [VLOG 209-307] Generating Verilog RTL for div5.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div'.
INFO: [HLS 200-10] Adding design file 'test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'test_bench.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/operator_Vivado/testing_area/vivado_hls_long_div/div6'.
INFO: [HLS 200-10] Cleaning up the solution database.
