Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue May  9 13:35:55 2023
| Host         : DESKTOP-8NLSLVH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  103         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (103)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (168)
5. checking no_input_delay (2)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (103)
--------------------------
 There are 44 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: CLK50MHZ_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: keyboard/debounce_inst/O0_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: keyboard/flag_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (168)
--------------------------------------------------
 There are 168 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  186          inf        0.000                      0                  186           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           186 Endpoints
Min Delay           186 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLK100MHZ
                            (input port)
  Destination:            clkoutput
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.169ns  (logic 5.133ns (50.476%)  route 5.036ns (49.524%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clkoutput_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clkoutput_OBUF_BUFG_inst/O
                         net (fo=45, routed)          3.012     6.614    clkoutput_OBUF_BUFG
    D18                  OBUF (Prop_obuf_I_O)         3.555    10.169 r  clkoutput_OBUF_inst/O
                         net (fo=0)                   0.000    10.169    clkoutput
    D18                                                               r  clkoutput (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.939ns  (logic 4.361ns (43.871%)  route 5.579ns (56.129%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.339     1.795    sevenSeg/s[0]
    SLICE_X2Y96          LUT3 (Prop_lut3_I1_O)        0.156     1.951 r  sevenSeg/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.240     6.191    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.749     9.939 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.939    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.850ns  (logic 4.366ns (49.340%)  route 4.483ns (50.660%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.183     1.639    sevenSeg/s[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I0_O)        0.154     1.793 r  sevenSeg/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.300     5.093    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.756     8.850 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.850    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.674ns  (logic 4.154ns (47.896%)  route 4.519ns (52.104%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.339     1.795    sevenSeg/s[0]
    SLICE_X2Y96          LUT3 (Prop_lut3_I2_O)        0.124     1.919 r  sevenSeg/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.180     5.099    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     8.674 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.674    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.786ns  (logic 4.335ns (55.672%)  route 3.451ns (44.328%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[18]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          1.078     1.534    sevenSeg/s[1]
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.119     1.653 r  sevenSeg/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.374     4.026    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.760     7.786 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.786    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[17]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.583ns  (logic 4.132ns (54.494%)  route 3.450ns (45.506%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[17]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  sevenSeg/clkdiv_reg[17]/Q
                         net (fo=17, routed)          1.183     1.639    sevenSeg/s[0]
    SLICE_X1Y96          LUT3 (Prop_lut3_I1_O)        0.124     1.763 r  sevenSeg/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.267     4.030    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     7.583 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.583    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/clkdiv_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.476ns  (logic 4.326ns (57.862%)  route 3.150ns (42.138%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE                         0.000     0.000 r  sevenSeg/clkdiv_reg[18]/C
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/clkdiv_reg[18]/Q
                         net (fo=17, routed)          1.074     1.530    sevenSeg/s[1]
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.118     1.648 r  sevenSeg/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.077     3.724    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.752     7.476 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.476    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/seg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 4.149ns (57.001%)  route 3.130ns (42.999%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  sevenSeg/seg_reg[1]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  sevenSeg/seg_reg[1]/Q
                         net (fo=1, routed)           3.130     3.549    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.730     7.280 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.280    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sevenSeg/seg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.158ns  (logic 4.033ns (56.344%)  route 3.125ns (43.656%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE                         0.000     0.000 r  sevenSeg/seg_reg[0]/C
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  sevenSeg/seg_reg[0]/Q
                         net (fo=1, routed)           3.125     3.581    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.158 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.158    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 PS2_DATA
                            (input port)
  Destination:            keyboard/debounce_inst/cnt1_reg[0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.115ns  (logic 1.617ns (22.727%)  route 5.498ns (77.273%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 r  PS2_DATA (IN)
                         net (fo=0)                   0.000     0.000    PS2_DATA
    B2                   IBUF (Prop_ibuf_I_O)         1.493     1.493 r  PS2_DATA_IBUF_inst/O
                         net (fo=4, routed)           4.709     6.202    keyboard/debounce_inst/PS2_DATA_IBUF
    SLICE_X0Y108         LUT2 (Prop_lut2_I0_O)        0.124     6.326 r  keyboard/debounce_inst/Iv1_i_1/O
                         net (fo=6, routed)           0.789     7.115    keyboard/debounce_inst/Iv1_i_1_n_0
    SLICE_X1Y108         FDRE                                         r  keyboard/debounce_inst/cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard/keycode_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.261ns  (logic 0.128ns (49.108%)  route 0.133ns (50.892%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[6]/C
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[6]/Q
                         net (fo=3, routed)           0.133     0.261    keyboard/keycode[6]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[14]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[14]/Q
                         net (fo=2, routed)           0.121     0.262    keyboard/keycode[14]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  keyboard/keycode_reg[16]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[16]/Q
                         net (fo=2, routed)           0.121     0.262    keyboard/data4[0]
    SLICE_X3Y94          FDRE                                         r  keyboard/keycode_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.234%)  route 0.124ns (46.766%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[23]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[23]/Q
                         net (fo=2, routed)           0.124     0.265    keyboard/data5[3]
    SLICE_X0Y97          FDRE                                         r  keyboard/keycode_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.070%)  route 0.125ns (46.930%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE                         0.000     0.000 r  keyboard/keycode_reg[13]/C
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[13]/Q
                         net (fo=2, routed)           0.125     0.266    keyboard/keycode[13]
    SLICE_X0Y96          FDRE                                         r  keyboard/keycode_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[18]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[18]/Q
                         net (fo=2, routed)           0.127     0.268    keyboard/data4[2]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y94          FDRE                         0.000     0.000 r  keyboard/keycode_reg[20]/C
    SLICE_X3Y94          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[20]/Q
                         net (fo=2, routed)           0.127     0.268    keyboard/data5[0]
    SLICE_X3Y94          FDRE                                         r  keyboard/keycode_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.559%)  route 0.127ns (47.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          FDRE                         0.000     0.000 r  keyboard/keycode_reg[22]/C
    SLICE_X3Y95          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[22]/Q
                         net (fo=2, routed)           0.127     0.268    keyboard/data5[2]
    SLICE_X3Y95          FDRE                                         r  keyboard/keycode_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.128ns (47.305%)  route 0.143ns (52.695%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE                         0.000     0.000 r  keyboard/keycode_reg[5]/C
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  keyboard/keycode_reg[5]/Q
                         net (fo=3, routed)           0.143     0.271    keyboard/keycode[5]
    SLICE_X0Y96          FDRE                                         r  keyboard/keycode_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 keyboard/keycode_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            keyboard/keycode_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.953%)  route 0.136ns (49.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y98          FDRE                         0.000     0.000 r  keyboard/keycode_reg[3]/C
    SLICE_X1Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  keyboard/keycode_reg[3]/Q
                         net (fo=3, routed)           0.136     0.277    keyboard/keycode[3]
    SLICE_X0Y97          FDRE                                         r  keyboard/keycode_reg[11]/D
  -------------------------------------------------------------------    -------------------





