Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto a860f49f959c4782be5cbcf618c104a7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot count_tb_behav xil_defaultlib.count_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.symbol_to_binary
Compiling module xil_defaultlib.num_checker
Compiling module xil_defaultlib.count
Compiling module xil_defaultlib.count_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot count_tb_behav
