#   step REPORT : Synthesizing module : dwt_debug_port
#   step REPORT : [39.349] Optimizing module : dwt_debug_port
#   step REPORT : [39.350] Instance count of module dwt_debug_port is 1
#   step REPORT : [6.1691] Total net count: 1787
#   step REPORT : [6.1690] There are 11 levels of combinational cells
#   step REPORT : [6.1689] There are 17 distinct nets driving control pins
#   step REPORT : [6.1695] 2-input LUTs: 83
#   step REPORT : [6.1695] 3-input LUTs: 68
#   step REPORT : [6.1695] 4-input LUTs: 202
#   step REPORT : [6.1695] 5-input LUTs: 127
#   step REPORT : [6.1695] 6-input LUTs: 260
#   step REPORT : [6.1696] Total LUT area: 740
#   step REPORT : [6.1697] State    : 492
#   step REPORT : [6.1697]   (FF)   : 492
#   step REPORT : [6.1697] CARRY    : 4
#   step REPORT : [6.1697] +CSA LUTs: 9
#   step REPORT : [6.1884] Renaming SVA module instances in the netlist
#   step REPORT : [6.1882] Renaming special verilog names in the netlist
#   step REPORT : [6.1882] Special names renaming stats:
#   step REPORT : [6.1882] Total time                 : 0.001 seconds
#   step REPORT : [6.1882] Total wires renamed        : 0
#   step REPORT : [6.1882] Total instances renamed    : 0
#   step REPORT : [6.1883] Renaming wires like ports
#   step REPORT : [6.1883] Renamed wires like ports (0 ports)
#   step REPORT : [6.1885] Emitting RTLDB information for the netlist
#   step REPORT : Converting netlist 'dwt_debug_port' to znl format
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 reg |                 lut |                bram |                uram |             memsize |              m18x18 |                bufg |                buft |               nbI/O |                nbBB |                nbZV |                nbME |               dsp48 || name
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step STATS :  |                 492 |                 749 |                   0 |                   0 |                   0 |                   0 |                   0 |                   0 |                 257 |                   0 |                   0 |                   0 |                   0 || dwt_debug_port
#   step STATS :  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
#   step REPORT : Writing netlist 'dwt_debug_port' to 'edif/dwt_debug_port/dwt_debug_port.edf.gz'
#   step SERIALIZE : writing netlist 'zmerge' into znl file 'edif/dwt_debug_port/dwt_debug_port.edf.gz'
#   step SERIALIZE : #bytes in: 54517, #bytes out: 25135, compression ratio: 2.168967
#   step REPORT : [87.28] Resource usage for dwt_debug_port: 0.346s 0.0M
