Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Dec  6 21:11:31 2021
| Host         : DESKTOP-9NUVTDR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Risc5CPU_control_sets_placed.rpt
| Design       : Risc5CPU
| Device       : xc7k70t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     6 |
|    Minimum number of control sets                        |     6 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     6 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     6 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             143 |           60 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             143 |           66 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             100 |           32 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | PR3/we          |                  |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | PR2/E[0]        | reset_IBUF       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | PR2/E[0]        | PR1/R00_out      |               23 |             68 |         2.96 |
|  clk_IBUF_BUFG | PR4/RegWrite_wb |                  |               11 |             88 |         8.00 |
|  clk_IBUF_BUFG |                 |                  |               60 |            143 |         2.38 |
|  clk_IBUF_BUFG |                 | PR2/R0           |               66 |            143 |         2.17 |
+----------------+-----------------+------------------+------------------+----------------+--------------+


