{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683815091563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683815091564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 15:24:51 2023 " "Processing started: Thu May 11 15:24:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683815091564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815091564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SeqDetector -c SeqDetector " "Command: quartus_map --read_settings_files=on --write_settings_files=off SeqDetector -c SeqDetector" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815091564 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683815091697 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683815091697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeqDetFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SeqDetFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SeqDetFSM-MealyArch " "Found design unit 1: SeqDetFSM-MealyArch" {  } { { "SeqDetFSM.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683815099384 ""} { "Info" "ISGN_ENTITY_NAME" "1 SeqDetFSM " "Found entity 1: SeqDetFSM" {  } { { "SeqDetFSM.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683815099384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"uut\";  expecting \"begin\", or a declaration statement SeqDetFSM_Tb.vhd(8) " "VHDL syntax error at SeqDetFSM_Tb.vhd(8) near text \"uut\";  expecting \"begin\", or a declaration statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 8 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(19) " "VHDL syntax error at SeqDetFSM_Tb.vhd(19) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(21) " "VHDL syntax error at SeqDetFSM_Tb.vhd(21) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(23) " "VHDL syntax error at SeqDetFSM_Tb.vhd(23) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 23 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(25) " "VHDL syntax error at SeqDetFSM_Tb.vhd(25) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 25 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(27) " "VHDL syntax error at SeqDetFSM_Tb.vhd(27) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 27 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(29) " "VHDL syntax error at SeqDetFSM_Tb.vhd(29) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 29 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(31) " "VHDL syntax error at SeqDetFSM_Tb.vhd(31) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 31 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement SeqDetFSM_Tb.vhd(33) " "VHDL syntax error at SeqDetFSM_Tb.vhd(33) near text \"wait\";  expecting \"end\", or \"(\", or an identifier (\"wait\" is a reserved keyword), or a concurrent statement" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\" SeqDetFSM_Tb.vhd(35) " "VHDL syntax error at SeqDetFSM_Tb.vhd(35) near text \"process\";  expecting \";\", or an identifier (\"process\" is a reserved keyword), or \"architecture\"" {  } { { "SeqDetFSM_Tb.vhd" "" { Text "/home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd" 35 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SeqDetFSM_Tb.vhd 0 0 " "Found 0 design units, including 0 entities, in source file SeqDetFSM_Tb.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099385 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 10 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "407 " "Peak virtual memory: 407 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683815099450 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May 11 15:24:59 2023 " "Processing ended: Thu May 11 15:24:59 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683815099450 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683815099450 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683815099450 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099450 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 12 s 1  " "Quartus Prime Full Compilation was unsuccessful. 12 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683815099539 ""}
