
*** Running vivado
    with args -log OscopeWithZynq_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source OscopeWithZynq_wrapper.tcl -notrace


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source OscopeWithZynq_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/small/ipRepo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
Command: link_design -top OscopeWithZynq_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/OscopeWithZynq_acquireToHDMI_0_0.dcp' for cell 'OscopeWithZynq_i/acquireToHDMI_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_enhancedPWM_0_0/OscopeWithZynq_enhancedPWM_0_0.dcp' for cell 'OscopeWithZynq_i/enhancedPWM_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_enhancedPWM_1_0/OscopeWithZynq_enhancedPWM_1_0.dcp' for cell 'OscopeWithZynq_i/enhancedPWM_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_processing_system7_0_0/OscopeWithZynq_processing_system7_0_0.dcp' for cell 'OscopeWithZynq_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_rst_ps7_0_50M_0/OscopeWithZynq_rst_ps7_0_50M_0.dcp' for cell 'OscopeWithZynq_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_xbar_0/OscopeWithZynq_xbar_0.dcp' for cell 'OscopeWithZynq_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_auto_pc_0/OscopeWithZynq_auto_pc_0.dcp' for cell 'OscopeWithZynq_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.105 . Memory (MB): peak = 921.590 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 85 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'OscopeWithZynq_i/acquireToHDMI_0/s00_axi_aclk' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_processing_system7_0_0/OscopeWithZynq_processing_system7_0_0.xdc] for cell 'OscopeWithZynq_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_processing_system7_0_0/OscopeWithZynq_processing_system7_0_0.xdc] for cell 'OscopeWithZynq_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_rst_ps7_0_50M_0/OscopeWithZynq_rst_ps7_0_50M_0_board.xdc] for cell 'OscopeWithZynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_rst_ps7_0_50M_0/OscopeWithZynq_rst_ps7_0_50M_0_board.xdc] for cell 'OscopeWithZynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_rst_ps7_0_50M_0/OscopeWithZynq_rst_ps7_0_50M_0.xdc] for cell 'OscopeWithZynq_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_rst_ps7_0_50M_0/OscopeWithZynq_rst_ps7_0_50M_0.xdc] for cell 'OscopeWithZynq_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1570.734 ; gain = 512.785
Finished Parsing XDC File [c:/Users/small/OscopeWithZynq/OscopeWithZynq.gen/sources_1/bd/OscopeWithZynq/ip/OscopeWithZynq_acquireToHDMI_0_0/src/clk_wiz_0/clk_wiz_0.xdc] for cell 'OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/vc/inst'
Parsing XDC File [C:/Users/small/OscopeWithZynq/OscopeWithZynq.srcs/constrs_1/new/OscopeWithZynq.xdc]
Finished Parsing XDC File [C:/Users/small/OscopeWithZynq/OscopeWithZynq.srcs/constrs_1/new/OscopeWithZynq.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1570.734 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1570.734 ; gain = 1062.461
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.995 . Memory (MB): peak = 1570.734 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f0c9e4ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.176 . Memory (MB): peak = 1586.730 ; gain = 15.996

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d86da573

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 32 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 4 inverter(s) to 4 load pin(s).
Phase 2 Constant propagation | Checksum: 21bf855f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 27 cells and removed 94 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15e50feee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.342 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 236 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15e50feee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.396 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 11538527a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.509 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1131d78bf

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1923.145 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              32  |                                              0  |
|  Constant propagation         |              27  |              94  |                                              0  |
|  Sweep                        |               0  |             236  |                                              1  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1923.145 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 183637426

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.536 . Memory (MB): peak = 1923.145 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 2 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 1614922ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2022.523 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1614922ed

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.939 . Memory (MB): peak = 2022.523 ; gain = 99.379

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1614922ed

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.523 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.523 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1845963e9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 2022.523 ; gain = 451.789
INFO: [runtcl-4] Executing : report_drc -file OscopeWithZynq_wrapper_drc_opted.rpt -pb OscopeWithZynq_wrapper_drc_opted.pb -rpx OscopeWithZynq_wrapper_drc_opted.rpx
Command: report_drc -file OscopeWithZynq_wrapper_drc_opted.rpt -pb OscopeWithZynq_wrapper_drc_opted.pb -rpx OscopeWithZynq_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b5123126

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2022.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6966c53c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1bb4a1df2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.904 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1bb4a1df2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.910 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1bb4a1df2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.917 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1627b2885

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1030dcf1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 10b0a0b5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 15d75410f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 83 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 35 nets or LUTs. Breaked 0 LUT, combined 35 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.523 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             35  |                    35  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             35  |                    35  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16a8f5faf

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1f85efc58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1f85efc58

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f88c8fb5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ef95c8bc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 22893ad8a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 263319912

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19e0a3633

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 191805eff

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 17ddcda77

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ca9b8043

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 22da15173

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 22da15173

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2480ec656

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-13.669 | TNS=-615.782 |
Phase 1 Physical Synthesis Initialization | Checksum: 2acc5c3fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.112 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2acc5c3fc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.134 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2480ec656

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-12.949. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2658423a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2658423a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2658423a8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2658423a8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2658423a8

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.523 ; gain = 0.000

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1d79d8164

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000
Ending Placer Task | Checksum: 1255e1740

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file OscopeWithZynq_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file OscopeWithZynq_wrapper_utilization_placed.rpt -pb OscopeWithZynq_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file OscopeWithZynq_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.306 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.34s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2022.523 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.949 | TNS=-612.472 |
Phase 1 Physical Synthesis Initialization | Checksum: 2322ea78f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.949 | TNS=-612.472 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2322ea78f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.264 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.949 | TNS=-612.472 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Critical path length was reduced through logic transformation on cell OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.780 | TNS=-611.627 |
INFO: [Physopt 32-710] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Critical path length was reduced through logic transformation on cell OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_4_comp_1.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_38_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.572 | TNS=-610.587 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_38_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/pixelVert_reg[10][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_5[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.533 | TNS=-610.392 |
INFO: [Physopt 32-81] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_17. Replicated 1 times.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_17. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-610.377 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/SHIFT_RIGHT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-609.589 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-608.843 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-608.097 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-607.351 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-606.753 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-606.335 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-605.917 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-605.499 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-605.083 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-604.807 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-604.535 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-604.263 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-603.991 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-603.719 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-603.462 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-603.205 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-602.952 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-602.699 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-602.458 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-602.217 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.976 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.837 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.698 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.559 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.469 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.383 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.297 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-601.293 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[7].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-598.839 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0] was not replicated.
INFO: [Physopt 32-710] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]. Critical path length was reduced through logic transformation on cell OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/SR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-565.149 |
INFO: [Physopt 32-571] Net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0] was not replicated.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-571.400 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-571.107 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-570.814 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-570.521 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-570.228 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-569.935 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-569.642 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-569.349 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-569.056 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.530 | TNS=-568.726 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.464 | TNS=-568.396 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0_repN.  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_comp_1
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.435 | TNS=-568.251 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/pixelVert_reg[10]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[7]_1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-568.241 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/pixelVert_reg[10]_1[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_2[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_10. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/SHIFT_RIGHT[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[0]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-567.953 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-567.665 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[9].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[9]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[9]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-567.335 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-567.005 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-566.675 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-566.387 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-566.099 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-565.869 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-565.639 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-565.409 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-565.409 |
Phase 3 Critical Path Optimization | Checksum: 1842b7e66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.433 | TNS=-565.409 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 27 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.432 | TNS=-565.404 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/pixelVert_reg[10]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_7[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.417 | TNS=-565.329 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/CO[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_9[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.412 | TNS=-565.304 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_8[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.389 | TNS=-565.189 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_9[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.389 | TNS=-565.189 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_9[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-565.159 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/SHIFT_RIGHT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[7].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[7]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-564.929 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[8].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[8]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-564.699 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-564.469 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.989 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/cnt[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.759 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[0]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.608 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.457 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[4].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[4]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.306 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[7].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[7]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-569.155 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.970 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/Q[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/oscopeFace/red11_out. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/red[6]_i_16_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/pixelVert_reg[10]_2[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/pixelVert_reg[10]_7[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/oscopeFace/ARG__1_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/videoSigGen/D[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/SHIFT_RIGHT[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/slv_reg3[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.785 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.600 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/dout_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encg/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.457 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[0]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.400 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[1].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[1]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.343 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.286 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[2].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[2]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.270 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[3].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[3]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.254 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[5].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[5]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.238 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[6].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[6]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.222 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[7].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/dout_reg[7]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encb/Q[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.206 |
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[8].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/dout_reg[8]
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[8]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.200 |
INFO: [Physopt 32-702] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/Q[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0].  Re-placed instance OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/oserdes_m_i_1_comp
INFO: [Physopt 32-735] Processed net OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/encr/AR[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.602 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.383 | TNS=-568.602 |
Phase 4 Critical Path Optimization | Checksum: 1161c8d2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.523 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-12.383 | TNS=-568.602 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.566  |         43.870  |            2  |              0  |                    86  |           0  |           2  |  00:00:05  |
|  Total          |          0.566  |         43.870  |            2  |              0  |                    86  |           0  |           3  |  00:00:05  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2022.523 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 97e4e8a6

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
408 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.276 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1e568362 ConstDB: 0 ShapeSum: 54d92c8a RouteDB: 0
Post Restoration Checksum: NetGraph: c8727cc3 | NumContArr: ba295ac6 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 19ba62d36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 19ba62d36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.523 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 19ba62d36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.523 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 13b292dd7

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 2022.523 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.191| TNS=-555.168| WHS=-0.462 | THS=-49.877|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2779
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2779
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10af1f4ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.844 ; gain = 4.320

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10af1f4ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2026.844 ; gain = 4.320
Phase 3 Initial Routing | Checksum: 7f57b498

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2027.863 ; gain = 5.340
INFO: [Route 35-580] Design has 59 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+============================================================================================================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                                                                                                        |
+====================+===================+============================================================================================================================================+
| clk_fpga_0         | clk_fpga_0        | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_m/RST |
| clk_fpga_0         | clk_fpga_0        | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_clk/oserdes_s/RST |
| clk_fpga_0         | clk_fpga_0        | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_g/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0        | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_s/RST   |
| clk_fpga_0         | clk_fpga_0        | OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/hdmi_tx/inst/serial_r/oserdes_m/RST   |
+--------------------+-------------------+--------------------------------------------------------------------------------------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 360
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.093| TNS=-674.917| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d26f33d0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 110
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.444| TNS=-681.595| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 18d95eeba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438
Phase 4 Rip-up And Reroute | Checksum: 18d95eeba

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 121e0ee70

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.093| TNS=-674.917| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18c00f357

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18c00f357

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438
Phase 5 Delay and Skew Optimization | Checksum: 18c00f357

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 22e44d9df

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-13.068| TNS=-674.792| WHS=0.026  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1cfe28d53

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438
Phase 6 Post Hold Fix | Checksum: 1cfe28d53

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.63373 %
  Global Horizontal Routing Utilization  = 1.91774 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 49.5495%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 50%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ea899b24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ea899b24

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16ca21eda

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.961 ; gain = 30.438

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-13.068| TNS=-674.792| WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16ca21eda

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.961 ; gain = 30.438
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f65a3179

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.961 ; gain = 30.438

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.961 ; gain = 30.438

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
427 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 2052.961 ; gain = 30.438
INFO: [runtcl-4] Executing : report_drc -file OscopeWithZynq_wrapper_drc_routed.rpt -pb OscopeWithZynq_wrapper_drc_routed.pb -rpx OscopeWithZynq_wrapper_drc_routed.rpx
Command: report_drc -file OscopeWithZynq_wrapper_drc_routed.rpt -pb OscopeWithZynq_wrapper_drc_routed.pb -rpx OscopeWithZynq_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file OscopeWithZynq_wrapper_methodology_drc_routed.rpt -pb OscopeWithZynq_wrapper_methodology_drc_routed.pb -rpx OscopeWithZynq_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file OscopeWithZynq_wrapper_methodology_drc_routed.rpt -pb OscopeWithZynq_wrapper_methodology_drc_routed.pb -rpx OscopeWithZynq_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file OscopeWithZynq_wrapper_power_routed.rpt -pb OscopeWithZynq_wrapper_power_summary_routed.pb -rpx OscopeWithZynq_wrapper_power_routed.rpx
Command: report_power -file OscopeWithZynq_wrapper_power_routed.rpt -pb OscopeWithZynq_wrapper_power_summary_routed.pb -rpx OscopeWithZynq_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
437 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file OscopeWithZynq_wrapper_route_status.rpt -pb OscopeWithZynq_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file OscopeWithZynq_wrapper_timing_summary_routed.rpt -pb OscopeWithZynq_wrapper_timing_summary_routed.pb -rpx OscopeWithZynq_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file OscopeWithZynq_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file OscopeWithZynq_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file OscopeWithZynq_wrapper_bus_skew_routed.rpt -pb OscopeWithZynq_wrapper_bus_skew_routed.pb -rpx OscopeWithZynq_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.313 . Memory (MB): peak = 2079.148 ; gain = 7.238
INFO: [Common 17-1381] The checkpoint 'C:/Users/small/OscopeWithZynq/OscopeWithZynq.runs/impl_1/OscopeWithZynq_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force OscopeWithZynq_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG input OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0 input OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1 input OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG output OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0 output OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1 output OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG multiplier stage OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0 multiplier stage OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1 multiplier stage OscopeWithZynq_i/acquireToHDMI_0/U0/acquireToHDMI_v1_0_S00_AXI_inst/acquireToHDMI_inst/datapath_inst/ARG__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 9 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./OscopeWithZynq_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2552.254 ; gain = 473.105
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 11:05:07 2023...
