

================================================================
== Vivado HLS Report for 'executeFirstLayer1_p2'
================================================================
* Date:           Sun May 05 18:34:35 2019

* Version:        2016.4 (Build 1756540 on Mon Jan 23 19:31:01 MST 2017)
* Project:        layer1_con_p2
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  13933218|  13933218|  13933219|  13933219|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                                    |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- XCL_WG_DIM_Y_XCL_WG_DIM_X         |  13933216|  13933216|     18931|          -|          -|   736|    no    |
        | + XCL_WG_DIM_Y_XCL_WG_DIM_X.1      |     18656|     18656|      1696|          -|          -|    11|    no    |
        |  ++ XCL_WG_DIM_Y_XCL_WG_DIM_X.1.1  |      1694|      1694|       154|          -|          -|    11|    no    |
        +------------------------------------+----------+----------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      4|       0|     723|
|FIFO             |        -|      -|       -|       -|
|Instance         |        2|      5|    1235|    2031|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|    1582|
|Register         |        -|      -|    1479|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        2|      9|    2714|    4336|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      1|   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |                Instance               |                Module               | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |executeFirstLayer1_p2_control_s_axi_U  |executeFirstLayer1_p2_control_s_axi  |        0|      0|  302|  488|
    |executeFirstLayer1_p2_gmem_m_axi_U     |executeFirstLayer1_p2_gmem_m_axi     |        2|      0|  512|  580|
    |executeFirstLayerbkb_U0                |executeFirstLayerbkb                 |        0|      2|  227|  404|
    |executeFirstLayercud_U1                |executeFirstLayercud                 |        0|      3|  128|  320|
    |executeFirstLayerdEe_U2                |executeFirstLayerdEe                 |        0|      0|   66|  239|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+
    |Total                                  |                                     |        2|      5| 1235| 2031|
    +---------------------------------------+-------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |p_reg2mem31_0_i_i_mid_2_fu_445_p2  |     *    |      1|  0|   0|           5|          12|
    |tmp_28_mid2_v_fu_474_p2            |     *    |      1|  0|   3|           5|           6|
    |tmp_5_fu_397_p2                    |     *    |      1|  0|   2|          12|          30|
    |tmp_s_fu_392_p2                    |     *    |      1|  0|   2|           9|          30|
    |arg_Layer1_Neurons_G_2_fu_711_p2   |     +    |      0|  0|  31|          31|          31|
    |arg_Layer1_Neurons_G_4_fu_749_p2   |     +    |      0|  0|  31|          31|          31|
    |arg_Layer1_Neurons_G_fu_673_p2     |     +    |      0|  0|  31|          31|          31|
    |arg_Layer1_Weights_G_2_fu_735_p2   |     +    |      0|  0|  31|          31|          31|
    |arg_Layer1_Weights_G_4_fu_777_p2   |     +    |      0|  0|  31|          31|          31|
    |arg_Layer1_Weights_G_fu_697_p2     |     +    |      0|  0|  31|          31|          31|
    |arg_Layer2_Neurons_G_fu_599_p2     |     +    |      0|  0|  31|          31|          31|
    |arg_bias_i_0_sum_fu_376_p2         |     +    |      0|  0|  31|          31|          31|
    |indvar_flatten_next_fu_408_p2      |     +    |      0|  0|  10|          10|           1|
    |indvar_inc60_reg2mem_fu_428_p2     |     +    |      0|  0|   5|           5|           1|
    |indvar_inc_reg2mem_fu_604_p2       |     +    |      0|  0|   6|           1|           6|
    |next_mul3_fu_549_p2                |     +    |      0|  0|   7|           7|           4|
    |next_mul_fu_555_p2                 |     +    |      0|  0|  13|          13|          10|
    |p_reg2mem5_0_i_i_fu_567_p2         |     +    |      0|  0|   4|           4|           1|
    |p_reg2mem7_0_i_i_fu_627_p2         |     +    |      0|  0|   4|           4|           1|
    |tmp1_fu_655_p2                     |     +    |      0|  0|  14|          14|          14|
    |tmp2_fu_678_p2                     |     +    |      0|  0|   7|           7|           7|
    |tmp3_fu_533_p2                     |     +    |      0|  0|  17|          17|          17|
    |tmp5_fu_754_p2                     |     +    |      0|  0|   5|           5|           5|
    |tmp6_fu_716_p2                     |     +    |      0|  0|   8|           8|           7|
    |tmp7_fu_539_p2                     |     +    |      0|  0|  17|          17|          17|
    |tmp_14_cast_fu_590_p2              |     +    |      0|  0|  15|          30|          30|
    |tmp_14_fu_585_p2                   |     +    |      0|  0|  15|          30|          30|
    |tmp_17_fu_577_p2                   |     +    |      0|  0|  30|          30|          30|
    |tmp_19_fu_664_p2                   |     +    |      0|  0|  17|          17|          17|
    |tmp_24_cast_fu_688_p2              |     +    |      0|  0|  30|          30|          30|
    |tmp_24_fu_702_p2                   |     +    |      0|  0|  17|          17|          17|
    |tmp_30_fu_740_p2                   |     +    |      0|  0|  17|          17|          17|
    |tmp_33_cast_fu_726_p2              |     +    |      0|  0|  30|          30|          30|
    |tmp_43_cast_fu_768_p2              |     +    |      0|  0|  30|          30|          30|
    |tmp_fu_523_p2                      |     +    |      0|  0|  16|          16|          16|
    |p_reg2mem27_0_i_i_fu_509_p2        |     -    |      0|  0|  10|          10|          10|
    |tmp_18_fu_645_p2                   |     -    |      0|  0|   7|           7|           7|
    |tmp_12_fu_913_p2                   |    and   |      0|  0|   1|           1|           1|
    |exitcond5_fu_561_p2                |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_flatten_fu_402_p2         |   icmp   |      0|  0|   4|          10|          10|
    |exitcond_fu_621_p2                 |   icmp   |      0|  0|   2|           4|           4|
    |notlhs_fu_895_p2                   |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_901_p2                   |   icmp   |      0|  0|   8|          23|           1|
    |tmp_9_fu_414_p2                    |   icmp   |      0|  0|   3|           6|           7|
    |tmp_10_fu_907_p2                   |    or    |      0|  0|   1|           1|           1|
    |tmp_1_cast_mid2_v_fu_461_p2        |    or    |      0|  0|  20|          16|           2|
    |tmp_cast_mid2_v_fu_451_p2          |    or    |      0|  0|  20|          16|           1|
    |indvar_reg2mem69_0_i_1_fu_420_p3   |  select  |      0|  0|   6|           1|           1|
    |p_reg2mem31_0_i_i_mid_fu_434_p3    |  select  |      0|  0|   5|           1|           5|
    |val_i_i_fu_929_p3                  |  select  |      0|  0|  32|           1|           1|
    |col_0_reg2mem_0_i_i_fu_484_p2      |    xor   |      0|  0|  10|           6|           7|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      4|  0| 723|         753|         728|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+------+-----------+-----+-----------+
    |              Name             |  LUT | Input Size| Bits| Total Bits|
    +-------------------------------+------+-----------+-----+-----------+
    |ap_NS_fsm                      |  1269|        432|    1|        432|
    |ap_sig_ioackin_gmem_ARREADY    |     1|          2|    1|          2|
    |ap_sig_ioackin_gmem_AWREADY    |     1|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY     |     1|          2|    1|          2|
    |gmem_ARADDR                    |    64|          8|   32|        256|
    |gmem_blk_n_AR                  |     1|          2|    1|          2|
    |gmem_blk_n_AW                  |     1|          2|    1|          2|
    |gmem_blk_n_B                   |     1|          2|    1|          2|
    |gmem_blk_n_R                   |     1|          2|    1|          2|
    |gmem_blk_n_W                   |     1|          2|    1|          2|
    |grp_fu_287_p0                  |    32|          5|   32|        160|
    |grp_fu_287_p1                  |    32|          5|   32|        160|
    |grp_fu_293_p0                  |    32|          4|   32|        128|
    |grp_fu_293_p1                  |    32|          4|   32|        128|
    |i_0_reg2mem47_0_i_i_reg_218    |     4|          2|    4|          8|
    |indvar59_reg2mem71_reg_196     |     5|          2|    5|         10|
    |indvar_flatten_reg_185         |    10|          2|   10|         20|
    |indvar_reg2mem69_0_i_reg_207   |     6|          2|    6|         12|
    |j_0_reg2mem43_0_i_i_reg_264    |     4|          2|    4|          8|
    |phi_mul2_reg_252               |     7|          2|    7|         14|
    |phi_mul_reg_241                |    13|          2|   13|         26|
    |product_0_reg2mem49_s_reg_229  |    32|          2|   32|         64|
    |product_1_reg2mem45_s_reg_275  |    32|          2|   32|         64|
    +-------------------------------+------+-----------+-----+-----------+
    |Total                          |  1582|        492|  282|       1506|
    +-------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------+-----+----+-----+-----------+
    |               Name              |  FF | LUT| Bits| Const Bits|
    +---------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                        |  431|   0|  431|          0|
    |ap_reg_ioackin_gmem_ARREADY      |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_AWREADY      |    1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY       |    1|   0|    1|          0|
    |arg_Layer1_Neurons_G_2_reg_1103  |   31|   0|   31|          0|
    |arg_Layer1_Neurons_G_4_reg_1113  |   31|   0|   31|          0|
    |arg_Layer1_Neurons_G_reg_1093    |   31|   0|   31|          0|
    |arg_Layer1_Weights_G_2_reg_1108  |   31|   0|   31|          0|
    |arg_Layer1_Weights_G_4_reg_1118  |   31|   0|   31|          0|
    |arg_Layer1_Weights_G_reg_1098    |   31|   0|   31|          0|
    |arg_Layer2_Neurons_G_reg_1075    |   31|   0|   31|          0|
    |col_0_reg2mem_0_i_i_reg_1026     |    6|   0|    6|          0|
    |gmem_addr_reg_983                |   31|   0|   32|          1|
    |i_0_reg2mem47_0_i_i_reg_218      |    4|   0|    4|          0|
    |indvar59_reg2mem71_reg_196       |    5|   0|    5|          0|
    |indvar_flatten_next_reg_1003     |   10|   0|   10|          0|
    |indvar_flatten_reg_185           |   10|   0|   10|          0|
    |indvar_inc_reg2mem_reg_1080      |    6|   0|    6|          0|
    |indvar_reg2mem69_0_i_1_reg_1008  |    6|   0|    6|          0|
    |indvar_reg2mem69_0_i_reg_207     |    6|   0|    6|          0|
    |j_0_reg2mem43_0_i_i_reg_264      |    4|   0|    4|          0|
    |next_mul3_reg_1051               |    7|   0|    7|          0|
    |next_mul_reg_1056                |   13|   0|   13|          0|
    |p_reg2mem31_0_i_i_mid_reg_1014   |    5|   0|    5|          0|
    |p_reg2mem5_0_i_i_reg_1064        |    4|   0|    4|          0|
    |p_reg2mem7_0_i_i_reg_1088        |    4|   0|    4|          0|
    |phi_mul2_reg_252                 |    7|   0|    7|          0|
    |phi_mul_cast_reg_1046            |   13|   0|   14|          1|
    |phi_mul_reg_241                  |   13|   0|   13|          0|
    |product_0_reg2mem49_s_reg_229    |   32|   0|   32|          0|
    |product_1_reg2mem45_s_reg_275    |   32|   0|   32|          0|
    |reg_302                          |   32|   0|   32|          0|
    |reg_306                          |   32|   0|   32|          0|
    |reg_310                          |   32|   0|   32|          0|
    |tmp3_reg_1036                    |   15|   0|   17|          2|
    |tmp7_reg_1041                    |   15|   0|   17|          2|
    |tmp_17_reg_1069                  |   30|   0|   30|          0|
    |tmp_1_reg_944                    |   30|   0|   30|          0|
    |tmp_23_reg_1169                  |   32|   0|   32|          0|
    |tmp_28_mid2_reg_1021             |   12|   0|   30|         18|
    |tmp_28_reg_1184                  |   32|   0|   32|          0|
    |tmp_2_reg_949                    |   30|   0|   30|          0|
    |tmp_34_reg_1199                  |   32|   0|   32|          0|
    |tmp_3_cast_reg_964               |   30|   0|   31|          1|
    |tmp_3_reg_954                    |   30|   0|   30|          0|
    |tmp_4_cast_reg_971               |   30|   0|   31|          1|
    |tmp_4_reg_959                    |   30|   0|   30|          0|
    |tmp_5_cast_reg_978               |   30|   0|   31|          1|
    |tmp_5_reg_995                    |   30|   0|   30|          0|
    |tmp_6_reg_937                    |   30|   0|   30|          0|
    |tmp_cast_reg_1031                |   14|   0|   17|          3|
    |tmp_s_reg_989                    |   30|   0|   30|          0|
    |val_i_i_reg_1219                 |   32|   0|   32|          0|
    +---------------------------------+-----+----+-----+-----------+
    |Total                            | 1479|   0| 1509|         30|
    +---------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_AWREADY  | out |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_AWADDR   |  in |    7|    s_axi   |        control        |    pointer   |
|s_axi_control_WVALID   |  in |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_WREADY   | out |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_WDATA    |  in |   32|    s_axi   |        control        |    pointer   |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |        control        |    pointer   |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_ARREADY  | out |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_ARADDR   |  in |    7|    s_axi   |        control        |    pointer   |
|s_axi_control_RVALID   | out |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_RREADY   |  in |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_RDATA    | out |   32|    s_axi   |        control        |    pointer   |
|s_axi_control_RRESP    | out |    2|    s_axi   |        control        |    pointer   |
|s_axi_control_BVALID   | out |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_BREADY   |  in |    1|    s_axi   |        control        |    pointer   |
|s_axi_control_BRESP    | out |    2|    s_axi   |        control        |    pointer   |
|ap_clk                 |  in |    1| ap_ctrl_hs | executeFirstLayer1_p2 | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs | executeFirstLayer1_p2 | return value |
|interrupt              | out |    1| ap_ctrl_hs | executeFirstLayer1_p2 | return value |
|m_axi_gmem_AWVALID     | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWREADY     |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWADDR      | out |   32|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWID        | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWLEN       | out |    8|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWSIZE      | out |    3|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWBURST     | out |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWLOCK      | out |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWCACHE     | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWPROT      | out |    3|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWQOS       | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWREGION    | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_AWUSER      | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WVALID      | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WREADY      |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WDATA       | out |   32|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WSTRB       | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WLAST       | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WID         | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_WUSER       | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARVALID     | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARREADY     |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARADDR      | out |   32|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARID        | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARLEN       | out |    8|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARSIZE      | out |    3|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARBURST     | out |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARLOCK      | out |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARCACHE     | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARPROT      | out |    3|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARQOS       | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARREGION    | out |    4|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_ARUSER      | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RVALID      |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RREADY      | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RDATA       |  in |   32|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RLAST       |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RID         |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RUSER       |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_RRESP       |  in |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_BVALID      |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_BREADY      | out |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_BRESP       |  in |    2|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_BID         |  in |    1|    m_axi   |          gmem         |    pointer   |
|m_axi_gmem_BUSER       |  in |    1|    m_axi   |          gmem         |    pointer   |
+-----------------------+-----+-----+------------+-----------------------+--------------+

