{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.698643",
   "Default View_TopLeft":"-42,2632",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0
#  -string -flagsOSRD
preplace port AXIM_PL -pg 1 -lvl 0 -x -80 -y 3040 -defaultsOSRD
preplace port C2C1_PHY_DRP -pg 1 -lvl 0 -x -80 -y 180 -defaultsOSRD
preplace port C2C1_PHY_Rx -pg 1 -lvl 0 -x -80 -y 240 -defaultsOSRD
preplace port C2C1_PHY_Tx -pg 1 -lvl 9 -x 4810 -y 260 -defaultsOSRD
preplace port C2C1_PHY_DEBUG -pg 1 -lvl 9 -x 4810 -y 50 -defaultsOSRD
preplace port C2C1B_PHY_DRP -pg 1 -lvl 0 -x -80 -y 1380 -defaultsOSRD
preplace port C2C1B_PHY_Rx -pg 1 -lvl 0 -x -80 -y 1440 -defaultsOSRD
preplace port C2C1B_PHY_Tx -pg 1 -lvl 9 -x 4810 -y 1460 -defaultsOSRD
preplace port C2C1B_PHY_DEBUG -pg 1 -lvl 9 -x 4810 -y 1250 -defaultsOSRD
preplace port C2C2_PHY_DRP -pg 1 -lvl 0 -x -80 -y 4110 -defaultsOSRD
preplace port C2C2_PHY_Rx -pg 1 -lvl 0 -x -80 -y 4170 -defaultsOSRD
preplace port C2C2_PHY_Tx -pg 1 -lvl 9 -x 4810 -y 4190 -defaultsOSRD
preplace port C2C2_PHY_DEBUG -pg 1 -lvl 9 -x 4810 -y 3980 -defaultsOSRD
preplace port C2C2B_PHY_DRP -pg 1 -lvl 0 -x -80 -y 3400 -defaultsOSRD
preplace port C2C2B_PHY_Rx -pg 1 -lvl 0 -x -80 -y 3430 -defaultsOSRD
preplace port C2C2B_PHY_Tx -pg 1 -lvl 9 -x 4810 -y 3070 -defaultsOSRD
preplace port C2C2B_PHY_DEBUG -pg 1 -lvl 9 -x 4810 -y 2860 -defaultsOSRD
preplace port PL_MEM_RAM_PORTB -pg 1 -lvl 0 -x -80 -y 1000 -defaultsOSRD
preplace port PL_MEM_CM_RAM_PORTB -pg 1 -lvl 0 -x -80 -y 830 -defaultsOSRD
preplace port SERV -pg 1 -lvl 9 -x 4810 -y 1020 -defaultsOSRD
preplace port SLAVE_I2C -pg 1 -lvl 9 -x 4810 -y 1050 -defaultsOSRD
preplace port SM_INFO -pg 1 -lvl 9 -x 4810 -y 1080 -defaultsOSRD
preplace port PLXVC -pg 1 -lvl 9 -x 4810 -y 2160 -defaultsOSRD
preplace port CM -pg 1 -lvl 9 -x 4810 -y 2190 -defaultsOSRD
preplace port CM1_UART -pg 1 -lvl 9 -x 4810 -y 2400 -defaultsOSRD
preplace port CM2_UART -pg 1 -lvl 9 -x 4810 -y 2680 -defaultsOSRD
preplace port CM1_PB_UART -pg 1 -lvl 9 -x 4810 -y 2260 -defaultsOSRD
preplace port CM2_PB_UART -pg 1 -lvl 9 -x 4810 -y 2540 -defaultsOSRD
preplace port ESM_UART -pg 1 -lvl 9 -x 4810 -y 3450 -defaultsOSRD
preplace port dma_jtag -pg 1 -lvl 9 -x 4810 -y 4560 -defaultsOSRD
preplace port port-id_axi_clk -pg 1 -lvl 9 -x 4810 -y 4420 -defaultsOSRD
preplace port port-id_c2c_interconnect_reset -pg 1 -lvl 0 -x -80 -y 3560 -defaultsOSRD
preplace port port-id_INIT_CLK -pg 1 -lvl 0 -x -80 -y 3930 -defaultsOSRD
preplace port port-id_C2C1_aurora_pma_init_in -pg 1 -lvl 0 -x -80 -y 550 -defaultsOSRD
preplace port port-id_C2C1_aurora_reset_pb -pg 1 -lvl 9 -x 4810 -y 460 -defaultsOSRD
preplace port port-id_C2C1_aurora_do_cc -pg 1 -lvl 9 -x 4810 -y 430 -defaultsOSRD
preplace port port-id_C2C1_axi_c2c_config_error_out -pg 1 -lvl 9 -x 4810 -y 490 -defaultsOSRD
preplace port port-id_C2C1_axi_c2c_link_status_out -pg 1 -lvl 9 -x 4810 -y 520 -defaultsOSRD
preplace port port-id_C2C1_axi_c2c_multi_bit_error_out -pg 1 -lvl 9 -x 4810 -y 550 -defaultsOSRD
preplace port port-id_C2C1_axi_c2c_link_error_out -pg 1 -lvl 9 -x 4810 -y 580 -defaultsOSRD
preplace port port-id_C2C1_PHY_refclk -pg 1 -lvl 0 -x -80 -y 270 -defaultsOSRD
preplace port port-id_C2C1_PHY_power_down -pg 1 -lvl 0 -x -80 -y 210 -defaultsOSRD
preplace port port-id_C2C1_PHY_gt_pll_lock -pg 1 -lvl 9 -x 4810 -y 110 -defaultsOSRD
preplace port port-id_C2C1_PHY_hard_err -pg 1 -lvl 9 -x 4810 -y 140 -defaultsOSRD
preplace port port-id_C2C1_PHY_soft_err -pg 1 -lvl 9 -x 4810 -y 230 -defaultsOSRD
preplace port port-id_C2C1_PHY_mmcm_not_locked_out -pg 1 -lvl 9 -x 4810 -y 200 -defaultsOSRD
preplace port port-id_C2C1_PHY_link_reset_out -pg 1 -lvl 9 -x 4810 -y 290 -defaultsOSRD
preplace port port-id_C2C1_PHY_channel_up -pg 1 -lvl 9 -x 4810 -y 80 -defaultsOSRD
preplace port port-id_C2C1_PHY_CLK -pg 1 -lvl 9 -x 4810 -y 320 -defaultsOSRD
preplace port port-id_C2C1B_aurora_pma_init_in -pg 1 -lvl 0 -x -80 -y 1780 -defaultsOSRD
preplace port port-id_C2C1B_aurora_reset_pb -pg 1 -lvl 9 -x 4810 -y 1960 -defaultsOSRD
preplace port port-id_C2C1B_aurora_do_cc -pg 1 -lvl 9 -x 4810 -y 1930 -defaultsOSRD
preplace port port-id_C2C1B_axi_c2c_config_error_out -pg 1 -lvl 9 -x 4810 -y 1990 -defaultsOSRD
preplace port port-id_C2C1B_axi_c2c_link_status_out -pg 1 -lvl 9 -x 4810 -y 2020 -defaultsOSRD
preplace port port-id_C2C1B_axi_c2c_multi_bit_error_out -pg 1 -lvl 9 -x 4810 -y 2050 -defaultsOSRD
preplace port port-id_C2C1B_axi_c2c_link_error_out -pg 1 -lvl 9 -x 4810 -y 2080 -defaultsOSRD
preplace port port-id_C2C1B_PHY_refclk -pg 1 -lvl 0 -x -80 -y 1470 -defaultsOSRD
preplace port port-id_C2C1B_PHY_power_down -pg 1 -lvl 0 -x -80 -y 1410 -defaultsOSRD
preplace port port-id_C2C1B_PHY_gt_pll_lock -pg 1 -lvl 9 -x 4810 -y 1310 -defaultsOSRD
preplace port port-id_C2C1B_PHY_hard_err -pg 1 -lvl 9 -x 4810 -y 1340 -defaultsOSRD
preplace port port-id_C2C1B_PHY_soft_err -pg 1 -lvl 9 -x 4810 -y 1430 -defaultsOSRD
preplace port port-id_C2C1B_PHY_mmcm_not_locked_out -pg 1 -lvl 9 -x 4810 -y 1400 -defaultsOSRD
preplace port port-id_C2C1B_PHY_link_reset_out -pg 1 -lvl 9 -x 4810 -y 1490 -defaultsOSRD
preplace port port-id_C2C1B_PHY_channel_up -pg 1 -lvl 9 -x 4810 -y 1280 -defaultsOSRD
preplace port port-id_C2C1B_PHY_CLK -pg 1 -lvl 9 -x 4810 -y 1520 -defaultsOSRD
preplace port port-id_C2C2_aurora_pma_init_in -pg 1 -lvl 0 -x -80 -y 3900 -defaultsOSRD
preplace port port-id_C2C2_aurora_reset_pb -pg 1 -lvl 9 -x 4810 -y 3820 -defaultsOSRD
preplace port port-id_C2C2_aurora_do_cc -pg 1 -lvl 9 -x 4810 -y 3790 -defaultsOSRD
preplace port port-id_C2C2_axi_c2c_config_error_out -pg 1 -lvl 9 -x 4810 -y 3850 -defaultsOSRD
preplace port port-id_C2C2_axi_c2c_link_status_out -pg 1 -lvl 9 -x 4810 -y 3880 -defaultsOSRD
preplace port port-id_C2C2_axi_c2c_multi_bit_error_out -pg 1 -lvl 9 -x 4810 -y 3910 -defaultsOSRD
preplace port port-id_C2C2_axi_c2c_link_error_out -pg 1 -lvl 9 -x 4810 -y 3940 -defaultsOSRD
preplace port port-id_C2C2_PHY_refclk -pg 1 -lvl 0 -x -80 -y 4200 -defaultsOSRD
preplace port port-id_C2C2_PHY_power_down -pg 1 -lvl 0 -x -80 -y 4140 -defaultsOSRD
preplace port port-id_C2C2_PHY_gt_pll_lock -pg 1 -lvl 9 -x 4810 -y 4040 -defaultsOSRD
preplace port port-id_C2C2_PHY_hard_err -pg 1 -lvl 9 -x 4810 -y 4070 -defaultsOSRD
preplace port port-id_C2C2_PHY_soft_err -pg 1 -lvl 9 -x 4810 -y 4160 -defaultsOSRD
preplace port port-id_C2C2_PHY_mmcm_not_locked_out -pg 1 -lvl 9 -x 4810 -y 4130 -defaultsOSRD
preplace port port-id_C2C2_PHY_link_reset_out -pg 1 -lvl 9 -x 4810 -y 4220 -defaultsOSRD
preplace port port-id_C2C2_PHY_channel_up -pg 1 -lvl 9 -x 4810 -y 4010 -defaultsOSRD
preplace port port-id_C2C2_PHY_CLK -pg 1 -lvl 9 -x 4810 -y 4250 -defaultsOSRD
preplace port port-id_C2C2B_aurora_pma_init_in -pg 1 -lvl 0 -x -80 -y 3460 -defaultsOSRD
preplace port port-id_C2C2B_aurora_reset_pb -pg 1 -lvl 9 -x 4810 -y 3250 -defaultsOSRD
preplace port port-id_C2C2B_aurora_do_cc -pg 1 -lvl 9 -x 4810 -y 3220 -defaultsOSRD
preplace port port-id_C2C2B_axi_c2c_config_error_out -pg 1 -lvl 9 -x 4810 -y 3280 -defaultsOSRD
preplace port port-id_C2C2B_axi_c2c_link_status_out -pg 1 -lvl 9 -x 4810 -y 3310 -defaultsOSRD
preplace port port-id_C2C2B_axi_c2c_multi_bit_error_out -pg 1 -lvl 9 -x 4810 -y 3340 -defaultsOSRD
preplace port port-id_C2C2B_axi_c2c_link_error_out -pg 1 -lvl 9 -x 4810 -y 3370 -defaultsOSRD
preplace port port-id_C2C2B_PHY_refclk -pg 1 -lvl 0 -x -80 -y 3660 -defaultsOSRD
preplace port port-id_C2C2B_PHY_power_down -pg 1 -lvl 0 -x -80 -y 3490 -defaultsOSRD
preplace port port-id_C2C2B_PHY_gt_pll_lock -pg 1 -lvl 9 -x 4810 -y 2920 -defaultsOSRD
preplace port port-id_C2C2B_PHY_hard_err -pg 1 -lvl 9 -x 4810 -y 2950 -defaultsOSRD
preplace port port-id_C2C2B_PHY_soft_err -pg 1 -lvl 9 -x 4810 -y 3040 -defaultsOSRD
preplace port port-id_C2C2B_PHY_mmcm_not_locked_out -pg 1 -lvl 9 -x 4810 -y 3010 -defaultsOSRD
preplace port port-id_C2C2B_PHY_link_reset_out -pg 1 -lvl 9 -x 4810 -y 3100 -defaultsOSRD
preplace port port-id_C2C2B_PHY_channel_up -pg 1 -lvl 9 -x 4810 -y 2890 -defaultsOSRD
preplace port port-id_C2C2B_PHY_CLK -pg 1 -lvl 9 -x 4810 -y 3130 -defaultsOSRD
preplace port port-id_MONITOR_alarm -pg 1 -lvl 9 -x 4810 -y 4970 -defaultsOSRD
preplace port port-id_MONITOR_vccint_alarm -pg 1 -lvl 9 -x 4810 -y 4810 -defaultsOSRD
preplace port port-id_MONITOR_vccaux_alarm -pg 1 -lvl 9 -x 4810 -y 4880 -defaultsOSRD
preplace port port-id_MONITOR_overtemp_alarm -pg 1 -lvl 9 -x 4810 -y 4910 -defaultsOSRD
preplace port port-id_SI_scl_i -pg 1 -lvl 0 -x -80 -y 4430 -defaultsOSRD
preplace port port-id_SI_sda_i -pg 1 -lvl 0 -x -80 -y 4730 -defaultsOSRD
preplace port port-id_SI_sda_o -pg 1 -lvl 9 -x 4810 -y 4600 -defaultsOSRD
preplace port port-id_SI_scl_o -pg 1 -lvl 9 -x 4810 -y 4530 -defaultsOSRD
preplace port port-id_SI_scl_t -pg 1 -lvl 9 -x 4810 -y 4500 -defaultsOSRD
preplace port port-id_SI_sda_t -pg 1 -lvl 9 -x 4810 -y 4630 -defaultsOSRD
preplace portBus sys_resetter_primary_bus_rst_n -pg 1 -lvl 9 -x 4810 -y 3580 -defaultsOSRD
preplace portBus sys_resetter_primary_intcn_rst_n -pg 1 -lvl 9 -x 4810 -y 3400 -defaultsOSRD
preplace portBus sys_resetter_primary_rst_n -pg 1 -lvl 9 -x 4810 -y 4450 -defaultsOSRD
preplace portBus sys_resetter_c2c_bus_rst_n -pg 1 -lvl 9 -x 4810 -y 3680 -defaultsOSRD
preplace portBus sys_resetter_c2c_intcn_rst_n -pg 1 -lvl 9 -x 4810 -y 3730 -defaultsOSRD
preplace portBus sys_resetter_c2c_rst_n -pg 1 -lvl 9 -x 4810 -y 3760 -defaultsOSRD
preplace portBus SYS_RESET_bus_rst_n -pg 1 -lvl 9 -x 4810 -y 1720 -defaultsOSRD
preplace portBus SYS_RESET_intcn_rst_n -pg 1 -lvl 9 -x 4810 -y 1770 -defaultsOSRD
preplace portBus SYS_RESET_rst_n -pg 1 -lvl 9 -x 4810 -y 1800 -defaultsOSRD
preplace portBus C2C1_PHY_lane_up -pg 1 -lvl 9 -x 4810 -y 170 -defaultsOSRD
preplace portBus C2C1B_PHY_lane_up -pg 1 -lvl 9 -x 4810 -y 1370 -defaultsOSRD
preplace portBus C2C2_PHY_lane_up -pg 1 -lvl 9 -x 4810 -y 4100 -defaultsOSRD
preplace portBus C2C2B_PHY_lane_up -pg 1 -lvl 9 -x 4810 -y 2980 -defaultsOSRD
preplace inst ZynqMPSoC -pg 1 -lvl 2 -x 950 -y 2920 -defaultsOSRD
preplace inst sys_resetter_primary -pg 1 -lvl 7 -x 3410 -y 3320 -defaultsOSRD
preplace inst sys_resetter_primary_BUS_RST_N -pg 1 -lvl 8 -x 4230 -y 4954 -defaultsOSRD
preplace inst sys_resetter_c2c -pg 1 -lvl 7 -x 3410 -y 3560 -defaultsOSRD
preplace inst sys_resetter_c2c_BUS_RST_N -pg 1 -lvl 8 -x 4230 -y 5060 -defaultsOSRD
preplace inst SYS_RESET -pg 1 -lvl 7 -x 3410 -y 1700 -defaultsOSRD
preplace inst SYS_RESET_BUS_RST_N -pg 1 -lvl 8 -x 4230 -y 1720 -defaultsOSRD
preplace inst AXI_MAIN_INTERCONNECT -pg 1 -lvl 5 -x 2560 -y 2210 -defaultsOSRD
preplace inst AXI_C2C_INTERCONNECT -pg 1 -lvl 3 -x 1490 -y 2740 -defaultsOSRD
preplace inst IRQ0_INTR_CTRL -pg 1 -lvl 6 -x 2950 -y 2830 -defaultsOSRD
preplace inst IRQ0_INTR_CTRL_IRQ -pg 1 -lvl 5 -x 2560 -y 2890 -defaultsOSRD
preplace inst C2C1 -pg 1 -lvl 7 -x 3410 -y 500 -defaultsOSRD
preplace inst C2C1_PHY -pg 1 -lvl 8 -x 4230 -y 250 -defaultsOSRD
preplace inst C2C1_AXI_FW -pg 1 -lvl 6 -x 2950 -y 2120 -defaultsOSRD
preplace inst C2C1B -pg 1 -lvl 7 -x 3410 -y 2000 -defaultsOSRD
preplace inst C2C1B_PHY -pg 1 -lvl 8 -x 4230 -y 1450 -defaultsOSRD
preplace inst C2C1_AXILITE_FW -pg 1 -lvl 6 -x 2950 -y 1940 -defaultsOSRD
preplace inst C2C2 -pg 1 -lvl 7 -x 3410 -y 3860 -defaultsOSRD
preplace inst C2C2_PHY -pg 1 -lvl 8 -x 4230 -y 5512 -defaultsOSRD
preplace inst C2C2_AXI_FW -pg 1 -lvl 6 -x 2950 -y 3330 -defaultsOSRD
preplace inst C2C2B -pg 1 -lvl 7 -x 3410 -y 3030 -defaultsOSRD
preplace inst C2C2B_PHY -pg 1 -lvl 8 -x 4230 -y 3040 -defaultsOSRD
preplace inst C2C2_AXILITE_FW -pg 1 -lvl 6 -x 2950 -y 2990 -defaultsOSRD
preplace inst AXI_LOCAL_INTERCONNECT -pg 1 -lvl 8 -x 4230 -y 1040 -defaultsOSRD
preplace inst PL_MEM -pg 1 -lvl 1 -x 380 -y 920 -defaultsOSRD
preplace inst PL_MEM_RAM -pg 1 -lvl 2 -x 950 -y 990 -defaultsOSRD
preplace inst PL_MEM_CM -pg 1 -lvl 1 -x 380 -y 750 -defaultsOSRD
preplace inst PL_MEM_CM_RAM -pg 1 -lvl 2 -x 950 -y 770 -defaultsOSRD
preplace inst CM_MON_AXI_FW -pg 1 -lvl 4 -x 2000 -y 2760 -defaultsOSRD
preplace inst MONITOR -pg 1 -lvl 8 -x 4230 -y 6232 -defaultsOSRD
preplace inst SI -pg 1 -lvl 8 -x 4230 -y 5922 -defaultsOSRD
preplace inst CM1_UART -pg 1 -lvl 8 -x 4230 -y 2390 -defaultsOSRD
preplace inst CM2_UART -pg 1 -lvl 8 -x 4230 -y 2670 -defaultsOSRD
preplace inst CM1_PB_UART -pg 1 -lvl 8 -x 4230 -y 2250 -defaultsOSRD
preplace inst CM2_PB_UART -pg 1 -lvl 8 -x 4230 -y 2530 -defaultsOSRD
preplace inst ESM_UART -pg 1 -lvl 8 -x 4230 -y 4824 -defaultsOSRD
preplace inst AXI_MON -pg 1 -lvl 4 -x 2000 -y 3200 -defaultsOSRD
preplace inst INT_AXI_FW -pg 1 -lvl 4 -x 2000 -y 2920 -defaultsOSRD
preplace inst DMA_JTAG -pg 1 -lvl 8 -x 4230 -y 3400 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 4 -x 2000 -y 3520 -defaultsOSRD
preplace inst axis_data_fifo_0 -pg 1 -lvl 3 -x 1490 -y 3420 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 1 -x 380 -y 3180 -defaultsOSRD
preplace netloc C2C1B_PHY_channel_up1 1 6 3 3200 820 NJ 820 4460
preplace netloc C2C1B_PHY_gt_pll_lock1 1 8 1 4480J 1310n
preplace netloc C2C1B_PHY_hard_err1 1 8 1 4640J 1340n
preplace netloc C2C1B_PHY_lane_up1 1 8 1 4450J 1370n
preplace netloc C2C1B_PHY_link_reset_out1 1 8 1 4470J 1490n
preplace netloc C2C1B_PHY_mmcm_not_locked_out1 1 6 3 3180 800 NJ 800 4470
preplace netloc C2C1B_PHY_power_down_1 1 0 8 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 NJ 1410 4040J
preplace netloc C2C1B_PHY_refclk_1 1 0 8 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ 1470 NJ
preplace netloc C2C1B_PHY_soft_err1 1 8 1 4470J 1430n
preplace netloc C2C1B_PHY_user_clk_out 1 6 3 3190 810 NJ 810 4670
preplace netloc C2C1B_aurora_do_cc1 1 7 2 3660J 1930 NJ
preplace netloc C2C1B_aurora_pma_init_in_1 1 0 7 NJ 1780 NJ 1780 NJ 1780 NJ 1780 2170J 1740 NJ 1740 3150J
preplace netloc C2C1B_aurora_pma_init_out 1 7 1 3800 1510n
preplace netloc C2C1B_aurora_reset_pb1 1 7 2 3790 1960 NJ
preplace netloc C2C1B_axi_c2c_config_error_out1 1 7 2 3800J 1990 NJ
preplace netloc C2C1B_axi_c2c_link_error_out1 1 7 2 NJ 2080 NJ
preplace netloc C2C1B_axi_c2c_link_status_out1 1 7 2 3810J 2020 NJ
preplace netloc C2C1B_axi_c2c_multi_bit_error_out1 1 7 2 3680J 2050 NJ
preplace netloc C2C1B_axi_c2c_s2m_intr_out 1 4 4 2420 1750 NJ 1750 3120J 2170 3620
preplace netloc C2C1_PHY_channel_up1 1 6 3 3110 10 NJ 10 4450
preplace netloc C2C1_PHY_gt_pll_lock1 1 8 1 4470J 110n
preplace netloc C2C1_PHY_hard_err1 1 8 1 4670J 140n
preplace netloc C2C1_PHY_lane_up1 1 8 1 4440J 170n
preplace netloc C2C1_PHY_link_reset_out1 1 8 1 4440J 290n
preplace netloc C2C1_PHY_mmcm_not_locked_out1 1 6 3 3210 20 NJ 20 4460
preplace netloc C2C1_PHY_power_down_1 1 0 8 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 NJ 210 3840J
preplace netloc C2C1_PHY_refclk_1 1 0 8 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ 270 NJ
preplace netloc C2C1_PHY_soft_err1 1 8 1 4670J 230n
preplace netloc C2C1_PHY_user_clk_out 1 6 3 3220 670 NJ 670 4440
preplace netloc C2C1_aurora_do_cc1 1 7 2 3970J 480 4450J
preplace netloc C2C1_aurora_pma_init_in_1 1 0 7 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ 550 NJ
preplace netloc C2C1_aurora_pma_init_out 1 7 1 3790 310n
preplace netloc C2C1_aurora_reset_pb1 1 7 2 3780 490 4470J
preplace netloc C2C1_axi_c2c_config_error_out1 1 7 2 3670J 510 4670J
preplace netloc C2C1_axi_c2c_link_error_out1 1 7 2 NJ 580 NJ
preplace netloc C2C1_axi_c2c_link_status_out1 1 7 2 3680J 520 NJ
preplace netloc C2C1_axi_c2c_multi_bit_error_out1 1 7 2 3670J 550 NJ
preplace netloc C2C1_axi_c2c_s2m_intr_out 1 4 4 2360 1580 NJ 1580 NJ 1580 3660
preplace netloc C2C2B_PHY_channel_up1 1 6 3 3190 2750 NJ 2750 4500
preplace netloc C2C2B_PHY_gt_pll_lock1 1 8 1 4670J 2920n
preplace netloc C2C2B_PHY_hard_err1 1 8 1 4690J 2950n
preplace netloc C2C2B_PHY_lane_up1 1 8 1 4690J 2980n
preplace netloc C2C2B_PHY_link_reset_out1 1 8 1 4500J 3090n
preplace netloc C2C2B_PHY_mmcm_not_locked_out1 1 6 3 3200 2760 NJ 2760 4520
preplace netloc C2C2B_PHY_power_down_1 1 0 8 NJ 3490 NJ 3490 1310J 3290 1780J 2620 2300J 2670 NJ 2670 NJ 2670 3820J
preplace netloc C2C2B_PHY_refclk_1 1 0 8 -30J 3500 NJ 3500 1330J 3300 1710J 2580 2200J 2680 NJ 2680 NJ 2680 3810J
preplace netloc C2C2B_PHY_soft_err1 1 8 1 4560J 3030n
preplace netloc C2C2B_PHY_user_clk_out 1 6 3 3220 2770 NJ 2770 4640
preplace netloc C2C2B_aurora_do_cc1 1 7 2 3770J 3270 4690J
preplace netloc C2C2B_aurora_pma_init_in_1 1 0 7 -60J 3060 NJ 3060 NJ 3060 1820J 3010 2200J 3080 NJ 3080 NJ
preplace netloc C2C2B_aurora_pma_init_out 1 7 1 3760 3010n
preplace netloc C2C2B_aurora_reset_pb1 1 7 2 4040 2800 4550J
preplace netloc C2C2B_axi_c2c_config_error_out1 1 7 2 4030J 2810 4530J
preplace netloc C2C2B_axi_c2c_link_error_out1 1 7 2 3680J 3300 4500J
preplace netloc C2C2B_axi_c2c_link_status_out1 1 7 2 3710J 3310 NJ
preplace netloc C2C2B_axi_c2c_multi_bit_error_out1 1 7 2 3730J 3280 4520J
preplace netloc C2C2B_axi_c2c_s2m_intr_out 1 4 4 2370 3200 NJ 3200 NJ 3200 3660
preplace netloc C2C2_PHY_channel_up1 1 6 3 3220 4030 NJ 4030 4560
preplace netloc C2C2_PHY_gt_pll_lock1 1 8 1 4570J 4040n
preplace netloc C2C2_PHY_hard_err1 1 8 1 4580J 4070n
preplace netloc C2C2_PHY_lane_up1 1 8 1 4590J 4100n
preplace netloc C2C2_PHY_link_reset_out1 1 8 1 4620J 4220n
preplace netloc C2C2_PHY_mmcm_not_locked_out1 1 6 3 3210 4130 NJ 4130 4500
preplace netloc C2C2_PHY_power_down_1 1 0 8 NJ 4140 NJ 4140 NJ 4140 NJ 4140 NJ 4140 NJ 4140 NJ 4140 3630J
preplace netloc C2C2_PHY_refclk_1 1 0 8 NJ 4200 NJ 4200 NJ 4200 NJ 4200 NJ 4200 NJ 4200 NJ 4200 3600J
preplace netloc C2C2_PHY_soft_err1 1 8 1 4600J 4160n
preplace netloc C2C2_PHY_user_clk_out 1 6 3 3200 4250 NJ 4250 4510
preplace netloc C2C2_aurora_do_cc1 1 7 2 4030J 3790 NJ
preplace netloc C2C2_aurora_pma_init_in_1 1 0 7 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 NJ 3900 3070J
preplace netloc C2C2_aurora_pma_init_out 1 7 1 3620 3840n
preplace netloc C2C2_aurora_reset_pb1 1 7 2 4040 3820 NJ
preplace netloc C2C2_axi_c2c_config_error_out1 1 7 2 4020J 3850 NJ
preplace netloc C2C2_axi_c2c_link_error_out1 1 7 2 NJ 3940 NJ
preplace netloc C2C2_axi_c2c_link_status_out1 1 7 2 4030J 3880 NJ
preplace netloc C2C2_axi_c2c_multi_bit_error_out1 1 7 2 4030J 3910 NJ
preplace netloc C2C2_axi_c2c_s2m_intr_out 1 4 4 2360 3210 NJ 3210 NJ 3210 3620
preplace netloc CM1_PB_UART_interrupt 1 4 5 2410 1780 NJ 1780 3130J 1800 NJ 1800 4420
preplace netloc CM1_UART_interrupt 1 4 5 2400 1770 NJ 1770 3140J 1810 NJ 1810 4450
preplace netloc CM2_PB_UART_interrupt 1 4 5 2390 1730 NJ 1730 3160J 1820 NJ 1820 4470
preplace netloc CM2_UART_interrupt 1 4 5 2350 1570 NJ 1570 NJ 1570 4040J 1840 4550
preplace netloc ESM_UART_interrupt 1 4 5 2400 3100 NJ 3100 3100J 2790 NJ 2790 4450
preplace netloc INIT_CLK_1 1 0 8 NJ 3930 NJ 3930 NJ 3930 NJ 3930 NJ 3930 NJ 3930 3110 680 3950
preplace netloc IRQ0_INTR_CTRL_IRQ_dout 1 5 1 2830 2860n
preplace netloc IRQ0_INTR_CTRL_irq 1 1 6 620 3070 NJ 3070 1680J 2590 2220J 3110 NJ 3110 3070
preplace netloc MONITOR_alarm_out 1 8 1 4700J 4970n
preplace netloc MONITOR_ot_out 1 8 1 4690J 4910n
preplace netloc MONITOR_vccaux_alarm_out 1 8 1 4680J 4880n
preplace netloc MONITOR_vccint_alarm_out 1 8 1 4670J 4810n
preplace netloc SI_iic2intc_irpt 1 4 5 2420 3090 NJ 3090 3140J 2780 NJ 2780 4470
preplace netloc SI_scl_i_1 1 0 9 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 NJ 4430 4430
preplace netloc SI_scl_o1 1 8 1 4640J 4530n
preplace netloc SI_scl_t1 1 8 1 4630J 4500n
preplace netloc SI_sda_i_1 1 0 9 NJ 4730 NJ 4730 NJ 4730 NJ 4730 NJ 4730 NJ 4730 NJ 4730 NJ 4730 4420
preplace netloc SI_sda_o1 1 8 1 4650J 4600n
preplace netloc SI_sda_t1 1 8 1 4660J 4630n
preplace netloc SYS_RESET_BUS_RST_N_Res 1 8 1 NJ 1720
preplace netloc SYS_RESET_bus_struct_reset 1 7 1 4030J 1680n
preplace netloc SYS_RESET_interconnect_aresetn 1 7 2 4010J 1780 4670J
preplace netloc SYS_RESET_peripheral_aresetn 1 7 2 3990J 1790 4670J
preplace netloc ZynqMPSoC_pl_clk0 1 2 6 1280J 3030 1650J 2600 2310J 2690 NJ 2690 NJ 2690 3750
preplace netloc ZynqMPSoC_pl_clk1 1 0 9 230 2900 600 3050 1300 3100 1750 2550 2330 3120 2810 1850 3090 930 3970 4420 NJ
preplace netloc ZynqMPSoC_pl_resetn0 1 2 5 1310J 3050 1690J 2610 2250J 2710 NJ 2710 3170
preplace netloc axi_dma_0_mm2s_introut 1 4 5 2380 1590 N 1590 N 1590 4020 1850 4460
preplace netloc axi_dma_0_s2mm_introut 1 4 5 2350 3220 N 3220 N 3220 3670 3290 4420
preplace netloc c2c_interconnect_reset_1 1 0 7 NJ 3560 NJ 3560 NJ 3560 1630J 3640 2400J 3560 NJ 3560 NJ
preplace netloc sys_resetter_c2c_BUS_RST_N_Res 1 8 1 4540J 3680n
preplace netloc sys_resetter_c2c_bus_struct_reset 1 7 1 3660J 3540n
preplace netloc sys_resetter_c2c_interconnect_aresetn 1 2 7 1350 2460 1740 2560 2320J 2720 NJ 2720 NJ 2720 3720 3730 NJ
preplace netloc sys_resetter_c2c_peripheral_aresetn 1 2 7 1340 3080 1670 3660 NJ 3660 NJ 3660 NJ 3660 4040 3760 NJ
preplace netloc sys_resetter_primary_BUS_RST_N_Res 1 8 1 4530J 3580n
preplace netloc sys_resetter_primary_bus_struct_reset 1 7 1 3670J 3300n
preplace netloc sys_resetter_primary_interconnect_aresetn 1 3 6 1840 2570 2370 2700 NJ 2700 NJ 2700 3740 3480 4500J
preplace netloc sys_resetter_primary_peripheral_aresetn 1 0 9 240 1060 NJ 1060 NJ 1060 NJ 1060 2280 3070 2820 2490 NJ 2490 3980 4450 NJ
preplace netloc AXIM_PL_1 1 0 4 NJ 3040 NJ 3040 NJ 3040 1760J
preplace netloc AXI_C2C_INTERCONNECT_M00_AXI 1 3 3 1630J 1720 NJ 1720 2830
preplace netloc AXI_C2C_INTERCONNECT_M01_AXI 1 3 3 1640J 1790 2230J 1760 2820
preplace netloc AXI_C2C_INTERCONNECT_M02_AXI 1 3 3 1670 2660 2190J 3300 NJ
preplace netloc AXI_C2C_INTERCONNECT_M03_AXI 1 3 3 1700 2670 2210J 3060 2830J
preplace netloc AXI_C2C_INTERCONNECT_M04_AXI 1 3 1 1790 2740n
preplace netloc AXI_C2C_INTERCONNECT_M05_AXI 1 3 1 1730 2760n
preplace netloc AXI_C2C_INTERCONNECT_M06_AXI 1 3 1 1720 2780n
preplace netloc AXI_C2C_INTERCONNECT_M07_AXI 1 3 5 1660 2630 2340 2640 N 2640 N 2640 3790
preplace netloc AXI_C2C_INTERCONNECT_M08_AXI 1 3 1 1700 2820n
preplace netloc AXI_LOCAL_INTERCONNECT_M00_AXI 1 0 9 250 1000 520J 920 NJ 920 NJ 920 NJ 920 NJ 920 NJ 920 3670J 830 4440
preplace netloc AXI_LOCAL_INTERCONNECT_M01_AXI 1 0 9 250 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 NJ 840 4450
preplace netloc AXI_LOCAL_INTERCONNECT_M02_AXI 1 8 1 4480J 1020n
preplace netloc AXI_LOCAL_INTERCONNECT_M03_AXI 1 8 1 4480J 1050n
preplace netloc AXI_LOCAL_INTERCONNECT_M04_AXI 1 8 1 NJ 1080
preplace netloc AXI_MAIN_INTERCONNECT_M00_AXI 1 5 1 2750 2070n
preplace netloc AXI_MAIN_INTERCONNECT_M01_AXI 1 5 1 2740 2090n
preplace netloc AXI_MAIN_INTERCONNECT_M02_AXI 1 5 1 2720 1930n
preplace netloc AXI_MAIN_INTERCONNECT_M03_AXI 1 5 1 2720 2130n
preplace netloc AXI_MAIN_INTERCONNECT_M04_AXI 1 5 1 2710 2150n
preplace netloc AXI_MAIN_INTERCONNECT_M05_AXI 1 5 3 2700J 910 NJ 910 3680
preplace netloc AXI_MAIN_INTERCONNECT_M06_AXI 1 5 3 2730J 2030 3080J 2190 3700
preplace netloc AXI_MAIN_INTERCONNECT_M07_AXI 1 5 3 NJ 2210 NJ 2210 3690
preplace netloc AXI_MAIN_INTERCONNECT_M08_AXI 1 5 4 2760J 2220 NJ 2220 4020J 2140 4670J
preplace netloc AXI_MAIN_INTERCONNECT_M09_AXI 1 5 4 NJ 2250 NJ 2250 3660J 2150 4640J
preplace netloc AXI_MAIN_INTERCONNECT_M10_AXI 1 5 3 NJ 2270 NJ 2270 3620
preplace netloc AXI_MAIN_INTERCONNECT_M11_AXI 1 5 3 NJ 2290 NJ 2290 4040
preplace netloc AXI_MAIN_INTERCONNECT_M12_AXI 1 5 3 2830J 2240 NJ 2240 4040
preplace netloc AXI_MAIN_INTERCONNECT_M13_AXI 1 5 3 NJ 2330 NJ 2330 4030
preplace netloc AXI_MAIN_INTERCONNECT_M14_AXI 1 5 3 NJ 2350 NJ 2350 3780
preplace netloc C2C1B_AXIS_TX 1 7 1 3670 1370n
preplace netloc C2C1B_PHY_DRP_1 1 0 8 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 NJ 1380 4040J
preplace netloc C2C1B_PHY_GT_SERIAL_TX 1 8 1 NJ 1460
preplace netloc C2C1B_PHY_Rx_1 1 0 8 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 NJ 1440 4040J
preplace netloc C2C1B_PHY_TRANSCEIVER_DEBUG 1 8 1 4480J 1250n
preplace netloc C2C1B_PHY_USER_DATA_M_AXIS_RX 1 6 3 3220 1830 NJ 1830 4440
preplace netloc C2C1_AXILITE_FW_M_AXI 1 6 1 N 1910
preplace netloc C2C1_AXIS_TX 1 7 1 3660 170n
preplace netloc C2C1_AXI_FW_M_AXI 1 6 1 3070 390n
preplace netloc C2C1_PHY_DRP_1 1 0 8 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 NJ 180 3840J
preplace netloc C2C1_PHY_GT_SERIAL_TX 1 8 1 NJ 260
preplace netloc C2C1_PHY_Rx_1 1 0 8 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 NJ 240 3840J
preplace netloc C2C1_PHY_TRANSCEIVER_DEBUG 1 8 1 4470J 50n
preplace netloc C2C1_PHY_USER_DATA_M_AXIS_RX 1 6 3 3090 0 NJ 0 4440
preplace netloc C2C2B_AXIS_TX 1 7 1 3800 2950n
preplace netloc C2C2B_PHY_DRP_1 1 0 8 NJ 3400 NJ 3400 1280J 3270 1810J 2650 2260J 2660 NJ 2660 NJ 2660 3960J
preplace netloc C2C2B_PHY_GT_SERIAL_TX 1 8 1 4540J 3050n
preplace netloc C2C2B_PHY_Rx_1 1 0 8 NJ 3430 NJ 3430 1290J 3280 1800J 2640 2290J 2650 NJ 2650 NJ 2650 3830J
preplace netloc C2C2B_PHY_TRANSCEIVER_DEBUG 1 8 1 4490J 2860n
preplace netloc C2C2B_PHY_USER_DATA_M_AXIS_RX 1 6 3 3210 2180 4040J 2170 4430
preplace netloc C2C2_AXILITE_FW_M_AXI 1 6 1 3160 2940n
preplace netloc C2C2_AXIS_TX 1 7 1 3650 3780n
preplace netloc C2C2_AXI_FW_M_AXI 1 6 1 3070 3300n
preplace netloc C2C2_PHY_DRP_1 1 0 8 NJ 4110 NJ 4110 NJ 4110 NJ 4110 NJ 4110 NJ 4110 NJ 4110 3640J
preplace netloc C2C2_PHY_GT_SERIAL_TX 1 8 1 4610J 4190n
preplace netloc C2C2_PHY_Rx_1 1 0 8 NJ 4170 NJ 4170 NJ 4170 NJ 4170 NJ 4170 NJ 4170 NJ 4170 3610J
preplace netloc C2C2_PHY_TRANSCEIVER_DEBUG 1 8 1 4550J 3980n
preplace netloc C2C2_PHY_USER_DATA_M_AXIS_RX 1 6 3 3180 2200 4030J 2160 4480
preplace netloc CM1_PB_UART_UART 1 8 1 4670J 2240n
preplace netloc CM1_UART_UART 1 8 1 4670J 2380n
preplace netloc CM2_PB_UART_UART 1 8 1 4670J 2520n
preplace netloc CM2_UART_UART 1 8 1 4670J 2660n
preplace netloc ESM_UART_UART 1 8 1 4520J 3450n
preplace netloc PL_MEM_BRAM_PORTA 1 1 1 510 920n
preplace netloc PL_MEM_CM_BRAM_PORTA 1 1 1 510 750n
preplace netloc PL_MEM_CM_RAM_PORTB_1 1 0 2 NJ 830 510J
preplace netloc PL_MEM_RAM_PORTB_1 1 0 2 -60J 1010 530J
preplace netloc S00_AXI_1 1 4 1 2230 1840n
preplace netloc S01_AXI_1 1 4 1 2240 1860n
preplace netloc ZynqMPSoC_M_AXI_HPM0_FPD 1 2 2 1330J 3020 1770
preplace netloc ZynqMPSoC_M_AXI_HPM1_FPD 1 2 2 1320 3120 N
preplace netloc axi_interconnect_0_M00_AXI 1 1 8 620 1600 NJ 1600 NJ 1600 NJ 1600 N 1600 N 1600 4000 1860 4440
preplace netloc axis_jtag_0_jtag_0 1 8 1 4490J 3370n
preplace netloc axis_data_fifo_0_M_AXIS 1 3 1 1630 3420n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 3 1350 3090 1830J 3020 2160
preplace netloc smartconnect_0_M00_AXI 1 1 1 610 2860n
preplace netloc axi_dma_0_M_AXI_MM2S 1 0 5 240 2440 NJ 2440 NJ 2440 NJ 2440 2170
preplace netloc axi_dma_0_M_AXI_S2MM 1 0 5 250 2450 NJ 2450 NJ 2450 NJ 2450 2180
levelinfo -pg 1 -80 380 950 1490 2000 2560 2950 3410 4230 4810
pagesize -pg 1 -db -bbox -sgen -330 -180 6070 6820
"
}
0
