Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2016.4/bin/unwrapped/lnx64.o/xelab -wto 8d48fbdaaa44462cbea0719d635f465d --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 5 for port ftncode [/home/steven/Desktop/Architecture/cpu.v:66]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port Cin [/home/steven/Desktop/Architecture/cpu.v:294]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:284]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:285]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:286]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port enable [/home/steven/Desktop/Architecture/cpu.v:287]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/steven/Desktop/vivado/HW3_singleCycle/HW3_singleCycle.srcs/sources_1/new/ALU.v" Line 2. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.latch
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
