

================================================================
== Vivado HLS Report for 'conv_2'
================================================================
* Date:           Wed Aug  7 16:04:47 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       mp1_fp2_ap_d2_r13_ap_d2_r7
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.881|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  492009|  495881|  492009|  495881|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |                         |     Latency     |   Iteration   |  Initiation Interval  | Trip |          |
        |        Loop Name        |   min  |   max  |    Latency    |  achieved |   target  | Count| Pipelined|
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+
        |- Row_Loop               |  492008|  495880| 44728 ~ 45080 |          -|          -|    11|    no    |
        | + Col_Loop              |   44726|   45078|  4066 ~ 4098  |          -|          -|    11|    no    |
        |  ++ Filter2_Loop        |    4064|    4096|   254 ~ 256   |          -|          -|    16|    no    |
        |   +++ W_Row_Loop        |     249|     249|             83|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop      |      81|      81|             27|          -|          -|     3|    no    |
        |     +++++ Filter1_Loop  |      18|      18|              3|          -|          -|     6|    no    |
        +-------------------------+--------+--------+---------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      0|      40|   1279|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|     188|    492|    -|
|Memory           |        1|      -|       8|      2|    -|
|Multiplexer      |        -|      -|       -|    245|    -|
|Register         |        -|      -|     318|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|     554|   2018|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |   ~0   |      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |cnn_dcmp_64ns_64ndEe_U41  |cnn_dcmp_64ns_64ndEe  |        0|      0|  130|  469|    0|
    |cnn_urem_4ns_4ns_hbi_U42  |cnn_urem_4ns_4ns_hbi  |        0|      0|   58|   23|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      0|  188|  492|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |cnn_mul_mul_10s_1ibs_U43  |cnn_mul_mul_10s_1ibs  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_2_bias_V_U     |conv_2_conv_2_biag8j  |        0|  8|   2|    0|    16|    8|     1|          128|
    |conv_2_weights_V_U  |conv_2_conv_2_weifYi  |        1|  0|   0|    0|   864|   10|     1|         8640|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                      |        1|  8|   2|    0|   880|   18|     2|         8768|
    +--------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |mul_ln1117_fu_712_p2     |     *    |      0|   0|   17|           4|           5|
    |add_ln1116_1_fu_789_p2   |     +    |      0|   0|   15|           7|           7|
    |add_ln1116_2_fu_802_p2   |     +    |      0|   0|   13|          11|          11|
    |add_ln1116_fu_665_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln1117_1_fu_812_p2   |     +    |      0|   0|   15|           9|           9|
    |add_ln1117_2_fu_817_p2   |     +    |      0|   0|   15|           8|           8|
    |add_ln1117_fu_736_p2     |     +    |      0|   0|   15|           6|           6|
    |add_ln203_7_fu_553_p2    |     +    |      0|   0|   12|          12|          12|
    |add_ln203_fu_511_p2      |     +    |      0|   0|   15|           7|           7|
    |add_ln26_1_fu_696_p2     |     +    |      0|   0|   13|           4|           4|
    |add_ln26_fu_605_p2       |     +    |      0|   0|   13|           4|           4|
    |add_ln899_fu_1024_p2     |     +    |      0|   0|   19|           7|          14|
    |add_ln8_fu_477_p2        |     +    |      0|   0|   15|           7|           4|
    |add_ln908_fu_1074_p2     |     +    |      0|   0|   39|           7|          32|
    |add_ln915_fu_1155_p2     |     +    |      0|   0|    8|          11|          11|
    |c_fu_501_p2              |     +    |      0|   0|   13|           4|           1|
    |ch_fu_771_p2             |     +    |      0|   0|   12|           3|           1|
    |f_fu_535_p2              |     +    |      0|   0|   15|           5|           1|
    |lsb_index_fu_950_p2      |     +    |      0|   0|   39|           7|          32|
    |m_2_fu_1114_p2           |     +    |      0|   0|   71|          64|          64|
    |r_fu_489_p2              |     +    |      0|   0|   13|           4|           1|
    |ret_V_fu_863_p2          |     +    |      0|   0|   36|          29|          29|
    |tmp_V_4_fu_883_p2        |     +    |      0|   0|   19|          14|          14|
    |wc_fu_655_p2             |     +    |      0|   0|   10|           2|           1|
    |wr_fu_573_p2             |     +    |      0|   0|   10|           2|           1|
    |sub_ln1116_1_fu_690_p2   |     -    |      0|   0|   15|           7|           7|
    |sub_ln1116_fu_595_p2     |     -    |      0|   0|   15|           5|           5|
    |sub_ln1117_1_fu_759_p2   |     -    |      0|   0|   15|           9|           9|
    |sub_ln1117_fu_639_p2     |     -    |      0|   0|   15|           8|           8|
    |sub_ln894_fu_940_p2      |     -    |      0|   0|   39|           4|          32|
    |sub_ln897_fu_976_p2      |     -    |      0|   0|   13|           3|           4|
    |sub_ln908_fu_1089_p2     |     -    |      0|   0|   39|           6|          32|
    |sub_ln915_fu_1150_p2     |     -    |      0|   0|    8|           3|          11|
    |tmp_V_fu_902_p2          |     -    |      0|   0|   19|           1|          14|
    |a_fu_1004_p2             |    and   |      0|   0|    2|           1|           1|
    |and_ln899_fu_1038_p2     |    and   |      0|   0|    2|           1|           1|
    |and_ln924_fu_1211_p2     |    and   |      0|   0|    2|           1|           1|
    |ap_condition_340         |    and   |      0|   0|    2|           1|           1|
    |p_Result_21_fu_992_p2    |    and   |      0|   0|   14|          14|          14|
    |l_fu_932_p3              |   cttz   |      0|  40|   36|          32|           0|
    |icmp_ln11_fu_495_p2      |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln14_fu_529_p2      |   icmp   |      0|   0|   11|           5|           6|
    |icmp_ln18_fu_567_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln21_fu_649_p2      |   icmp   |      0|   0|    8|           2|           2|
    |icmp_ln24_fu_765_p2      |   icmp   |      0|   0|    9|           3|           3|
    |icmp_ln885_fu_889_p2     |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_1_fu_998_p2   |   icmp   |      0|   0|   13|          14|           1|
    |icmp_ln897_fu_966_p2     |   icmp   |      0|   0|   18|          31|           1|
    |icmp_ln8_fu_483_p2       |   icmp   |      0|   0|    9|           4|           4|
    |icmp_ln908_fu_1058_p2    |   icmp   |      0|   0|   18|          32|           1|
    |icmp_ln924_1_fu_1201_p2  |   icmp   |      0|   0|   29|          52|           1|
    |icmp_ln924_fu_1195_p2    |   icmp   |      0|   0|   13|          11|           2|
    |lshr_ln897_fu_986_p2     |   lshr   |      0|   0|   31|           2|          14|
    |lshr_ln908_fu_1079_p2    |   lshr   |      0|   0|  101|          32|          32|
    |or_ln899_fu_1044_p2      |    or    |      0|   0|    2|           1|           1|
    |or_ln924_fu_1207_p2      |    or    |      0|   0|    2|           1|           1|
    |m_1_fu_1104_p3           |  select  |      0|   0|   64|           1|          64|
    |select_ln915_fu_1142_p3  |  select  |      0|   0|   10|           1|          10|
    |tmp_V_5_fu_907_p3        |  select  |      0|   0|   14|           1|          14|
    |shl_ln908_fu_1098_p2     |    shl   |      0|   0|  182|          64|          64|
    |xor_ln899_fu_1018_p2     |    xor   |      0|   0|    2|           1|           2|
    +-------------------------+----------+-------+----+-----+------------+------------+
    |Total                    |          |      0|  40| 1279|         618|         655|
    +-------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+-----+-----------+-----+-----------+
    |                 Name                 | LUT | Input Size| Bits| Total Bits|
    +--------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                             |  105|         22|    1|         22|
    |ap_phi_mux_phi_ln1117_phi_fu_437_p14  |   41|          8|   14|        112|
    |c_0_reg_342                           |    9|          2|    4|          8|
    |ch_0_reg_423                          |    9|          2|    3|          6|
    |f_0_reg_354                           |    9|          2|    5|         10|
    |p_Val2_19_reg_411                     |    9|          2|   14|         28|
    |p_Val2_s_reg_365                      |    9|          2|   14|         28|
    |phi_mul_reg_330                       |    9|          2|    7|         14|
    |r_0_reg_318                           |    9|          2|    4|          8|
    |storemerge_reg_460                    |    9|          2|   14|         28|
    |w_sum_1_reg_388                       |    9|          2|   14|         28|
    |wc_0_reg_400                          |    9|          2|    2|          4|
    |wr_0_reg_377                          |    9|          2|    2|          4|
    +--------------------------------------+-----+-----------+-----+-----------+
    |Total                                 |  245|         52|   98|        300|
    +--------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add_ln1117_1_reg_1346      |   9|   0|    9|          0|
    |add_ln1117_reg_1318        |   6|   0|    6|          0|
    |add_ln8_reg_1223           |   7|   0|    7|          0|
    |ap_CS_fsm                  |  21|   0|   21|          0|
    |c_0_reg_342                |   4|   0|    4|          0|
    |c_reg_1239                 |   4|   0|    4|          0|
    |ch_0_reg_423               |   3|   0|    3|          0|
    |ch_reg_1336                |   3|   0|    3|          0|
    |conv_out_V_addr_reg_1267   |  11|   0|   11|          0|
    |f_0_reg_354                |   5|   0|    5|          0|
    |f_reg_1252                 |   5|   0|    5|          0|
    |icmp_ln885_reg_1404        |   1|   0|    1|          0|
    |icmp_ln908_reg_1430        |   1|   0|    1|          0|
    |icmp_ln924_1_reg_1450      |   1|   0|    1|          0|
    |icmp_ln924_reg_1445        |   1|   0|    1|          0|
    |input_6_0_V_addr_reg_1351  |   7|   0|    7|          0|
    |or_ln_reg_1425             |   1|   0|   32|         31|
    |p_Result_24_reg_1408       |   1|   0|    1|          0|
    |p_Val2_19_reg_411          |  14|   0|   14|          0|
    |p_Val2_s_reg_365           |  14|   0|   14|          0|
    |phi_mul_reg_330            |   7|   0|    7|          0|
    |r_0_reg_318                |   4|   0|    4|          0|
    |r_reg_1231                 |   4|   0|    4|          0|
    |sext_ln1116_1_reg_1386     |  25|   0|   25|          0|
    |sext_ln1116_reg_1280       |   6|   0|    6|          0|
    |storemerge_reg_460         |  14|   0|   14|          0|
    |sub_ln1116_1_reg_1308      |   6|   0|    7|          1|
    |sub_ln1117_1_reg_1328      |   8|   0|    9|          1|
    |sub_ln1117_reg_1290        |   7|   0|    8|          1|
    |sub_ln894_reg_1419         |  32|   0|   32|          0|
    |tmp_V_4_reg_1396           |  14|   0|   14|          0|
    |tmp_V_5_reg_1413           |  14|   0|   14|          0|
    |trunc_ln893_reg_1435       |  11|   0|   11|          0|
    |urem_ln1117_reg_1324       |   4|   0|    4|          0|
    |w_sum_1_reg_388            |  14|   0|   14|          0|
    |wc_0_reg_400               |   2|   0|    2|          0|
    |wc_reg_1303                |   2|   0|    2|          0|
    |wr_0_reg_377               |   2|   0|    2|          0|
    |wr_reg_1275                |   2|   0|    2|          0|
    |zext_ln1117_reg_1285       |   4|   0|    6|          2|
    |zext_ln14_reg_1244         |   7|   0|   12|          5|
    |zext_ln203_13_reg_1262     |   5|   0|   11|          6|
    |zext_ln26_reg_1257         |   5|   0|   64|         59|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 318|   0|  424|        106|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_start              |  in |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_done               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_idle               | out |    1| ap_ctrl_hs |    conv_2    | return value |
|ap_ready              | out |    1| ap_ctrl_hs |    conv_2    | return value |
|input_0_V_address0    | out |    8|  ap_memory |   input_0_V  |     array    |
|input_0_V_ce0         | out |    1|  ap_memory |   input_0_V  |     array    |
|input_0_V_q0          |  in |   14|  ap_memory |   input_0_V  |     array    |
|input_1_V_address0    | out |    8|  ap_memory |   input_1_V  |     array    |
|input_1_V_ce0         | out |    1|  ap_memory |   input_1_V  |     array    |
|input_1_V_q0          |  in |   14|  ap_memory |   input_1_V  |     array    |
|input_2_V_address0    | out |    8|  ap_memory |   input_2_V  |     array    |
|input_2_V_ce0         | out |    1|  ap_memory |   input_2_V  |     array    |
|input_2_V_q0          |  in |   14|  ap_memory |   input_2_V  |     array    |
|input_3_V_address0    | out |    8|  ap_memory |   input_3_V  |     array    |
|input_3_V_ce0         | out |    1|  ap_memory |   input_3_V  |     array    |
|input_3_V_q0          |  in |   14|  ap_memory |   input_3_V  |     array    |
|input_4_V_address0    | out |    8|  ap_memory |   input_4_V  |     array    |
|input_4_V_ce0         | out |    1|  ap_memory |   input_4_V  |     array    |
|input_4_V_q0          |  in |   14|  ap_memory |   input_4_V  |     array    |
|input_5_V_address0    | out |    8|  ap_memory |   input_5_V  |     array    |
|input_5_V_ce0         | out |    1|  ap_memory |   input_5_V  |     array    |
|input_5_V_q0          |  in |   14|  ap_memory |   input_5_V  |     array    |
|input_6_0_V_address0  | out |    7|  ap_memory |  input_6_0_V |     array    |
|input_6_0_V_ce0       | out |    1|  ap_memory |  input_6_0_V |     array    |
|input_6_0_V_q0        |  in |   14|  ap_memory |  input_6_0_V |     array    |
|conv_out_V_address0   | out |   11|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_ce0        | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_we0        | out |    1|  ap_memory |  conv_out_V  |     array    |
|conv_out_V_d0         | out |   14|  ap_memory |  conv_out_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 17 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 6 
15 --> 16 
16 --> 14 
17 --> 18 20 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 22 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 22 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.87>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 23 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_mul = phi i7 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 24 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.87ns)   --->   "%add_ln8 = add i7 %phi_mul, 11" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 25 'add' 'add_ln8' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.30ns)   --->   "%icmp_ln8 = icmp eq i4 %r_0, -5" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 26 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 28 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str981) nounwind" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 30 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str981)" [cnn_ap_lp/conv_2.cpp:9]   --->   Operation 31 'specregionbegin' 'tmp' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 32 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/conv_2.cpp:41]   --->   Operation 33 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.87>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 34 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (1.30ns)   --->   "%icmp_ln11 = icmp eq i4 %c_0, -5" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 35 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 36 'speclooptripcount' 'empty_50' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%c = add i4 %c_0, 1" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 37 'add' 'c' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2982) nounwind" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 39 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2982)" [cnn_ap_lp/conv_2.cpp:12]   --->   Operation 40 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i4 %c_0 to i7" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 41 'zext' 'zext_ln203' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.87ns)   --->   "%add_ln203 = add i7 %phi_mul, %zext_ln203" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 42 'add' 'add_ln203' <Predicate = (!icmp_ln11)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_10 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln203, i4 0)" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 43 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i11 %tmp_10 to i12" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 44 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.76ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 45 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str981, i32 %tmp)" [cnn_ap_lp/conv_2.cpp:40]   --->   Operation 46 'specregionend' 'empty_59' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_lp/conv_2.cpp:8]   --->   Operation 47 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.78>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Col_Loop_begin ], [ %f, %Filter2_Loop_end ]"   --->   Operation 48 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 49 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 50 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 51 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter2_Loop_begin" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str3983) nounwind" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str3983)" [cnn_ap_lp/conv_2.cpp:15]   --->   Operation 54 'specregionbegin' 'tmp_8' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %f_0 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 55 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln203_13 = zext i5 %f_0 to i11" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 56 'zext' 'zext_ln203_13' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i5 %f_0 to i12" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 57 'zext' 'zext_ln203_14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.63ns)   --->   "%add_ln203_7 = add i12 %zext_ln14, %zext_ln203_14" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 58 'add' 'add_ln203_7' <Predicate = (!icmp_ln14)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i12 %add_ln203_7 to i64" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 59 'zext' 'zext_ln203_15' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%conv_out_V_addr = getelementptr [1936 x i14]* %conv_out_V, i64 0, i64 %zext_ln203_15" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 60 'getelementptr' 'conv_out_V_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (1.76ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 61 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2982, i32 %tmp_7)" [cnn_ap_lp/conv_2.cpp:39]   --->   Operation 62 'specregionend' 'empty_58' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_lp/conv_2.cpp:11]   --->   Operation 63 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.60>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Filter2_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 64 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 65 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 66 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 67 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 68 'speclooptripcount' 'empty_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 69 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i, label %W_Row_Loop_begin" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4984) nounwind" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 71 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4984)" [cnn_ap_lp/conv_2.cpp:19]   --->   Operation 72 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i2 %wr_0 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 73 'zext' 'zext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_11 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 74 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i4 %tmp_11 to i5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 75 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.73ns)   --->   "%sub_ln1116 = sub i5 %zext_ln1116_1, %zext_ln1116" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 76 'sub' 'sub_ln1116' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i5 %sub_ln1116 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 77 'sext' 'sext_ln1116' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %zext_ln18, %r_0" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 78 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %add_ln26, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 79 'bitconcatenate' 'tmp_12' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i5 %tmp_12 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 80 'zext' 'zext_ln1117' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i5 %tmp_12 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 81 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_13 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %add_ln26, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 82 'bitconcatenate' 'tmp_13' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln1117_2 = zext i7 %tmp_13 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 83 'zext' 'zext_ln1117_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (1.87ns)   --->   "%sub_ln1117 = sub i8 %zext_ln1117_2, %zext_ln1117_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 84 'sub' 'sub_ln1117' <Predicate = (!icmp_ln18)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (1.76ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 85 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%conv_2_bias_V_addr = getelementptr [16 x i8]* @conv_2_bias_V, i64 0, i64 %zext_ln26" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 86 'getelementptr' 'conv_2_bias_V_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 87 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 87 'load' 'p_Val2_15' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%w_sum_1 = phi i14 [ %p_Val2_s, %W_Row_Loop_begin ], [ %p_Val2_19, %W_Col_Loop_end ]"   --->   Operation 88 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 89 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 90 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 91 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%empty_53 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 92 'speclooptripcount' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 93 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 94 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i2 %wc_0 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 95 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.78ns)   --->   "%add_ln1116 = add i6 %sext_ln1116, %zext_ln1116_2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 96 'add' 'add_ln1116' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i6 %add_ln1116 to i4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 97 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln1116, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 98 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1116, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 99 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (1.87ns)   --->   "%sub_ln1116_1 = sub i7 %p_shl, %tmp_18" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 100 'sub' 'sub_ln1116_1' <Predicate = (!icmp_ln21)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.73ns)   --->   "%add_ln26_1 = add i4 %zext_ln21, %c_0" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 101 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [8/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 102 'urem' 'urem_ln1117' <Predicate = (!icmp_ln21)> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1117_3 = zext i4 %add_ln26_1 to i10" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 103 'zext' 'zext_ln1117_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (3.78ns)   --->   "%mul_ln1117 = mul i10 %zext_ln1117_3, 19" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 104 'mul' 'mul_ln1117' <Predicate = (!icmp_ln21)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_19 = call i3 @_ssdm_op_PartSelect.i3.i10.i32.i32(i10 %mul_ln1117, i32 7, i32 9)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 105 'partselect' 'tmp_19' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i3 %tmp_19 to i4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 106 'sext' 'sext_ln1117' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln1117_4 = zext i4 %sext_ln1117 to i6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 107 'zext' 'zext_ln1117_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (1.78ns)   --->   "%add_ln1117 = add i6 %zext_ln1117, %zext_ln1117_4" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 108 'add' 'add_ln1117' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4984, i32 %tmp_9)" [cnn_ap_lp/conv_2.cpp:29]   --->   Operation 109 'specregionend' 'empty_56' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "br label %4" [cnn_ap_lp/conv_2.cpp:18]   --->   Operation 110 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.94>
ST_7 : Operation 111 [7/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 111 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 112 [6/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 112 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.94>
ST_9 : Operation 113 [5/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 113 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 114 [4/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 114 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.94>
ST_11 : Operation 115 [3/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 115 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.94>
ST_12 : Operation 116 [2/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 116 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.94>
ST_13 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str5985) nounwind" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 117 'specloopname' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str5985)" [cnn_ap_lp/conv_2.cpp:22]   --->   Operation 118 'specregionbegin' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 119 [1/8] (2.94ns)   --->   "%urem_ln1117 = urem i4 %add_ln26_1, 7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 119 'urem' 'urem_ln1117' <Predicate = true> <Delay = 2.94> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 7> <II = 14> <Delay = 2.94> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 120 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln1117, i3 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 120 'bitconcatenate' 'p_shl3_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln1117, i1 false)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 121 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln1117_5 = zext i7 %tmp_20 to i9" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 122 'zext' 'zext_ln1117_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.82ns)   --->   "%sub_ln1117_1 = sub i9 %p_shl3_cast, %zext_ln1117_5" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 123 'sub' 'sub_ln1117_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (1.76ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.76>

State 14 <SV = 13> <Delay = 6.76>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%p_Val2_19 = phi i14 [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14 ]"   --->   Operation 125 'phi' 'p_Val2_19' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %W_Col_Loop_begin ], [ %ch, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14 ]"   --->   Operation 126 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 127 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 127 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 128 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (1.65ns)   --->   "%ch = add i3 %ch_0, 1" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 129 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 130 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i3 %ch_0 to i7" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 131 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %ch_0 to i8" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 132 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln1116_5 = zext i3 %ch_0 to i9" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 133 'zext' 'zext_ln1116_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.87ns)   --->   "%add_ln1116_1 = add i7 %zext_ln1116_3, %sub_ln1116_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 134 'add' 'add_ln1116_1' <Predicate = (!icmp_ln24)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_37_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln1116_1, i4 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 135 'bitconcatenate' 'tmp_37_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (1.63ns)   --->   "%add_ln1116_2 = add i11 %zext_ln203_13, %tmp_37_cast" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 136 'add' 'add_ln1116_2' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln1116_6 = zext i11 %add_ln1116_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 137 'zext' 'zext_ln1116_6' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%conv_2_weights_V_add = getelementptr [864 x i10]* @conv_2_weights_V, i64 0, i64 %zext_ln1116_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 138 'getelementptr' 'conv_2_weights_V_add' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (1.82ns)   --->   "%add_ln1117_1 = add i9 %zext_ln1116_5, %sub_ln1117_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 139 'add' 'add_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.91ns)   --->   "%add_ln1117_2 = add i8 %zext_ln1116_4, %sub_ln1117" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 140 'add' 'add_ln1117_2' <Predicate = (!icmp_ln24)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns)   --->   "%sext_ln1117_1 = sext i8 %add_ln1117_2 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 141 'sext' 'sext_ln1117_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 142 [1/1] (0.00ns)   --->   "%input_6_0_V_addr = getelementptr [78 x i14]* %input_6_0_V, i64 0, i64 %sext_ln1117_1" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 142 'getelementptr' 'input_6_0_V_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 143 [2/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 143 'load' 'conv_2_weights_V_loa' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_14 : Operation 144 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str5985, i32 %tmp_s)" [cnn_ap_lp/conv_2.cpp:28]   --->   Operation 144 'specregionend' 'empty_55' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_14 : Operation 145 [1/1] (0.00ns)   --->   "br label %5" [cnn_ap_lp/conv_2.cpp:21]   --->   Operation 145 'br' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.25>
ST_15 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6986) nounwind" [cnn_ap_lp/conv_2.cpp:25]   --->   Operation 146 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln1117_6 = zext i9 %add_ln1117_1 to i64" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 147 'zext' 'zext_ln1117_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%input_0_V_addr = getelementptr [156 x i14]* %input_0_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 148 'getelementptr' 'input_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%input_1_V_addr = getelementptr [156 x i14]* %input_1_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 149 'getelementptr' 'input_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%input_2_V_addr = getelementptr [156 x i14]* %input_2_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 150 'getelementptr' 'input_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%input_3_V_addr = getelementptr [156 x i14]* %input_3_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 151 'getelementptr' 'input_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%input_4_V_addr = getelementptr [156 x i14]* %input_4_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 152 'getelementptr' 'input_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%input_5_V_addr = getelementptr [156 x i14]* %input_5_V, i64 0, i64 %zext_ln1117_6" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 153 'getelementptr' 'input_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/2] (3.25ns)   --->   "%conv_2_weights_V_loa = load i10* %conv_2_weights_V_add, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 154 'load' 'conv_2_weights_V_loa' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_15 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i10 %conv_2_weights_V_loa to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 155 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 156 [1/1] (1.30ns)   --->   "switch i4 %urem_ln1117, label %branch6 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
  ]" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 156 'switch' <Predicate = true> <Delay = 1.30>
ST_15 : Operation 157 [2/2] (3.25ns)   --->   "%input_5_V_load = load i14* %input_5_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 157 'load' 'input_5_V_load' <Predicate = (urem_ln1117 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 158 [2/2] (3.25ns)   --->   "%input_4_V_load = load i14* %input_4_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 158 'load' 'input_4_V_load' <Predicate = (urem_ln1117 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 159 [2/2] (3.25ns)   --->   "%input_3_V_load = load i14* %input_3_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 159 'load' 'input_3_V_load' <Predicate = (urem_ln1117 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 160 [2/2] (3.25ns)   --->   "%input_2_V_load = load i14* %input_2_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 160 'load' 'input_2_V_load' <Predicate = (urem_ln1117 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 161 [2/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 161 'load' 'input_1_V_load' <Predicate = (urem_ln1117 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 162 [2/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 162 'load' 'input_0_V_load' <Predicate = (urem_ln1117 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_15 : Operation 163 [2/2] (3.25ns)   --->   "%input_6_0_V_load = load i14* %input_6_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 163 'load' 'input_6_0_V_load' <Predicate = (urem_ln1117 != 0 & urem_ln1117 != 1 & urem_ln1117 != 2 & urem_ln1117 != 3 & urem_ln1117 != 4 & urem_ln1117 != 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>

State 16 <SV = 15> <Delay = 14.0>
ST_16 : Operation 164 [1/2] (3.25ns)   --->   "%input_5_V_load = load i14* %input_5_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 164 'load' 'input_5_V_load' <Predicate = (urem_ln1117 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 165 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 165 'br' <Predicate = (urem_ln1117 == 5)> <Delay = 1.97>
ST_16 : Operation 166 [1/2] (3.25ns)   --->   "%input_4_V_load = load i14* %input_4_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 166 'load' 'input_4_V_load' <Predicate = (urem_ln1117 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 167 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 167 'br' <Predicate = (urem_ln1117 == 4)> <Delay = 1.97>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%input_3_V_load = load i14* %input_3_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 168 'load' 'input_3_V_load' <Predicate = (urem_ln1117 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 169 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 169 'br' <Predicate = (urem_ln1117 == 3)> <Delay = 1.97>
ST_16 : Operation 170 [1/2] (3.25ns)   --->   "%input_2_V_load = load i14* %input_2_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 170 'load' 'input_2_V_load' <Predicate = (urem_ln1117 == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 171 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 171 'br' <Predicate = (urem_ln1117 == 2)> <Delay = 1.97>
ST_16 : Operation 172 [1/2] (3.25ns)   --->   "%input_1_V_load = load i14* %input_1_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 172 'load' 'input_1_V_load' <Predicate = (urem_ln1117 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 173 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 173 'br' <Predicate = (urem_ln1117 == 1)> <Delay = 1.97>
ST_16 : Operation 174 [1/2] (3.25ns)   --->   "%input_0_V_load = load i14* %input_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 174 'load' 'input_0_V_load' <Predicate = (urem_ln1117 == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 175 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 175 'br' <Predicate = (urem_ln1117 == 0)> <Delay = 1.97>
ST_16 : Operation 176 [1/2] (3.25ns)   --->   "%input_6_0_V_load = load i14* %input_6_0_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 176 'load' 'input_6_0_V_load' <Predicate = (urem_ln1117 != 0 & urem_ln1117 != 1 & urem_ln1117 != 2 & urem_ln1117 != 3 & urem_ln1117 != 4 & urem_ln1117 != 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_16 : Operation 177 [1/1] (1.97ns)   --->   "br label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i14" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 177 'br' <Predicate = (urem_ln1117 != 0 & urem_ln1117 != 1 & urem_ln1117 != 2 & urem_ln1117 != 3 & urem_ln1117 != 4 & urem_ln1117 != 5)> <Delay = 1.97>
ST_16 : Operation 178 [1/1] (0.00ns)   --->   "%phi_ln1117 = phi i14 [ %input_0_V_load, %branch0 ], [ %input_1_V_load, %branch1 ], [ %input_2_V_load, %branch2 ], [ %input_3_V_load, %branch3 ], [ %input_4_V_load, %branch4 ], [ %input_5_V_load, %branch5 ], [ %input_6_0_V_load, %branch6 ]" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 178 'phi' 'phi_ln1117' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i14 %phi_ln1117 to i25" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 179 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (6.38ns) (root node of the DSP)   --->   "%r_V = mul i25 %sext_ln1116_1, %sext_ln1118" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 180 'mul' 'r_V' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i25 %r_V to i28" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 181 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 182 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_19, i8 0)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 182 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i22 %lhs_V to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 183 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i28 %sext_ln1118_1 to i29" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 184 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 185 [1/1] (2.43ns)   --->   "%ret_V = add nsw i29 %zext_ln728, %zext_ln703" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 185 'add' 'ret_V' <Predicate = true> <Delay = 2.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 186 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i29.i32.i32(i29 %ret_V, i32 8, i32 21)" [cnn_ap_lp/conv_2.cpp:26]   --->   Operation 186 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "br label %6" [cnn_ap_lp/conv_2.cpp:24]   --->   Operation 187 'br' <Predicate = true> <Delay = 0.00>

State 17 <SV = 5> <Delay = 7.27>
ST_17 : Operation 188 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %conv_2_bias_V_addr, align 1" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 188 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 16> <ROM>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_15 to i14" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 189 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (1.81ns)   --->   "%tmp_V_4 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/conv_2.cpp:31]   --->   Operation 190 'add' 'tmp_V_4' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/1] (2.20ns)   --->   "%icmp_ln885 = icmp eq i14 %tmp_V_4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 191 'icmp' 'icmp_ln885' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %icmp_ln885, label %.critedge, label %_ifconv" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 14.4>
ST_18 : Operation 193 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %tmp_V_4, i32 13)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 193 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 194 [1/1] (1.81ns)   --->   "%tmp_V = sub i14 0, %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 194 'sub' 'tmp_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/1] (0.70ns)   --->   "%tmp_V_5 = select i1 %p_Result_24, i14 %tmp_V, i14 %tmp_V_4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 195 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 196 [1/1] (0.00ns)   --->   "%p_Result_s = call i14 @llvm.part.select.i14(i14 %tmp_V_5, i32 13, i32 0) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 196 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 197 [1/1] (0.00ns)   --->   "%p_Result_25 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_s)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 197 'bitconcatenate' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 198 [1/1] (3.39ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_25, i1 true) nounwind" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 198 'cttz' 'l' <Predicate = true> <Delay = 3.39> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_18 : Operation 199 [1/1] (2.55ns)   --->   "%sub_ln894 = sub nsw i32 14, %l" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 199 'sub' 'sub_ln894' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "%trunc_ln894 = trunc i32 %sub_ln894 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 200 'trunc' 'trunc_ln894' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (2.55ns)   --->   "%lsb_index = add nsw i32 -53, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 201 'add' 'lsb_index' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_15 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 202 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (2.47ns)   --->   "%icmp_ln897 = icmp sgt i31 %tmp_15, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 203 'icmp' 'icmp_ln897' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns)   --->   "%trunc_ln897 = trunc i32 %sub_ln894 to i4" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 204 'trunc' 'trunc_ln897' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 205 [1/1] (1.73ns)   --->   "%sub_ln897 = sub i4 4, %trunc_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 205 'sub' 'sub_ln897' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%zext_ln897 = zext i4 %sub_ln897 to i14" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 206 'zext' 'zext_ln897' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%lshr_ln897 = lshr i14 -1, %zext_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 207 'lshr' 'lshr_ln897' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln897_1)   --->   "%p_Result_21 = and i14 %tmp_V_5, %lshr_ln897" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 208 'and' 'p_Result_21' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/1] (2.39ns) (out node of the LUT)   --->   "%icmp_ln897_1 = icmp ne i14 %p_Result_21, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 209 'icmp' 'icmp_ln897_1' <Predicate = true> <Delay = 2.39> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln897, %icmp_ln897_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 210 'and' 'a' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 211 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln899 = xor i1 %tmp_16, true" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 212 'xor' 'xor_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (1.81ns)   --->   "%add_ln899 = add i14 -53, %trunc_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 213 'add' 'add_ln899' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %tmp_V_5, i14 %add_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 214 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln899 = and i1 %p_Result_22, %xor_ln899" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 215 'and' 'and_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln899 = or i1 %and_ln899, %a" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 216 'or' 'or_ln899' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln899)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 217 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.97>
ST_18 : Operation 218 [1/1] (2.47ns)   --->   "%icmp_ln908 = icmp sgt i32 %lsb_index, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 218 'icmp' 'icmp_ln908' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln893 = trunc i32 %l to i11" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 219 'trunc' 'trunc_ln893' <Predicate = true> <Delay = 0.00>

State 19 <SV = 7> <Delay = 16.8>
ST_19 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m = zext i14 %tmp_V_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 220 'zext' 'm' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_19 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln907_1 = zext i14 %tmp_V_5 to i32" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 221 'zext' 'zext_ln907_1' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_19 : Operation 222 [1/1] (2.55ns)   --->   "%add_ln908 = add nsw i32 -54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 222 'add' 'add_ln908' <Predicate = (icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%lshr_ln908 = lshr i32 %zext_ln907_1, %add_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 223 'lshr' 'lshr_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908 = zext i32 %lshr_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 224 'zext' 'zext_ln908' <Predicate = (icmp_ln908)> <Delay = 0.00>
ST_19 : Operation 225 [1/1] (2.55ns)   --->   "%sub_ln908 = sub i32 54, %sub_ln894" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 225 'sub' 'sub_ln908' <Predicate = (!icmp_ln908)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln908_1 = zext i32 %sub_ln908 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 226 'zext' 'zext_ln908_1' <Predicate = (!icmp_ln908)> <Delay = 0.00>
ST_19 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%shl_ln908 = shl i64 %m, %zext_ln908_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 227 'shl' 'shl_ln908' <Predicate = (!icmp_ln908)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%m_1 = select i1 %icmp_ln908, i64 %zext_ln908, i64 %shl_ln908" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 228 'select' 'm_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node m_2)   --->   "%zext_ln911 = zext i32 %or_ln to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 229 'zext' 'zext_ln911' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 230 [1/1] (4.42ns) (out node of the LUT)   --->   "%m_2 = add i64 %zext_ln911, %m_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 230 'add' 'm_2' <Predicate = true> <Delay = 4.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 231 [1/1] (0.00ns)   --->   "%m_5 = call i63 @_ssdm_op_PartSelect.i63.i64.i32.i32(i64 %m_2, i32 1, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 231 'partselect' 'm_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 232 [1/1] (0.00ns)   --->   "%m_6 = zext i63 %m_5 to i64" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 232 'zext' 'm_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %m_2, i32 54)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 233 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 234 [1/1] (0.69ns)   --->   "%select_ln915 = select i1 %tmp_17, i11 1023, i11 1022" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 234 'select' 'select_ln915' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln915 = sub i11 6, %trunc_ln893" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 235 'sub' 'sub_ln915' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 236 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln915 = add i11 %sub_ln915, %select_ln915" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 236 'add' 'add_ln915' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_2 = call i12 @_ssdm_op_BitConcatenate.i12.i1.i11(i1 %p_Result_24, i11 %add_ln915)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 237 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_26 = call i64 @_ssdm_op_PartSet.i64.i64.i12.i32.i32(i64 %m_6, i12 %tmp_2, i32 52, i32 63)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 238 'partset' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln729 = bitcast i64 %p_Result_26 to double" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 239 'bitcast' 'bitcast_ln729' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln4 = call i52 @_ssdm_op_PartSelect.i52.i64.i32.i32(i64 %m_2, i32 1, i32 52)" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 240 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 241 [1/1] (1.88ns)   --->   "%icmp_ln924 = icmp ne i11 %add_ln915, -1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 241 'icmp' 'icmp_ln924' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (2.89ns)   --->   "%icmp_ln924_1 = icmp eq i52 %trunc_ln4, 0" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 242 'icmp' 'icmp_ln924_1' <Predicate = true> <Delay = 2.89> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 243 [2/2] (5.46ns)   --->   "%tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 243 'dcmp' 'tmp_1' <Predicate = true> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 8> <Delay = 8.20>
ST_20 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node and_ln924)   --->   "%or_ln924 = or i1 %icmp_ln924_1, %icmp_ln924" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 244 'or' 'or_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 245 [1/2] (5.46ns)   --->   "%tmp_1 = fcmp ogt double %bitcast_ln729, 0.000000e+00" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 245 'dcmp' 'tmp_1' <Predicate = (!icmp_ln885)> <Delay = 5.46> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 5.46> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 246 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln924 = and i1 %or_ln924, %tmp_1" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 246 'and' 'and_ln924' <Predicate = (!icmp_ln885)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 247 [1/1] (1.76ns)   --->   "br i1 %and_ln924, label %Filter2_Loop_end, label %.critedge" [cnn_ap_lp/conv_2.cpp:34]   --->   Operation 247 'br' <Predicate = (!icmp_ln885)> <Delay = 1.76>
ST_20 : Operation 248 [1/1] (1.76ns)   --->   "br label %Filter2_Loop_end"   --->   Operation 248 'br' <Predicate = (!and_ln924) | (icmp_ln885)> <Delay = 1.76>

State 21 <SV = 9> <Delay = 3.25>
ST_21 : Operation 249 [1/1] (0.00ns)   --->   "%storemerge = phi i14 [ 0, %.critedge ], [ %tmp_V_4, %_ifconv ]"   --->   Operation 249 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (3.25ns)   --->   "store i14 %storemerge, i14* %conv_out_V_addr, align 2" [cnn_ap_lp/conv_2.cpp:35]   --->   Operation 250 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str3983, i32 %tmp_8)" [cnn_ap_lp/conv_2.cpp:38]   --->   Operation 251 'specregionend' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.00ns)   --->   "br label %3" [cnn_ap_lp/conv_2.cpp:14]   --->   Operation 252 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_2_weights_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_2_bias_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln8               (br               ) [ 0111111111111111111111]
r_0                  (phi              ) [ 0010111111111111111111]
phi_mul              (phi              ) [ 0011111111111111111111]
add_ln8              (add              ) [ 0111111111111111111111]
icmp_ln8             (icmp             ) [ 0011111111111111111111]
empty                (speclooptripcount) [ 0000000000000000000000]
r                    (add              ) [ 0111111111111111111111]
br_ln8               (br               ) [ 0000000000000000000000]
specloopname_ln9     (specloopname     ) [ 0000000000000000000000]
tmp                  (specregionbegin  ) [ 0001111111111111111111]
br_ln11              (br               ) [ 0011111111111111111111]
ret_ln41             (ret              ) [ 0000000000000000000000]
c_0                  (phi              ) [ 0001011111111111100000]
icmp_ln11            (icmp             ) [ 0011111111111111111111]
empty_50             (speclooptripcount) [ 0000000000000000000000]
c                    (add              ) [ 0011111111111111111111]
br_ln11              (br               ) [ 0000000000000000000000]
specloopname_ln12    (specloopname     ) [ 0000000000000000000000]
tmp_7                (specregionbegin  ) [ 0000111111111111111111]
zext_ln203           (zext             ) [ 0000000000000000000000]
add_ln203            (add              ) [ 0000000000000000000000]
tmp_10               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln14            (zext             ) [ 0000111111111111111111]
br_ln14              (br               ) [ 0011111111111111111111]
empty_59             (specregionend    ) [ 0000000000000000000000]
br_ln8               (br               ) [ 0111111111111111111111]
f_0                  (phi              ) [ 0000100000000000000000]
icmp_ln14            (icmp             ) [ 0011111111111111111111]
empty_51             (speclooptripcount) [ 0000000000000000000000]
f                    (add              ) [ 0011111111111111111111]
br_ln14              (br               ) [ 0000000000000000000000]
specloopname_ln15    (specloopname     ) [ 0000000000000000000000]
tmp_8                (specregionbegin  ) [ 0000011111111111111111]
zext_ln26            (zext             ) [ 0000011111111111100000]
zext_ln203_13        (zext             ) [ 0000011111111111100000]
zext_ln203_14        (zext             ) [ 0000000000000000000000]
add_ln203_7          (add              ) [ 0000000000000000000000]
zext_ln203_15        (zext             ) [ 0000000000000000000000]
conv_out_V_addr      (getelementptr    ) [ 0000011111111111111111]
br_ln18              (br               ) [ 0011111111111111111111]
empty_58             (specregionend    ) [ 0000000000000000000000]
br_ln11              (br               ) [ 0011111111111111111111]
p_Val2_s             (phi              ) [ 0000011111111111110000]
wr_0                 (phi              ) [ 0000010000000000000000]
zext_ln18            (zext             ) [ 0000000000000000000000]
icmp_ln18            (icmp             ) [ 0011111111111111111111]
empty_52             (speclooptripcount) [ 0000000000000000000000]
wr                   (add              ) [ 0011111111111111111111]
br_ln18              (br               ) [ 0000000000000000000000]
specloopname_ln19    (specloopname     ) [ 0000000000000000000000]
tmp_9                (specregionbegin  ) [ 0000001111111111100000]
zext_ln1116          (zext             ) [ 0000000000000000000000]
tmp_11               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1116_1        (zext             ) [ 0000000000000000000000]
sub_ln1116           (sub              ) [ 0000000000000000000000]
sext_ln1116          (sext             ) [ 0000001111111111100000]
add_ln26             (add              ) [ 0000000000000000000000]
tmp_12               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117          (zext             ) [ 0000001111111111100000]
zext_ln1117_1        (zext             ) [ 0000000000000000000000]
tmp_13               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117_2        (zext             ) [ 0000000000000000000000]
sub_ln1117           (sub              ) [ 0000001111111111100000]
br_ln21              (br               ) [ 0011111111111111111111]
conv_2_bias_V_addr   (getelementptr    ) [ 0000000000000000010000]
w_sum_1              (phi              ) [ 0011111111111111111111]
wc_0                 (phi              ) [ 0000001000000000000000]
zext_ln21            (zext             ) [ 0000000000000000000000]
icmp_ln21            (icmp             ) [ 0011111111111111111111]
empty_53             (speclooptripcount) [ 0000000000000000000000]
wc                   (add              ) [ 0011111111111111111111]
br_ln21              (br               ) [ 0000000000000000000000]
zext_ln1116_2        (zext             ) [ 0000000000000000000000]
add_ln1116           (add              ) [ 0000000000000000000000]
trunc_ln1116         (trunc            ) [ 0000000000000000000000]
p_shl                (bitconcatenate   ) [ 0000000000000000000000]
tmp_18               (bitconcatenate   ) [ 0000000000000000000000]
sub_ln1116_1         (sub              ) [ 0000000111111111100000]
add_ln26_1           (add              ) [ 0000000111111100000000]
zext_ln1117_3        (zext             ) [ 0000000000000000000000]
mul_ln1117           (mul              ) [ 0000000000000000000000]
tmp_19               (partselect       ) [ 0000000000000000000000]
sext_ln1117          (sext             ) [ 0000000000000000000000]
zext_ln1117_4        (zext             ) [ 0000000000000000000000]
add_ln1117           (add              ) [ 0000000111111100000000]
empty_56             (specregionend    ) [ 0000000000000000000000]
br_ln18              (br               ) [ 0011111111111111111111]
specloopname_ln22    (specloopname     ) [ 0000000000000000000000]
tmp_s                (specregionbegin  ) [ 0000000000000011100000]
urem_ln1117          (urem             ) [ 0000000000000011100000]
p_shl3_cast          (bitconcatenate   ) [ 0000000000000000000000]
tmp_20               (bitconcatenate   ) [ 0000000000000000000000]
zext_ln1117_5        (zext             ) [ 0000000000000000000000]
sub_ln1117_1         (sub              ) [ 0000000000000011100000]
br_ln24              (br               ) [ 0011111111111111111111]
p_Val2_19            (phi              ) [ 0011111000000011111111]
ch_0                 (phi              ) [ 0000000000000010000000]
icmp_ln24            (icmp             ) [ 0011111111111111111111]
empty_54             (speclooptripcount) [ 0000000000000000000000]
ch                   (add              ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0000000000000000000000]
zext_ln1116_3        (zext             ) [ 0000000000000000000000]
zext_ln1116_4        (zext             ) [ 0000000000000000000000]
zext_ln1116_5        (zext             ) [ 0000000000000000000000]
add_ln1116_1         (add              ) [ 0000000000000000000000]
tmp_37_cast          (bitconcatenate   ) [ 0000000000000000000000]
add_ln1116_2         (add              ) [ 0000000000000000000000]
zext_ln1116_6        (zext             ) [ 0000000000000000000000]
conv_2_weights_V_add (getelementptr    ) [ 0000000000000001000000]
add_ln1117_1         (add              ) [ 0000000000000001000000]
add_ln1117_2         (add              ) [ 0000000000000000000000]
sext_ln1117_1        (sext             ) [ 0000000000000000000000]
input_6_0_V_addr     (getelementptr    ) [ 0000000000000001100000]
empty_55             (specregionend    ) [ 0000000000000000000000]
br_ln21              (br               ) [ 0011111111111111111111]
specloopname_ln25    (specloopname     ) [ 0000000000000000000000]
zext_ln1117_6        (zext             ) [ 0000000000000000000000]
input_0_V_addr       (getelementptr    ) [ 0000000000000000100000]
input_1_V_addr       (getelementptr    ) [ 0000000000000000100000]
input_2_V_addr       (getelementptr    ) [ 0000000000000000100000]
input_3_V_addr       (getelementptr    ) [ 0000000000000000100000]
input_4_V_addr       (getelementptr    ) [ 0000000000000000100000]
input_5_V_addr       (getelementptr    ) [ 0000000000000000100000]
conv_2_weights_V_loa (load             ) [ 0000000000000000000000]
sext_ln1116_1        (sext             ) [ 0000000000000000100000]
switch_ln26          (switch           ) [ 0000000000000000000000]
input_5_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_4_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_3_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_2_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_1_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_0_V_load       (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
input_6_0_V_load     (load             ) [ 0000000000000000000000]
br_ln26              (br               ) [ 0000000000000000000000]
phi_ln1117           (phi              ) [ 0000000000000000000000]
sext_ln1118          (sext             ) [ 0000000000000000000000]
r_V                  (mul              ) [ 0000000000000000000000]
sext_ln1118_1        (sext             ) [ 0000000000000000000000]
lhs_V                (bitconcatenate   ) [ 0000000000000000000000]
zext_ln728           (zext             ) [ 0000000000000000000000]
zext_ln703           (zext             ) [ 0000000000000000000000]
ret_V                (add              ) [ 0000000000000000000000]
w_sum_V              (partselect       ) [ 0011111111111111111111]
br_ln24              (br               ) [ 0011111111111111111111]
p_Val2_15            (load             ) [ 0000000000000000000000]
sext_ln1265          (sext             ) [ 0000000000000000000000]
tmp_V_4              (add              ) [ 0000000000000000001111]
icmp_ln885           (icmp             ) [ 0011111111111111111111]
br_ln34              (br               ) [ 0000000000000000000000]
p_Result_24          (bitselect        ) [ 0000000000000000000100]
tmp_V                (sub              ) [ 0000000000000000000000]
tmp_V_5              (select           ) [ 0000000000000000000100]
p_Result_s           (partselect       ) [ 0000000000000000000000]
p_Result_25          (bitconcatenate   ) [ 0000000000000000000000]
l                    (cttz             ) [ 0000000000000000000000]
sub_ln894            (sub              ) [ 0000000000000000000100]
trunc_ln894          (trunc            ) [ 0000000000000000000000]
lsb_index            (add              ) [ 0000000000000000000000]
tmp_15               (partselect       ) [ 0000000000000000000000]
icmp_ln897           (icmp             ) [ 0000000000000000000000]
trunc_ln897          (trunc            ) [ 0000000000000000000000]
sub_ln897            (sub              ) [ 0000000000000000000000]
zext_ln897           (zext             ) [ 0000000000000000000000]
lshr_ln897           (lshr             ) [ 0000000000000000000000]
p_Result_21          (and              ) [ 0000000000000000000000]
icmp_ln897_1         (icmp             ) [ 0000000000000000000000]
a                    (and              ) [ 0000000000000000000000]
tmp_16               (bitselect        ) [ 0000000000000000000000]
xor_ln899            (xor              ) [ 0000000000000000000000]
add_ln899            (add              ) [ 0000000000000000000000]
p_Result_22          (bitselect        ) [ 0000000000000000000000]
and_ln899            (and              ) [ 0000000000000000000000]
or_ln899             (or               ) [ 0000000000000000000000]
or_ln                (bitconcatenate   ) [ 0000000000000000000100]
icmp_ln908           (icmp             ) [ 0000000000000000000100]
trunc_ln893          (trunc            ) [ 0000000000000000000100]
m                    (zext             ) [ 0000000000000000000000]
zext_ln907_1         (zext             ) [ 0000000000000000000000]
add_ln908            (add              ) [ 0000000000000000000000]
lshr_ln908           (lshr             ) [ 0000000000000000000000]
zext_ln908           (zext             ) [ 0000000000000000000000]
sub_ln908            (sub              ) [ 0000000000000000000000]
zext_ln908_1         (zext             ) [ 0000000000000000000000]
shl_ln908            (shl              ) [ 0000000000000000000000]
m_1                  (select           ) [ 0000000000000000000000]
zext_ln911           (zext             ) [ 0000000000000000000000]
m_2                  (add              ) [ 0000000000000000000000]
m_5                  (partselect       ) [ 0000000000000000000000]
m_6                  (zext             ) [ 0000000000000000000000]
tmp_17               (bitselect        ) [ 0000000000000000000000]
select_ln915         (select           ) [ 0000000000000000000000]
sub_ln915            (sub              ) [ 0000000000000000000000]
add_ln915            (add              ) [ 0000000000000000000000]
tmp_2                (bitconcatenate   ) [ 0000000000000000000000]
p_Result_26          (partset          ) [ 0000000000000000000000]
bitcast_ln729        (bitcast          ) [ 0011111111111111110011]
trunc_ln4            (partselect       ) [ 0000000000000000000000]
icmp_ln924           (icmp             ) [ 0011111111111111110011]
icmp_ln924_1         (icmp             ) [ 0011111111111111110011]
or_ln924             (or               ) [ 0000000000000000000000]
tmp_1                (dcmp             ) [ 0000000000000000000000]
and_ln924            (and              ) [ 0011111111111111111111]
br_ln34              (br               ) [ 0011111111111111111111]
br_ln0               (br               ) [ 0011111111111111111111]
storemerge           (phi              ) [ 0000000000000000000001]
store_ln35           (store            ) [ 0000000000000000000000]
empty_57             (specregionend    ) [ 0000000000000000000000]
br_ln14              (br               ) [ 0011111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_out_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="conv_2_weights_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_weights_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="conv_2_bias_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_2_bias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str981"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2982"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3983"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4984"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5985"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6986"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i14"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i14.i14"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i31.i1"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i1.i11"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i64.i64.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="conv_out_V_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="14" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="12" slack="0"/>
<pin id="194" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_V_addr/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="conv_2_bias_V_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="5" slack="1"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_bias_V_addr/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_access_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_2_weights_V_add_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="10" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="11" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_2_weights_V_add/14 "/>
</bind>
</comp>

<comp id="217" class="1004" name="input_6_0_V_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="14" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="8" slack="0"/>
<pin id="221" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_0_V_addr/14 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="10" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_2_weights_V_loa/14 "/>
</bind>
</comp>

<comp id="230" class="1004" name="input_0_V_addr_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="14" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="9" slack="0"/>
<pin id="234" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_V_addr/15 "/>
</bind>
</comp>

<comp id="237" class="1004" name="input_1_V_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="14" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="9" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_V_addr/15 "/>
</bind>
</comp>

<comp id="244" class="1004" name="input_2_V_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="14" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_V_addr/15 "/>
</bind>
</comp>

<comp id="251" class="1004" name="input_3_V_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="14" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="9" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_V_addr/15 "/>
</bind>
</comp>

<comp id="258" class="1004" name="input_4_V_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="14" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="9" slack="0"/>
<pin id="262" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_V_addr/15 "/>
</bind>
</comp>

<comp id="265" class="1004" name="input_5_V_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="9" slack="0"/>
<pin id="269" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_V_addr/15 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_V_load/15 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="0"/>
<pin id="280" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_V_load/15 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="287" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_V_load/15 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_access_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_V_load/15 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_access_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="0"/>
<pin id="298" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="299" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="300" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_V_load/15 "/>
</bind>
</comp>

<comp id="302" class="1004" name="grp_access_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_V_load/15 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_access_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="311" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="312" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_0_V_load/15 "/>
</bind>
</comp>

<comp id="313" class="1004" name="store_ln35_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="6"/>
<pin id="315" dir="0" index="1" bw="14" slack="0"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/21 "/>
</bind>
</comp>

<comp id="318" class="1005" name="r_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="1"/>
<pin id="320" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="r_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="4" slack="0"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="330" class="1005" name="phi_mul_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="1"/>
<pin id="332" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="334" class="1004" name="phi_mul_phi_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="1"/>
<pin id="336" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="337" dir="0" index="2" bw="7" slack="0"/>
<pin id="338" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="339" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="c_0_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="1"/>
<pin id="344" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="346" class="1004" name="c_0_phi_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="1"/>
<pin id="348" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="351" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="354" class="1005" name="f_0_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="5" slack="1"/>
<pin id="356" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="358" class="1004" name="f_0_phi_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="2" bw="5" slack="0"/>
<pin id="362" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_Val2_s_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="14" slack="1"/>
<pin id="367" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="369" class="1004" name="p_Val2_s_phi_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="2" bw="14" slack="1"/>
<pin id="373" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/5 "/>
</bind>
</comp>

<comp id="377" class="1005" name="wr_0_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="1"/>
<pin id="379" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="381" class="1004" name="wr_0_phi_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="1"/>
<pin id="383" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="384" dir="0" index="2" bw="2" slack="0"/>
<pin id="385" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="386" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="w_sum_1_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="1"/>
<pin id="390" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="392" class="1004" name="w_sum_1_phi_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="14" slack="1"/>
<pin id="394" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="395" dir="0" index="2" bw="14" slack="1"/>
<pin id="396" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="397" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="400" class="1005" name="wc_0_reg_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="2" slack="1"/>
<pin id="402" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="404" class="1004" name="wc_0_phi_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="1"/>
<pin id="406" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="407" dir="0" index="2" bw="2" slack="0"/>
<pin id="408" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="409" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="411" class="1005" name="p_Val2_19_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="1"/>
<pin id="413" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_19 (phireg) "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_Val2_19_phi_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="14" slack="8"/>
<pin id="417" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="418" dir="0" index="2" bw="14" slack="1"/>
<pin id="419" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_19/14 "/>
</bind>
</comp>

<comp id="423" class="1005" name="ch_0_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="3" slack="1"/>
<pin id="425" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="427" class="1004" name="ch_0_phi_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="430" dir="0" index="2" bw="3" slack="0"/>
<pin id="431" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="432" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/14 "/>
</bind>
</comp>

<comp id="434" class="1005" name="phi_ln1117_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="14" slack="2147483647"/>
<pin id="436" dir="1" index="1" bw="14" slack="2147483647"/>
</pin_list>
<bind>
<opset="phi_ln1117 (phireg) "/>
</bind>
</comp>

<comp id="437" class="1004" name="phi_ln1117_phi_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="14" slack="0"/>
<pin id="439" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="440" dir="0" index="2" bw="14" slack="0"/>
<pin id="441" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="442" dir="0" index="4" bw="14" slack="0"/>
<pin id="443" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="444" dir="0" index="6" bw="14" slack="0"/>
<pin id="445" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="446" dir="0" index="8" bw="14" slack="0"/>
<pin id="447" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="10" bw="14" slack="0"/>
<pin id="449" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="450" dir="0" index="12" bw="14" slack="0"/>
<pin id="451" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="452" dir="1" index="14" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln1117/16 "/>
</bind>
</comp>

<comp id="460" class="1005" name="storemerge_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="14" slack="1"/>
<pin id="462" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="storemerge (phireg) "/>
</bind>
</comp>

<comp id="464" class="1004" name="storemerge_phi_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="1"/>
<pin id="466" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="2" bw="14" slack="4"/>
<pin id="468" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="storemerge/21 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="64" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/19 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln8_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="5" slack="0"/>
<pin id="480" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="icmp_ln8_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="4" slack="0"/>
<pin id="486" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="r_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="0"/>
<pin id="492" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="icmp_ln11_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="4" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="c_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln203_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln203_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="1"/>
<pin id="513" dir="0" index="1" bw="4" slack="0"/>
<pin id="514" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_10_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="11" slack="0"/>
<pin id="519" dir="0" index="1" bw="7" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="525" class="1004" name="zext_ln14_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="icmp_ln14_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="5" slack="0"/>
<pin id="532" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="535" class="1004" name="f_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln26_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="5" slack="0"/>
<pin id="543" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="545" class="1004" name="zext_ln203_13_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="5" slack="0"/>
<pin id="547" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_13/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="zext_ln203_14_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="5" slack="0"/>
<pin id="551" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_14/4 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln203_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="11" slack="1"/>
<pin id="555" dir="0" index="1" bw="5" slack="0"/>
<pin id="556" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_7/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln203_15_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_15/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln18_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="567" class="1004" name="icmp_ln18_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="2" slack="0"/>
<pin id="569" dir="0" index="1" bw="2" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="wr_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="579" class="1004" name="zext_ln1116_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="2" slack="0"/>
<pin id="581" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_11_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="4" slack="0"/>
<pin id="585" dir="0" index="1" bw="2" slack="0"/>
<pin id="586" dir="0" index="2" bw="1" slack="0"/>
<pin id="587" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln1116_1_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="4" slack="0"/>
<pin id="593" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="595" class="1004" name="sub_ln1116_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="4" slack="0"/>
<pin id="597" dir="0" index="1" bw="2" slack="0"/>
<pin id="598" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116/5 "/>
</bind>
</comp>

<comp id="601" class="1004" name="sext_ln1116_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="5" slack="0"/>
<pin id="603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/5 "/>
</bind>
</comp>

<comp id="605" class="1004" name="add_ln26_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="2" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="3"/>
<pin id="608" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_12_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="5" slack="0"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="0" index="2" bw="1" slack="0"/>
<pin id="615" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="619" class="1004" name="zext_ln1117_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="5" slack="0"/>
<pin id="621" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln1117_1_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="0"/>
<pin id="625" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_1/5 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_13_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="7" slack="0"/>
<pin id="629" dir="0" index="1" bw="4" slack="0"/>
<pin id="630" dir="0" index="2" bw="1" slack="0"/>
<pin id="631" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="635" class="1004" name="zext_ln1117_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="7" slack="0"/>
<pin id="637" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_2/5 "/>
</bind>
</comp>

<comp id="639" class="1004" name="sub_ln1117_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="7" slack="0"/>
<pin id="641" dir="0" index="1" bw="5" slack="0"/>
<pin id="642" dir="1" index="2" bw="8" slack="9"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117/5 "/>
</bind>
</comp>

<comp id="645" class="1004" name="zext_ln21_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="2" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="icmp_ln21_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="2" slack="0"/>
<pin id="651" dir="0" index="1" bw="2" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="wc_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="0" index="1" bw="1" slack="0"/>
<pin id="658" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln1116_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="2" slack="0"/>
<pin id="663" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_2/6 "/>
</bind>
</comp>

<comp id="665" class="1004" name="add_ln1116_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="5" slack="1"/>
<pin id="667" dir="0" index="1" bw="2" slack="0"/>
<pin id="668" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="trunc_ln1116_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="0"/>
<pin id="672" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1116/6 "/>
</bind>
</comp>

<comp id="674" class="1004" name="p_shl_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="7" slack="0"/>
<pin id="676" dir="0" index="1" bw="4" slack="0"/>
<pin id="677" dir="0" index="2" bw="1" slack="0"/>
<pin id="678" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_18_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="7" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sub_ln1116_1_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="0"/>
<pin id="693" dir="1" index="2" bw="7" slack="8"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1116_1/6 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln26_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="0" index="1" bw="4" slack="3"/>
<pin id="699" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="grp_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="4" slack="0"/>
<pin id="704" dir="0" index="1" bw="4" slack="0"/>
<pin id="705" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln1117/6 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln1117_3_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="4" slack="0"/>
<pin id="710" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_3/6 "/>
</bind>
</comp>

<comp id="712" class="1004" name="mul_ln1117_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="4" slack="0"/>
<pin id="714" dir="0" index="1" bw="6" slack="0"/>
<pin id="715" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1117/6 "/>
</bind>
</comp>

<comp id="718" class="1004" name="tmp_19_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="3" slack="0"/>
<pin id="720" dir="0" index="1" bw="10" slack="0"/>
<pin id="721" dir="0" index="2" bw="4" slack="0"/>
<pin id="722" dir="0" index="3" bw="5" slack="0"/>
<pin id="723" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="sext_ln1117_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="3" slack="0"/>
<pin id="730" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117/6 "/>
</bind>
</comp>

<comp id="732" class="1004" name="zext_ln1117_4_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_4/6 "/>
</bind>
</comp>

<comp id="736" class="1004" name="add_ln1117_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="5" slack="1"/>
<pin id="738" dir="0" index="1" bw="4" slack="0"/>
<pin id="739" dir="1" index="2" bw="6" slack="7"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117/6 "/>
</bind>
</comp>

<comp id="741" class="1004" name="p_shl3_cast_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="9" slack="0"/>
<pin id="743" dir="0" index="1" bw="6" slack="7"/>
<pin id="744" dir="0" index="2" bw="1" slack="0"/>
<pin id="745" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/13 "/>
</bind>
</comp>

<comp id="748" class="1004" name="tmp_20_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="0" index="1" bw="6" slack="7"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_20/13 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln1117_5_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="7" slack="0"/>
<pin id="757" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_5/13 "/>
</bind>
</comp>

<comp id="759" class="1004" name="sub_ln1117_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="9" slack="0"/>
<pin id="761" dir="0" index="1" bw="7" slack="0"/>
<pin id="762" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1117_1/13 "/>
</bind>
</comp>

<comp id="765" class="1004" name="icmp_ln24_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="3" slack="0"/>
<pin id="767" dir="0" index="1" bw="3" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/14 "/>
</bind>
</comp>

<comp id="771" class="1004" name="ch_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="3" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/14 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln1116_3_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="3" slack="0"/>
<pin id="779" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_3/14 "/>
</bind>
</comp>

<comp id="781" class="1004" name="zext_ln1116_4_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="3" slack="0"/>
<pin id="783" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_4/14 "/>
</bind>
</comp>

<comp id="785" class="1004" name="zext_ln1116_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="3" slack="0"/>
<pin id="787" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_5/14 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln1116_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="3" slack="0"/>
<pin id="791" dir="0" index="1" bw="7" slack="8"/>
<pin id="792" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_1/14 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_37_cast_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="11" slack="0"/>
<pin id="796" dir="0" index="1" bw="7" slack="0"/>
<pin id="797" dir="0" index="2" bw="1" slack="0"/>
<pin id="798" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_37_cast/14 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln1116_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="5" slack="10"/>
<pin id="804" dir="0" index="1" bw="11" slack="0"/>
<pin id="805" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1116_2/14 "/>
</bind>
</comp>

<comp id="807" class="1004" name="zext_ln1116_6_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="11" slack="0"/>
<pin id="809" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_6/14 "/>
</bind>
</comp>

<comp id="812" class="1004" name="add_ln1117_1_fu_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="3" slack="0"/>
<pin id="814" dir="0" index="1" bw="9" slack="1"/>
<pin id="815" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_1/14 "/>
</bind>
</comp>

<comp id="817" class="1004" name="add_ln1117_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="8" slack="9"/>
<pin id="820" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1117_2/14 "/>
</bind>
</comp>

<comp id="822" class="1004" name="sext_ln1117_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="8" slack="0"/>
<pin id="824" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1117_1/14 "/>
</bind>
</comp>

<comp id="827" class="1004" name="zext_ln1117_6_fu_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="9" slack="1"/>
<pin id="829" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1117_6/15 "/>
</bind>
</comp>

<comp id="836" class="1004" name="sext_ln1116_1_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="10" slack="0"/>
<pin id="838" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/15 "/>
</bind>
</comp>

<comp id="840" class="1004" name="sext_ln1118_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="14" slack="0"/>
<pin id="842" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/16 "/>
</bind>
</comp>

<comp id="844" class="1004" name="sext_ln1118_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="24" slack="0"/>
<pin id="846" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/16 "/>
</bind>
</comp>

<comp id="847" class="1004" name="lhs_V_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="22" slack="0"/>
<pin id="849" dir="0" index="1" bw="14" slack="2"/>
<pin id="850" dir="0" index="2" bw="1" slack="0"/>
<pin id="851" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/16 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln728_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="22" slack="0"/>
<pin id="857" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln728/16 "/>
</bind>
</comp>

<comp id="859" class="1004" name="zext_ln703_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="24" slack="0"/>
<pin id="861" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/16 "/>
</bind>
</comp>

<comp id="863" class="1004" name="ret_V_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="22" slack="0"/>
<pin id="865" dir="0" index="1" bw="28" slack="0"/>
<pin id="866" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/16 "/>
</bind>
</comp>

<comp id="869" class="1004" name="w_sum_V_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="14" slack="0"/>
<pin id="871" dir="0" index="1" bw="29" slack="0"/>
<pin id="872" dir="0" index="2" bw="5" slack="0"/>
<pin id="873" dir="0" index="3" bw="6" slack="0"/>
<pin id="874" dir="1" index="4" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="w_sum_V/16 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sext_ln1265_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="8" slack="0"/>
<pin id="881" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1265/17 "/>
</bind>
</comp>

<comp id="883" class="1004" name="tmp_V_4_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="8" slack="0"/>
<pin id="885" dir="0" index="1" bw="14" slack="1"/>
<pin id="886" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_V_4/17 "/>
</bind>
</comp>

<comp id="889" class="1004" name="icmp_ln885_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="14" slack="0"/>
<pin id="891" dir="0" index="1" bw="14" slack="0"/>
<pin id="892" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln885/17 "/>
</bind>
</comp>

<comp id="895" class="1004" name="p_Result_24_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="1" slack="0"/>
<pin id="897" dir="0" index="1" bw="14" slack="1"/>
<pin id="898" dir="0" index="2" bw="5" slack="0"/>
<pin id="899" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_24/18 "/>
</bind>
</comp>

<comp id="902" class="1004" name="tmp_V_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="1" slack="0"/>
<pin id="904" dir="0" index="1" bw="14" slack="1"/>
<pin id="905" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/18 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_V_5_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="1" slack="0"/>
<pin id="909" dir="0" index="1" bw="14" slack="0"/>
<pin id="910" dir="0" index="2" bw="14" slack="1"/>
<pin id="911" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5/18 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_Result_s_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="14" slack="0"/>
<pin id="916" dir="0" index="1" bw="14" slack="0"/>
<pin id="917" dir="0" index="2" bw="5" slack="0"/>
<pin id="918" dir="0" index="3" bw="1" slack="0"/>
<pin id="919" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/18 "/>
</bind>
</comp>

<comp id="924" class="1004" name="p_Result_25_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="1" slack="0"/>
<pin id="927" dir="0" index="2" bw="14" slack="0"/>
<pin id="928" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_25/18 "/>
</bind>
</comp>

<comp id="932" class="1004" name="l_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="0"/>
<pin id="934" dir="0" index="1" bw="32" slack="0"/>
<pin id="935" dir="0" index="2" bw="1" slack="0"/>
<pin id="936" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="l/18 "/>
</bind>
</comp>

<comp id="940" class="1004" name="sub_ln894_fu_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="5" slack="0"/>
<pin id="942" dir="0" index="1" bw="32" slack="0"/>
<pin id="943" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln894/18 "/>
</bind>
</comp>

<comp id="946" class="1004" name="trunc_ln894_fu_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="32" slack="0"/>
<pin id="948" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln894/18 "/>
</bind>
</comp>

<comp id="950" class="1004" name="lsb_index_fu_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="7" slack="0"/>
<pin id="952" dir="0" index="1" bw="32" slack="0"/>
<pin id="953" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/18 "/>
</bind>
</comp>

<comp id="956" class="1004" name="tmp_15_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="31" slack="0"/>
<pin id="958" dir="0" index="1" bw="32" slack="0"/>
<pin id="959" dir="0" index="2" bw="1" slack="0"/>
<pin id="960" dir="0" index="3" bw="6" slack="0"/>
<pin id="961" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/18 "/>
</bind>
</comp>

<comp id="966" class="1004" name="icmp_ln897_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="31" slack="0"/>
<pin id="968" dir="0" index="1" bw="31" slack="0"/>
<pin id="969" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897/18 "/>
</bind>
</comp>

<comp id="972" class="1004" name="trunc_ln897_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="0"/>
<pin id="974" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln897/18 "/>
</bind>
</comp>

<comp id="976" class="1004" name="sub_ln897_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="4" slack="0"/>
<pin id="978" dir="0" index="1" bw="4" slack="0"/>
<pin id="979" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln897/18 "/>
</bind>
</comp>

<comp id="982" class="1004" name="zext_ln897_fu_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="4" slack="0"/>
<pin id="984" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln897/18 "/>
</bind>
</comp>

<comp id="986" class="1004" name="lshr_ln897_fu_986">
<pin_list>
<pin id="987" dir="0" index="0" bw="1" slack="0"/>
<pin id="988" dir="0" index="1" bw="4" slack="0"/>
<pin id="989" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln897/18 "/>
</bind>
</comp>

<comp id="992" class="1004" name="p_Result_21_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="14" slack="0"/>
<pin id="994" dir="0" index="1" bw="14" slack="0"/>
<pin id="995" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_21/18 "/>
</bind>
</comp>

<comp id="998" class="1004" name="icmp_ln897_1_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="14" slack="0"/>
<pin id="1000" dir="0" index="1" bw="14" slack="0"/>
<pin id="1001" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln897_1/18 "/>
</bind>
</comp>

<comp id="1004" class="1004" name="a_fu_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="1" slack="0"/>
<pin id="1006" dir="0" index="1" bw="1" slack="0"/>
<pin id="1007" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/18 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="tmp_16_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="1" slack="0"/>
<pin id="1012" dir="0" index="1" bw="32" slack="0"/>
<pin id="1013" dir="0" index="2" bw="6" slack="0"/>
<pin id="1014" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_16/18 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="xor_ln899_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="0"/>
<pin id="1020" dir="0" index="1" bw="1" slack="0"/>
<pin id="1021" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln899/18 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="add_ln899_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="7" slack="0"/>
<pin id="1026" dir="0" index="1" bw="14" slack="0"/>
<pin id="1027" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln899/18 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="p_Result_22_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="0"/>
<pin id="1032" dir="0" index="1" bw="14" slack="0"/>
<pin id="1033" dir="0" index="2" bw="14" slack="0"/>
<pin id="1034" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_22/18 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="and_ln899_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="1" slack="0"/>
<pin id="1040" dir="0" index="1" bw="1" slack="0"/>
<pin id="1041" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln899/18 "/>
</bind>
</comp>

<comp id="1044" class="1004" name="or_ln899_fu_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="1" slack="0"/>
<pin id="1046" dir="0" index="1" bw="1" slack="0"/>
<pin id="1047" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln899/18 "/>
</bind>
</comp>

<comp id="1050" class="1004" name="or_ln_fu_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="0"/>
<pin id="1052" dir="0" index="1" bw="1" slack="0"/>
<pin id="1053" dir="0" index="2" bw="1" slack="0"/>
<pin id="1054" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/18 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="icmp_ln908_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="32" slack="0"/>
<pin id="1060" dir="0" index="1" bw="32" slack="0"/>
<pin id="1061" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln908/18 "/>
</bind>
</comp>

<comp id="1064" class="1004" name="trunc_ln893_fu_1064">
<pin_list>
<pin id="1065" dir="0" index="0" bw="32" slack="0"/>
<pin id="1066" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln893/18 "/>
</bind>
</comp>

<comp id="1068" class="1004" name="m_fu_1068">
<pin_list>
<pin id="1069" dir="0" index="0" bw="14" slack="1"/>
<pin id="1070" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m/19 "/>
</bind>
</comp>

<comp id="1071" class="1004" name="zext_ln907_1_fu_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="14" slack="1"/>
<pin id="1073" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln907_1/19 "/>
</bind>
</comp>

<comp id="1074" class="1004" name="add_ln908_fu_1074">
<pin_list>
<pin id="1075" dir="0" index="0" bw="7" slack="0"/>
<pin id="1076" dir="0" index="1" bw="32" slack="1"/>
<pin id="1077" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln908/19 "/>
</bind>
</comp>

<comp id="1079" class="1004" name="lshr_ln908_fu_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="14" slack="0"/>
<pin id="1081" dir="0" index="1" bw="32" slack="0"/>
<pin id="1082" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln908/19 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln908_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="0"/>
<pin id="1087" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908/19 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="sub_ln908_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="7" slack="0"/>
<pin id="1091" dir="0" index="1" bw="32" slack="1"/>
<pin id="1092" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln908/19 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="zext_ln908_1_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="32" slack="0"/>
<pin id="1096" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln908_1/19 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="shl_ln908_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="14" slack="0"/>
<pin id="1100" dir="0" index="1" bw="32" slack="0"/>
<pin id="1101" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln908/19 "/>
</bind>
</comp>

<comp id="1104" class="1004" name="m_1_fu_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="1" slack="1"/>
<pin id="1106" dir="0" index="1" bw="64" slack="0"/>
<pin id="1107" dir="0" index="2" bw="64" slack="0"/>
<pin id="1108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m_1/19 "/>
</bind>
</comp>

<comp id="1111" class="1004" name="zext_ln911_fu_1111">
<pin_list>
<pin id="1112" dir="0" index="0" bw="32" slack="1"/>
<pin id="1113" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln911/19 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="m_2_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="0" index="1" bw="64" slack="0"/>
<pin id="1117" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/19 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="m_5_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="63" slack="0"/>
<pin id="1122" dir="0" index="1" bw="64" slack="0"/>
<pin id="1123" dir="0" index="2" bw="1" slack="0"/>
<pin id="1124" dir="0" index="3" bw="7" slack="0"/>
<pin id="1125" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_5/19 "/>
</bind>
</comp>

<comp id="1130" class="1004" name="m_6_fu_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="63" slack="0"/>
<pin id="1132" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_6/19 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="tmp_17_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="1" slack="0"/>
<pin id="1136" dir="0" index="1" bw="64" slack="0"/>
<pin id="1137" dir="0" index="2" bw="7" slack="0"/>
<pin id="1138" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_17/19 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="select_ln915_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="1" slack="0"/>
<pin id="1144" dir="0" index="1" bw="11" slack="0"/>
<pin id="1145" dir="0" index="2" bw="11" slack="0"/>
<pin id="1146" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln915/19 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="sub_ln915_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="4" slack="0"/>
<pin id="1152" dir="0" index="1" bw="11" slack="1"/>
<pin id="1153" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln915/19 "/>
</bind>
</comp>

<comp id="1155" class="1004" name="add_ln915_fu_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="11" slack="0"/>
<pin id="1157" dir="0" index="1" bw="11" slack="0"/>
<pin id="1158" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln915/19 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="tmp_2_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="12" slack="0"/>
<pin id="1163" dir="0" index="1" bw="1" slack="1"/>
<pin id="1164" dir="0" index="2" bw="11" slack="0"/>
<pin id="1165" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/19 "/>
</bind>
</comp>

<comp id="1168" class="1004" name="p_Result_26_fu_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="64" slack="0"/>
<pin id="1170" dir="0" index="1" bw="63" slack="0"/>
<pin id="1171" dir="0" index="2" bw="12" slack="0"/>
<pin id="1172" dir="0" index="3" bw="7" slack="0"/>
<pin id="1173" dir="0" index="4" bw="7" slack="0"/>
<pin id="1174" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_26/19 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="bitcast_ln729_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="64" slack="0"/>
<pin id="1182" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln729/19 "/>
</bind>
</comp>

<comp id="1185" class="1004" name="trunc_ln4_fu_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="52" slack="0"/>
<pin id="1187" dir="0" index="1" bw="64" slack="0"/>
<pin id="1188" dir="0" index="2" bw="1" slack="0"/>
<pin id="1189" dir="0" index="3" bw="7" slack="0"/>
<pin id="1190" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/19 "/>
</bind>
</comp>

<comp id="1195" class="1004" name="icmp_ln924_fu_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="11" slack="0"/>
<pin id="1197" dir="0" index="1" bw="11" slack="0"/>
<pin id="1198" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924/19 "/>
</bind>
</comp>

<comp id="1201" class="1004" name="icmp_ln924_1_fu_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="52" slack="0"/>
<pin id="1203" dir="0" index="1" bw="52" slack="0"/>
<pin id="1204" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln924_1/19 "/>
</bind>
</comp>

<comp id="1207" class="1004" name="or_ln924_fu_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="1" slack="1"/>
<pin id="1209" dir="0" index="1" bw="1" slack="1"/>
<pin id="1210" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln924/20 "/>
</bind>
</comp>

<comp id="1211" class="1004" name="and_ln924_fu_1211">
<pin_list>
<pin id="1212" dir="0" index="0" bw="1" slack="0"/>
<pin id="1213" dir="0" index="1" bw="1" slack="0"/>
<pin id="1214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln924/20 "/>
</bind>
</comp>

<comp id="1217" class="1007" name="r_V_fu_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="10" slack="1"/>
<pin id="1219" dir="0" index="1" bw="14" slack="0"/>
<pin id="1220" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/16 "/>
</bind>
</comp>

<comp id="1223" class="1005" name="add_ln8_reg_1223">
<pin_list>
<pin id="1224" dir="0" index="0" bw="7" slack="0"/>
<pin id="1225" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="r_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="4" slack="0"/>
<pin id="1233" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="1239" class="1005" name="c_reg_1239">
<pin_list>
<pin id="1240" dir="0" index="0" bw="4" slack="0"/>
<pin id="1241" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1244" class="1005" name="zext_ln14_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="12" slack="1"/>
<pin id="1246" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="f_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="5" slack="0"/>
<pin id="1254" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1257" class="1005" name="zext_ln26_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="64" slack="1"/>
<pin id="1259" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="zext_ln203_13_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="11" slack="10"/>
<pin id="1264" dir="1" index="1" bw="11" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln203_13 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="conv_out_V_addr_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="11" slack="6"/>
<pin id="1269" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_V_addr "/>
</bind>
</comp>

<comp id="1275" class="1005" name="wr_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="2" slack="0"/>
<pin id="1277" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="1280" class="1005" name="sext_ln1116_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="6" slack="1"/>
<pin id="1282" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="zext_ln1117_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="6" slack="1"/>
<pin id="1287" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1117 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="sub_ln1117_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="8" slack="9"/>
<pin id="1292" dir="1" index="1" bw="8" slack="9"/>
</pin_list>
<bind>
<opset="sub_ln1117 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="conv_2_bias_V_addr_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="4" slack="1"/>
<pin id="1297" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_bias_V_addr "/>
</bind>
</comp>

<comp id="1303" class="1005" name="wc_reg_1303">
<pin_list>
<pin id="1304" dir="0" index="0" bw="2" slack="0"/>
<pin id="1305" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="1308" class="1005" name="sub_ln1116_1_reg_1308">
<pin_list>
<pin id="1309" dir="0" index="0" bw="7" slack="8"/>
<pin id="1310" dir="1" index="1" bw="7" slack="8"/>
</pin_list>
<bind>
<opset="sub_ln1116_1 "/>
</bind>
</comp>

<comp id="1313" class="1005" name="add_ln26_1_reg_1313">
<pin_list>
<pin id="1314" dir="0" index="0" bw="4" slack="1"/>
<pin id="1315" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_1 "/>
</bind>
</comp>

<comp id="1318" class="1005" name="add_ln1117_reg_1318">
<pin_list>
<pin id="1319" dir="0" index="0" bw="6" slack="7"/>
<pin id="1320" dir="1" index="1" bw="6" slack="7"/>
</pin_list>
<bind>
<opset="add_ln1117 "/>
</bind>
</comp>

<comp id="1324" class="1005" name="urem_ln1117_reg_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="4" slack="2"/>
<pin id="1326" dir="1" index="1" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opset="urem_ln1117 "/>
</bind>
</comp>

<comp id="1328" class="1005" name="sub_ln1117_1_reg_1328">
<pin_list>
<pin id="1329" dir="0" index="0" bw="9" slack="1"/>
<pin id="1330" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1117_1 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="ch_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="3" slack="0"/>
<pin id="1338" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="1341" class="1005" name="conv_2_weights_V_add_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="10" slack="1"/>
<pin id="1343" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_2_weights_V_add "/>
</bind>
</comp>

<comp id="1346" class="1005" name="add_ln1117_1_reg_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="9" slack="1"/>
<pin id="1348" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1117_1 "/>
</bind>
</comp>

<comp id="1351" class="1005" name="input_6_0_V_addr_reg_1351">
<pin_list>
<pin id="1352" dir="0" index="0" bw="7" slack="1"/>
<pin id="1353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="input_6_0_V_addr "/>
</bind>
</comp>

<comp id="1356" class="1005" name="input_0_V_addr_reg_1356">
<pin_list>
<pin id="1357" dir="0" index="0" bw="8" slack="1"/>
<pin id="1358" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_0_V_addr "/>
</bind>
</comp>

<comp id="1361" class="1005" name="input_1_V_addr_reg_1361">
<pin_list>
<pin id="1362" dir="0" index="0" bw="8" slack="1"/>
<pin id="1363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_1_V_addr "/>
</bind>
</comp>

<comp id="1366" class="1005" name="input_2_V_addr_reg_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="8" slack="1"/>
<pin id="1368" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_2_V_addr "/>
</bind>
</comp>

<comp id="1371" class="1005" name="input_3_V_addr_reg_1371">
<pin_list>
<pin id="1372" dir="0" index="0" bw="8" slack="1"/>
<pin id="1373" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_3_V_addr "/>
</bind>
</comp>

<comp id="1376" class="1005" name="input_4_V_addr_reg_1376">
<pin_list>
<pin id="1377" dir="0" index="0" bw="8" slack="1"/>
<pin id="1378" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_4_V_addr "/>
</bind>
</comp>

<comp id="1381" class="1005" name="input_5_V_addr_reg_1381">
<pin_list>
<pin id="1382" dir="0" index="0" bw="8" slack="1"/>
<pin id="1383" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_5_V_addr "/>
</bind>
</comp>

<comp id="1386" class="1005" name="sext_ln1116_1_reg_1386">
<pin_list>
<pin id="1387" dir="0" index="0" bw="25" slack="1"/>
<pin id="1388" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1116_1 "/>
</bind>
</comp>

<comp id="1391" class="1005" name="w_sum_V_reg_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="14" slack="1"/>
<pin id="1393" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_V "/>
</bind>
</comp>

<comp id="1396" class="1005" name="tmp_V_4_reg_1396">
<pin_list>
<pin id="1397" dir="0" index="0" bw="14" slack="1"/>
<pin id="1398" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="1404" class="1005" name="icmp_ln885_reg_1404">
<pin_list>
<pin id="1405" dir="0" index="0" bw="1" slack="3"/>
<pin id="1406" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln885 "/>
</bind>
</comp>

<comp id="1408" class="1005" name="p_Result_24_reg_1408">
<pin_list>
<pin id="1409" dir="0" index="0" bw="1" slack="1"/>
<pin id="1410" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_24 "/>
</bind>
</comp>

<comp id="1413" class="1005" name="tmp_V_5_reg_1413">
<pin_list>
<pin id="1414" dir="0" index="0" bw="14" slack="1"/>
<pin id="1415" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_5 "/>
</bind>
</comp>

<comp id="1419" class="1005" name="sub_ln894_reg_1419">
<pin_list>
<pin id="1420" dir="0" index="0" bw="32" slack="1"/>
<pin id="1421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln894 "/>
</bind>
</comp>

<comp id="1425" class="1005" name="or_ln_reg_1425">
<pin_list>
<pin id="1426" dir="0" index="0" bw="32" slack="1"/>
<pin id="1427" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1430" class="1005" name="icmp_ln908_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="1" slack="1"/>
<pin id="1432" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln908 "/>
</bind>
</comp>

<comp id="1435" class="1005" name="trunc_ln893_reg_1435">
<pin_list>
<pin id="1436" dir="0" index="0" bw="11" slack="1"/>
<pin id="1437" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln893 "/>
</bind>
</comp>

<comp id="1440" class="1005" name="bitcast_ln729_reg_1440">
<pin_list>
<pin id="1441" dir="0" index="0" bw="64" slack="1"/>
<pin id="1442" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln729 "/>
</bind>
</comp>

<comp id="1445" class="1005" name="icmp_ln924_reg_1445">
<pin_list>
<pin id="1446" dir="0" index="0" bw="1" slack="1"/>
<pin id="1447" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924 "/>
</bind>
</comp>

<comp id="1450" class="1005" name="icmp_ln924_1_reg_1450">
<pin_list>
<pin id="1451" dir="0" index="0" bw="1" slack="1"/>
<pin id="1452" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln924_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="56" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="18" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="56" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="197" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="215"><net_src comp="16" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="56" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="56" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="210" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="56" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="56" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="4" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="8" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="56" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="10" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="56" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="283"><net_src comp="258" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="289"><net_src comp="251" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="244" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="301"><net_src comp="237" pin="3"/><net_sink comp="296" pin=0"/></net>

<net id="307"><net_src comp="230" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="321"><net_src comp="20" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="322" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="333"><net_src comp="22" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="340"><net_src comp="330" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="334" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="345"><net_src comp="20" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="352"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="357"><net_src comp="46" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="58" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="375"><net_src comp="365" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="369" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="380"><net_src comp="60" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="387"><net_src comp="377" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="391"><net_src comp="388" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="398"><net_src comp="365" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="392" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="403"><net_src comp="60" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="410"><net_src comp="400" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="414"><net_src comp="411" pin="1"/><net_sink comp="392" pin=2"/></net>

<net id="421"><net_src comp="388" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="422"><net_src comp="415" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="426"><net_src comp="78" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="453"><net_src comp="302" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="454"><net_src comp="296" pin="3"/><net_sink comp="437" pin=2"/></net>

<net id="455"><net_src comp="290" pin="3"/><net_sink comp="437" pin=4"/></net>

<net id="456"><net_src comp="284" pin="3"/><net_sink comp="437" pin=6"/></net>

<net id="457"><net_src comp="278" pin="3"/><net_sink comp="437" pin=8"/></net>

<net id="458"><net_src comp="272" pin="3"/><net_sink comp="437" pin=10"/></net>

<net id="459"><net_src comp="308" pin="3"/><net_sink comp="437" pin=12"/></net>

<net id="463"><net_src comp="58" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="460" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="471"><net_src comp="464" pin="4"/><net_sink comp="313" pin=1"/></net>

<net id="476"><net_src comp="188" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="334" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="24" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="322" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="26" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="322" pin="4"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="32" pin="0"/><net_sink comp="489" pin=1"/></net>

<net id="499"><net_src comp="346" pin="4"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="346" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="32" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="346" pin="4"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="330" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="507" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="42" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="511" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="20" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="528"><net_src comp="517" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="533"><net_src comp="358" pin="4"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="48" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="358" pin="4"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="52" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="544"><net_src comp="358" pin="4"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="358" pin="4"/><net_sink comp="545" pin=0"/></net>

<net id="552"><net_src comp="358" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="549" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="566"><net_src comp="381" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="381" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="62" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="381" pin="4"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="66" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="381" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="588"><net_src comp="70" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="381" pin="4"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="60" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="583" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="579" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="563" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="318" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="616"><net_src comp="72" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="617"><net_src comp="605" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="618"><net_src comp="74" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="622"><net_src comp="611" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="611" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="632"><net_src comp="76" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="633"><net_src comp="605" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="634"><net_src comp="78" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="638"><net_src comp="627" pin="3"/><net_sink comp="635" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="644"><net_src comp="623" pin="1"/><net_sink comp="639" pin=1"/></net>

<net id="648"><net_src comp="404" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="653"><net_src comp="404" pin="4"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="62" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="659"><net_src comp="404" pin="4"/><net_sink comp="655" pin=0"/></net>

<net id="660"><net_src comp="66" pin="0"/><net_sink comp="655" pin=1"/></net>

<net id="664"><net_src comp="404" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="673"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="76" pin="0"/><net_sink comp="674" pin=0"/></net>

<net id="680"><net_src comp="670" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="681"><net_src comp="78" pin="0"/><net_sink comp="674" pin=2"/></net>

<net id="687"><net_src comp="80" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="665" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="74" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="674" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="682" pin="3"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="645" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="342" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="706"><net_src comp="696" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="707"><net_src comp="82" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="711"><net_src comp="696" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="716"><net_src comp="708" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="84" pin="0"/><net_sink comp="712" pin=1"/></net>

<net id="724"><net_src comp="86" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="712" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="726"><net_src comp="88" pin="0"/><net_sink comp="718" pin=2"/></net>

<net id="727"><net_src comp="90" pin="0"/><net_sink comp="718" pin=3"/></net>

<net id="731"><net_src comp="718" pin="4"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="728" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="746"><net_src comp="94" pin="0"/><net_sink comp="741" pin=0"/></net>

<net id="747"><net_src comp="78" pin="0"/><net_sink comp="741" pin=2"/></net>

<net id="753"><net_src comp="80" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="74" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="758"><net_src comp="748" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="741" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="755" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="427" pin="4"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="96" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="427" pin="4"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="100" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="427" pin="4"/><net_sink comp="777" pin=0"/></net>

<net id="784"><net_src comp="427" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="788"><net_src comp="427" pin="4"/><net_sink comp="785" pin=0"/></net>

<net id="793"><net_src comp="777" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="799"><net_src comp="42" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="800"><net_src comp="789" pin="2"/><net_sink comp="794" pin=1"/></net>

<net id="801"><net_src comp="20" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="806"><net_src comp="794" pin="3"/><net_sink comp="802" pin=1"/></net>

<net id="810"><net_src comp="802" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="816"><net_src comp="785" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="821"><net_src comp="781" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="825"><net_src comp="817" pin="2"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="830"><net_src comp="827" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="834"><net_src comp="827" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="835"><net_src comp="827" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="839"><net_src comp="224" pin="3"/><net_sink comp="836" pin=0"/></net>

<net id="843"><net_src comp="437" pin="14"/><net_sink comp="840" pin=0"/></net>

<net id="852"><net_src comp="112" pin="0"/><net_sink comp="847" pin=0"/></net>

<net id="853"><net_src comp="411" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="854"><net_src comp="114" pin="0"/><net_sink comp="847" pin=2"/></net>

<net id="858"><net_src comp="847" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="862"><net_src comp="844" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="867"><net_src comp="855" pin="1"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="863" pin=1"/></net>

<net id="875"><net_src comp="116" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="876"><net_src comp="863" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="877"><net_src comp="118" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="878"><net_src comp="120" pin="0"/><net_sink comp="869" pin=3"/></net>

<net id="882"><net_src comp="204" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="887"><net_src comp="879" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="365" pin="1"/><net_sink comp="883" pin=1"/></net>

<net id="893"><net_src comp="883" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="58" pin="0"/><net_sink comp="889" pin=1"/></net>

<net id="900"><net_src comp="122" pin="0"/><net_sink comp="895" pin=0"/></net>

<net id="901"><net_src comp="124" pin="0"/><net_sink comp="895" pin=2"/></net>

<net id="906"><net_src comp="58" pin="0"/><net_sink comp="902" pin=0"/></net>

<net id="912"><net_src comp="895" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="902" pin="2"/><net_sink comp="907" pin=1"/></net>

<net id="920"><net_src comp="126" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="921"><net_src comp="907" pin="3"/><net_sink comp="914" pin=1"/></net>

<net id="922"><net_src comp="124" pin="0"/><net_sink comp="914" pin=2"/></net>

<net id="923"><net_src comp="128" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="929"><net_src comp="130" pin="0"/><net_sink comp="924" pin=0"/></net>

<net id="930"><net_src comp="132" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="931"><net_src comp="914" pin="4"/><net_sink comp="924" pin=2"/></net>

<net id="937"><net_src comp="134" pin="0"/><net_sink comp="932" pin=0"/></net>

<net id="938"><net_src comp="924" pin="3"/><net_sink comp="932" pin=1"/></net>

<net id="939"><net_src comp="136" pin="0"/><net_sink comp="932" pin=2"/></net>

<net id="944"><net_src comp="138" pin="0"/><net_sink comp="940" pin=0"/></net>

<net id="945"><net_src comp="932" pin="3"/><net_sink comp="940" pin=1"/></net>

<net id="949"><net_src comp="940" pin="2"/><net_sink comp="946" pin=0"/></net>

<net id="954"><net_src comp="140" pin="0"/><net_sink comp="950" pin=0"/></net>

<net id="955"><net_src comp="940" pin="2"/><net_sink comp="950" pin=1"/></net>

<net id="962"><net_src comp="142" pin="0"/><net_sink comp="956" pin=0"/></net>

<net id="963"><net_src comp="950" pin="2"/><net_sink comp="956" pin=1"/></net>

<net id="964"><net_src comp="144" pin="0"/><net_sink comp="956" pin=2"/></net>

<net id="965"><net_src comp="146" pin="0"/><net_sink comp="956" pin=3"/></net>

<net id="970"><net_src comp="956" pin="4"/><net_sink comp="966" pin=0"/></net>

<net id="971"><net_src comp="148" pin="0"/><net_sink comp="966" pin=1"/></net>

<net id="975"><net_src comp="940" pin="2"/><net_sink comp="972" pin=0"/></net>

<net id="980"><net_src comp="108" pin="0"/><net_sink comp="976" pin=0"/></net>

<net id="981"><net_src comp="972" pin="1"/><net_sink comp="976" pin=1"/></net>

<net id="985"><net_src comp="976" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="990"><net_src comp="150" pin="0"/><net_sink comp="986" pin=0"/></net>

<net id="991"><net_src comp="982" pin="1"/><net_sink comp="986" pin=1"/></net>

<net id="996"><net_src comp="907" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="997"><net_src comp="986" pin="2"/><net_sink comp="992" pin=1"/></net>

<net id="1002"><net_src comp="992" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1003"><net_src comp="58" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1008"><net_src comp="966" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1009"><net_src comp="998" pin="2"/><net_sink comp="1004" pin=1"/></net>

<net id="1015"><net_src comp="152" pin="0"/><net_sink comp="1010" pin=0"/></net>

<net id="1016"><net_src comp="950" pin="2"/><net_sink comp="1010" pin=1"/></net>

<net id="1017"><net_src comp="146" pin="0"/><net_sink comp="1010" pin=2"/></net>

<net id="1022"><net_src comp="1010" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1023"><net_src comp="136" pin="0"/><net_sink comp="1018" pin=1"/></net>

<net id="1028"><net_src comp="154" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1029"><net_src comp="946" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1035"><net_src comp="156" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="907" pin="3"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="1024" pin="2"/><net_sink comp="1030" pin=2"/></net>

<net id="1042"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1043"><net_src comp="1018" pin="2"/><net_sink comp="1038" pin=1"/></net>

<net id="1048"><net_src comp="1038" pin="2"/><net_sink comp="1044" pin=0"/></net>

<net id="1049"><net_src comp="1004" pin="2"/><net_sink comp="1044" pin=1"/></net>

<net id="1055"><net_src comp="158" pin="0"/><net_sink comp="1050" pin=0"/></net>

<net id="1056"><net_src comp="148" pin="0"/><net_sink comp="1050" pin=1"/></net>

<net id="1057"><net_src comp="1044" pin="2"/><net_sink comp="1050" pin=2"/></net>

<net id="1062"><net_src comp="950" pin="2"/><net_sink comp="1058" pin=0"/></net>

<net id="1063"><net_src comp="128" pin="0"/><net_sink comp="1058" pin=1"/></net>

<net id="1067"><net_src comp="932" pin="3"/><net_sink comp="1064" pin=0"/></net>

<net id="1078"><net_src comp="160" pin="0"/><net_sink comp="1074" pin=0"/></net>

<net id="1083"><net_src comp="1071" pin="1"/><net_sink comp="1079" pin=0"/></net>

<net id="1084"><net_src comp="1074" pin="2"/><net_sink comp="1079" pin=1"/></net>

<net id="1088"><net_src comp="1079" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1093"><net_src comp="162" pin="0"/><net_sink comp="1089" pin=0"/></net>

<net id="1097"><net_src comp="1089" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1102"><net_src comp="1068" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1103"><net_src comp="1094" pin="1"/><net_sink comp="1098" pin=1"/></net>

<net id="1109"><net_src comp="1085" pin="1"/><net_sink comp="1104" pin=1"/></net>

<net id="1110"><net_src comp="1098" pin="2"/><net_sink comp="1104" pin=2"/></net>

<net id="1118"><net_src comp="1111" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1119"><net_src comp="1104" pin="3"/><net_sink comp="1114" pin=1"/></net>

<net id="1126"><net_src comp="164" pin="0"/><net_sink comp="1120" pin=0"/></net>

<net id="1127"><net_src comp="1114" pin="2"/><net_sink comp="1120" pin=1"/></net>

<net id="1128"><net_src comp="144" pin="0"/><net_sink comp="1120" pin=2"/></net>

<net id="1129"><net_src comp="166" pin="0"/><net_sink comp="1120" pin=3"/></net>

<net id="1133"><net_src comp="1120" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1139"><net_src comp="168" pin="0"/><net_sink comp="1134" pin=0"/></net>

<net id="1140"><net_src comp="1114" pin="2"/><net_sink comp="1134" pin=1"/></net>

<net id="1141"><net_src comp="162" pin="0"/><net_sink comp="1134" pin=2"/></net>

<net id="1147"><net_src comp="1134" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1148"><net_src comp="170" pin="0"/><net_sink comp="1142" pin=1"/></net>

<net id="1149"><net_src comp="172" pin="0"/><net_sink comp="1142" pin=2"/></net>

<net id="1154"><net_src comp="174" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1159"><net_src comp="1150" pin="2"/><net_sink comp="1155" pin=0"/></net>

<net id="1160"><net_src comp="1142" pin="3"/><net_sink comp="1155" pin=1"/></net>

<net id="1166"><net_src comp="176" pin="0"/><net_sink comp="1161" pin=0"/></net>

<net id="1167"><net_src comp="1155" pin="2"/><net_sink comp="1161" pin=2"/></net>

<net id="1175"><net_src comp="178" pin="0"/><net_sink comp="1168" pin=0"/></net>

<net id="1176"><net_src comp="1130" pin="1"/><net_sink comp="1168" pin=1"/></net>

<net id="1177"><net_src comp="1161" pin="3"/><net_sink comp="1168" pin=2"/></net>

<net id="1178"><net_src comp="180" pin="0"/><net_sink comp="1168" pin=3"/></net>

<net id="1179"><net_src comp="166" pin="0"/><net_sink comp="1168" pin=4"/></net>

<net id="1183"><net_src comp="1168" pin="5"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1191"><net_src comp="182" pin="0"/><net_sink comp="1185" pin=0"/></net>

<net id="1192"><net_src comp="1114" pin="2"/><net_sink comp="1185" pin=1"/></net>

<net id="1193"><net_src comp="144" pin="0"/><net_sink comp="1185" pin=2"/></net>

<net id="1194"><net_src comp="180" pin="0"/><net_sink comp="1185" pin=3"/></net>

<net id="1199"><net_src comp="1155" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1200"><net_src comp="184" pin="0"/><net_sink comp="1195" pin=1"/></net>

<net id="1205"><net_src comp="1185" pin="4"/><net_sink comp="1201" pin=0"/></net>

<net id="1206"><net_src comp="186" pin="0"/><net_sink comp="1201" pin=1"/></net>

<net id="1215"><net_src comp="1207" pin="2"/><net_sink comp="1211" pin=0"/></net>

<net id="1216"><net_src comp="472" pin="2"/><net_sink comp="1211" pin=1"/></net>

<net id="1221"><net_src comp="840" pin="1"/><net_sink comp="1217" pin=1"/></net>

<net id="1222"><net_src comp="1217" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="1226"><net_src comp="477" pin="2"/><net_sink comp="1223" pin=0"/></net>

<net id="1227"><net_src comp="1223" pin="1"/><net_sink comp="334" pin=2"/></net>

<net id="1234"><net_src comp="489" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1242"><net_src comp="501" pin="2"/><net_sink comp="1239" pin=0"/></net>

<net id="1243"><net_src comp="1239" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1247"><net_src comp="525" pin="1"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="1255"><net_src comp="535" pin="2"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="1260"><net_src comp="541" pin="1"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="1265"><net_src comp="545" pin="1"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="802" pin=0"/></net>

<net id="1270"><net_src comp="190" pin="3"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="1278"><net_src comp="573" pin="2"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="381" pin=2"/></net>

<net id="1283"><net_src comp="601" pin="1"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1288"><net_src comp="619" pin="1"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="736" pin=0"/></net>

<net id="1293"><net_src comp="639" pin="2"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="817" pin=1"/></net>

<net id="1298"><net_src comp="197" pin="3"/><net_sink comp="1295" pin=0"/></net>

<net id="1299"><net_src comp="1295" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="1306"><net_src comp="655" pin="2"/><net_sink comp="1303" pin=0"/></net>

<net id="1307"><net_src comp="1303" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="1311"><net_src comp="690" pin="2"/><net_sink comp="1308" pin=0"/></net>

<net id="1312"><net_src comp="1308" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="1316"><net_src comp="696" pin="2"/><net_sink comp="1313" pin=0"/></net>

<net id="1317"><net_src comp="1313" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="1321"><net_src comp="736" pin="2"/><net_sink comp="1318" pin=0"/></net>

<net id="1322"><net_src comp="1318" pin="1"/><net_sink comp="741" pin=1"/></net>

<net id="1323"><net_src comp="1318" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1327"><net_src comp="702" pin="2"/><net_sink comp="1324" pin=0"/></net>

<net id="1331"><net_src comp="759" pin="2"/><net_sink comp="1328" pin=0"/></net>

<net id="1332"><net_src comp="1328" pin="1"/><net_sink comp="812" pin=1"/></net>

<net id="1339"><net_src comp="771" pin="2"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="427" pin=2"/></net>

<net id="1344"><net_src comp="210" pin="3"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="1349"><net_src comp="812" pin="2"/><net_sink comp="1346" pin=0"/></net>

<net id="1350"><net_src comp="1346" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="1354"><net_src comp="217" pin="3"/><net_sink comp="1351" pin=0"/></net>

<net id="1355"><net_src comp="1351" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="1359"><net_src comp="230" pin="3"/><net_sink comp="1356" pin=0"/></net>

<net id="1360"><net_src comp="1356" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="1364"><net_src comp="237" pin="3"/><net_sink comp="1361" pin=0"/></net>

<net id="1365"><net_src comp="1361" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="1369"><net_src comp="244" pin="3"/><net_sink comp="1366" pin=0"/></net>

<net id="1370"><net_src comp="1366" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="1374"><net_src comp="251" pin="3"/><net_sink comp="1371" pin=0"/></net>

<net id="1375"><net_src comp="1371" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1379"><net_src comp="258" pin="3"/><net_sink comp="1376" pin=0"/></net>

<net id="1380"><net_src comp="1376" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="1384"><net_src comp="265" pin="3"/><net_sink comp="1381" pin=0"/></net>

<net id="1385"><net_src comp="1381" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="1389"><net_src comp="836" pin="1"/><net_sink comp="1386" pin=0"/></net>

<net id="1390"><net_src comp="1386" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1394"><net_src comp="869" pin="4"/><net_sink comp="1391" pin=0"/></net>

<net id="1395"><net_src comp="1391" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="1399"><net_src comp="883" pin="2"/><net_sink comp="1396" pin=0"/></net>

<net id="1400"><net_src comp="1396" pin="1"/><net_sink comp="895" pin=1"/></net>

<net id="1401"><net_src comp="1396" pin="1"/><net_sink comp="902" pin=1"/></net>

<net id="1402"><net_src comp="1396" pin="1"/><net_sink comp="907" pin=2"/></net>

<net id="1403"><net_src comp="1396" pin="1"/><net_sink comp="464" pin=2"/></net>

<net id="1407"><net_src comp="889" pin="2"/><net_sink comp="1404" pin=0"/></net>

<net id="1411"><net_src comp="895" pin="3"/><net_sink comp="1408" pin=0"/></net>

<net id="1412"><net_src comp="1408" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1416"><net_src comp="907" pin="3"/><net_sink comp="1413" pin=0"/></net>

<net id="1417"><net_src comp="1413" pin="1"/><net_sink comp="1068" pin=0"/></net>

<net id="1418"><net_src comp="1413" pin="1"/><net_sink comp="1071" pin=0"/></net>

<net id="1422"><net_src comp="940" pin="2"/><net_sink comp="1419" pin=0"/></net>

<net id="1423"><net_src comp="1419" pin="1"/><net_sink comp="1074" pin=1"/></net>

<net id="1424"><net_src comp="1419" pin="1"/><net_sink comp="1089" pin=1"/></net>

<net id="1428"><net_src comp="1050" pin="3"/><net_sink comp="1425" pin=0"/></net>

<net id="1429"><net_src comp="1425" pin="1"/><net_sink comp="1111" pin=0"/></net>

<net id="1433"><net_src comp="1058" pin="2"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="1104" pin=0"/></net>

<net id="1438"><net_src comp="1064" pin="1"/><net_sink comp="1435" pin=0"/></net>

<net id="1439"><net_src comp="1435" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1443"><net_src comp="1180" pin="1"/><net_sink comp="1440" pin=0"/></net>

<net id="1444"><net_src comp="1440" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="1448"><net_src comp="1195" pin="2"/><net_sink comp="1445" pin=0"/></net>

<net id="1449"><net_src comp="1445" pin="1"/><net_sink comp="1207" pin=1"/></net>

<net id="1453"><net_src comp="1201" pin="2"/><net_sink comp="1450" pin=0"/></net>

<net id="1454"><net_src comp="1450" pin="1"/><net_sink comp="1207" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out_V | {21 }
	Port: conv_2_weights_V | {}
	Port: conv_2_bias_V | {}
 - Input state : 
	Port: conv_2 : input_0_V | {15 16 }
	Port: conv_2 : input_1_V | {15 16 }
	Port: conv_2 : input_2_V | {15 16 }
	Port: conv_2 : input_3_V | {15 16 }
	Port: conv_2 : input_4_V | {15 16 }
	Port: conv_2 : input_5_V | {15 16 }
	Port: conv_2 : input_6_0_V | {15 16 }
	Port: conv_2 : conv_2_weights_V | {14 15 }
	Port: conv_2 : conv_2_bias_V | {5 17 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln203 : 1
		add_ln203 : 2
		tmp_10 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln203_13 : 1
		zext_ln203_14 : 1
		add_ln203_7 : 2
		zext_ln203_15 : 3
		conv_out_V_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		zext_ln1116 : 1
		tmp_11 : 1
		zext_ln1116_1 : 2
		sub_ln1116 : 3
		sext_ln1116 : 4
		add_ln26 : 2
		tmp_12 : 3
		zext_ln1117 : 4
		zext_ln1117_1 : 4
		tmp_13 : 3
		zext_ln1117_2 : 4
		sub_ln1117 : 5
		p_Val2_15 : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln1116_2 : 1
		add_ln1116 : 2
		trunc_ln1116 : 3
		p_shl : 4
		tmp_18 : 3
		sub_ln1116_1 : 5
		add_ln26_1 : 2
		urem_ln1117 : 3
		zext_ln1117_3 : 3
		mul_ln1117 : 4
		tmp_19 : 5
		sext_ln1117 : 6
		zext_ln1117_4 : 7
		add_ln1117 : 8
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		zext_ln1117_5 : 1
		sub_ln1117_1 : 2
	State 14
		icmp_ln24 : 1
		ch : 1
		br_ln24 : 2
		zext_ln1116_3 : 1
		zext_ln1116_4 : 1
		zext_ln1116_5 : 1
		add_ln1116_1 : 2
		tmp_37_cast : 3
		add_ln1116_2 : 4
		zext_ln1116_6 : 5
		conv_2_weights_V_add : 6
		add_ln1117_1 : 2
		add_ln1117_2 : 2
		sext_ln1117_1 : 3
		input_6_0_V_addr : 4
		conv_2_weights_V_loa : 7
	State 15
		input_0_V_addr : 1
		input_1_V_addr : 1
		input_2_V_addr : 1
		input_3_V_addr : 1
		input_4_V_addr : 1
		input_5_V_addr : 1
		sext_ln1116_1 : 1
		input_5_V_load : 2
		input_4_V_load : 2
		input_3_V_load : 2
		input_2_V_load : 2
		input_1_V_load : 2
		input_0_V_load : 2
	State 16
		phi_ln1117 : 1
		sext_ln1118 : 2
		r_V : 3
		sext_ln1118_1 : 4
		zext_ln728 : 1
		zext_ln703 : 5
		ret_V : 6
		w_sum_V : 7
	State 17
		sext_ln1265 : 1
		tmp_V_4 : 2
		icmp_ln885 : 3
		br_ln34 : 4
	State 18
		tmp_V_5 : 1
		p_Result_s : 2
		p_Result_25 : 3
		l : 4
		sub_ln894 : 5
		trunc_ln894 : 6
		lsb_index : 6
		tmp_15 : 7
		icmp_ln897 : 8
		trunc_ln897 : 6
		sub_ln897 : 7
		zext_ln897 : 8
		lshr_ln897 : 9
		p_Result_21 : 10
		icmp_ln897_1 : 10
		a : 11
		tmp_16 : 7
		xor_ln899 : 8
		add_ln899 : 7
		p_Result_22 : 8
		and_ln899 : 8
		or_ln899 : 11
		or_ln : 11
		icmp_ln908 : 7
		trunc_ln893 : 5
	State 19
		lshr_ln908 : 1
		zext_ln908 : 2
		zext_ln908_1 : 1
		shl_ln908 : 2
		m_1 : 3
		m_2 : 4
		m_5 : 5
		m_6 : 6
		tmp_17 : 5
		select_ln915 : 6
		add_ln915 : 7
		tmp_2 : 8
		p_Result_26 : 9
		bitcast_ln729 : 10
		trunc_ln4 : 5
		icmp_ln924 : 8
		icmp_ln924_1 : 6
		tmp_1 : 11
	State 20
		and_ln924 : 1
		br_ln34 : 1
	State 21
		store_ln35 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   dcmp   |      grp_fu_472      |    0    |   130   |   469   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_477    |    0    |    0    |    15   |
|          |       r_fu_489       |    0    |    0    |    13   |
|          |       c_fu_501       |    0    |    0    |    13   |
|          |   add_ln203_fu_511   |    0    |    0    |    15   |
|          |       f_fu_535       |    0    |    0    |    15   |
|          |  add_ln203_7_fu_553  |    0    |    0    |    13   |
|          |       wr_fu_573      |    0    |    0    |    10   |
|          |    add_ln26_fu_605   |    0    |    0    |    13   |
|          |       wc_fu_655      |    0    |    0    |    10   |
|          |   add_ln1116_fu_665  |    0    |    0    |    15   |
|          |   add_ln26_1_fu_696  |    0    |    0    |    13   |
|    add   |   add_ln1117_fu_736  |    0    |    0    |    15   |
|          |       ch_fu_771      |    0    |    0    |    12   |
|          |  add_ln1116_1_fu_789 |    0    |    0    |    15   |
|          |  add_ln1116_2_fu_802 |    0    |    0    |    13   |
|          |  add_ln1117_1_fu_812 |    0    |    0    |    15   |
|          |  add_ln1117_2_fu_817 |    0    |    0    |    15   |
|          |     ret_V_fu_863     |    0    |    0    |    35   |
|          |    tmp_V_4_fu_883    |    0    |    0    |    19   |
|          |   lsb_index_fu_950   |    0    |    0    |    39   |
|          |   add_ln899_fu_1024  |    0    |    0    |    19   |
|          |   add_ln908_fu_1074  |    0    |    0    |    39   |
|          |      m_2_fu_1114     |    0    |    0    |    71   |
|          |   add_ln915_fu_1155  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1116_fu_595  |    0    |    0    |    13   |
|          |   sub_ln1117_fu_639  |    0    |    0    |    15   |
|          |  sub_ln1116_1_fu_690 |    0    |    0    |    15   |
|          |  sub_ln1117_1_fu_759 |    0    |    0    |    15   |
|    sub   |     tmp_V_fu_902     |    0    |    0    |    19   |
|          |   sub_ln894_fu_940   |    0    |    0    |    39   |
|          |   sub_ln897_fu_976   |    0    |    0    |    13   |
|          |   sub_ln908_fu_1089  |    0    |    0    |    39   |
|          |   sub_ln915_fu_1150  |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_483   |    0    |    0    |    9    |
|          |   icmp_ln11_fu_495   |    0    |    0    |    9    |
|          |   icmp_ln14_fu_529   |    0    |    0    |    11   |
|          |   icmp_ln18_fu_567   |    0    |    0    |    8    |
|          |   icmp_ln21_fu_649   |    0    |    0    |    8    |
|   icmp   |   icmp_ln24_fu_765   |    0    |    0    |    9    |
|          |   icmp_ln885_fu_889  |    0    |    0    |    13   |
|          |   icmp_ln897_fu_966  |    0    |    0    |    18   |
|          |  icmp_ln897_1_fu_998 |    0    |    0    |    13   |
|          |  icmp_ln908_fu_1058  |    0    |    0    |    18   |
|          |  icmp_ln924_fu_1195  |    0    |    0    |    13   |
|          | icmp_ln924_1_fu_1201 |    0    |    0    |    29   |
|----------|----------------------|---------|---------|---------|
|   lshr   |   lshr_ln897_fu_986  |    0    |    0    |    11   |
|          |  lshr_ln908_fu_1079  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|    shl   |   shl_ln908_fu_1098  |    0    |    0    |   101   |
|----------|----------------------|---------|---------|---------|
|          |    tmp_V_5_fu_907    |    0    |    0    |    14   |
|  select  |      m_1_fu_1104     |    0    |    0    |    64   |
|          | select_ln915_fu_1142 |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|   urem   |      grp_fu_702      |    0    |    58   |    23   |
|----------|----------------------|---------|---------|---------|
|   cttz   |       l_fu_932       |    0    |    40   |    36   |
|----------|----------------------|---------|---------|---------|
|    mul   |   mul_ln1117_fu_712  |    0    |    0    |    26   |
|          |      r_V_fu_1217     |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_21_fu_992  |    0    |    0    |    14   |
|    and   |       a_fu_1004      |    0    |    0    |    2    |
|          |   and_ln899_fu_1038  |    0    |    0    |    2    |
|          |   and_ln924_fu_1211  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    or    |   or_ln899_fu_1044   |    0    |    0    |    2    |
|          |   or_ln924_fu_1207   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |   xor_ln899_fu_1018  |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln203_fu_507  |    0    |    0    |    0    |
|          |   zext_ln14_fu_525   |    0    |    0    |    0    |
|          |   zext_ln26_fu_541   |    0    |    0    |    0    |
|          | zext_ln203_13_fu_545 |    0    |    0    |    0    |
|          | zext_ln203_14_fu_549 |    0    |    0    |    0    |
|          | zext_ln203_15_fu_558 |    0    |    0    |    0    |
|          |   zext_ln18_fu_563   |    0    |    0    |    0    |
|          |  zext_ln1116_fu_579  |    0    |    0    |    0    |
|          | zext_ln1116_1_fu_591 |    0    |    0    |    0    |
|          |  zext_ln1117_fu_619  |    0    |    0    |    0    |
|          | zext_ln1117_1_fu_623 |    0    |    0    |    0    |
|          | zext_ln1117_2_fu_635 |    0    |    0    |    0    |
|          |   zext_ln21_fu_645   |    0    |    0    |    0    |
|          | zext_ln1116_2_fu_661 |    0    |    0    |    0    |
|          | zext_ln1117_3_fu_708 |    0    |    0    |    0    |
|   zext   | zext_ln1117_4_fu_732 |    0    |    0    |    0    |
|          | zext_ln1117_5_fu_755 |    0    |    0    |    0    |
|          | zext_ln1116_3_fu_777 |    0    |    0    |    0    |
|          | zext_ln1116_4_fu_781 |    0    |    0    |    0    |
|          | zext_ln1116_5_fu_785 |    0    |    0    |    0    |
|          | zext_ln1116_6_fu_807 |    0    |    0    |    0    |
|          | zext_ln1117_6_fu_827 |    0    |    0    |    0    |
|          |   zext_ln728_fu_855  |    0    |    0    |    0    |
|          |   zext_ln703_fu_859  |    0    |    0    |    0    |
|          |   zext_ln897_fu_982  |    0    |    0    |    0    |
|          |       m_fu_1068      |    0    |    0    |    0    |
|          | zext_ln907_1_fu_1071 |    0    |    0    |    0    |
|          |  zext_ln908_fu_1085  |    0    |    0    |    0    |
|          | zext_ln908_1_fu_1094 |    0    |    0    |    0    |
|          |  zext_ln911_fu_1111  |    0    |    0    |    0    |
|          |      m_6_fu_1130     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_10_fu_517    |    0    |    0    |    0    |
|          |     tmp_11_fu_583    |    0    |    0    |    0    |
|          |     tmp_12_fu_611    |    0    |    0    |    0    |
|          |     tmp_13_fu_627    |    0    |    0    |    0    |
|          |     p_shl_fu_674     |    0    |    0    |    0    |
|          |     tmp_18_fu_682    |    0    |    0    |    0    |
|bitconcatenate|  p_shl3_cast_fu_741  |    0    |    0    |    0    |
|          |     tmp_20_fu_748    |    0    |    0    |    0    |
|          |  tmp_37_cast_fu_794  |    0    |    0    |    0    |
|          |     lhs_V_fu_847     |    0    |    0    |    0    |
|          |  p_Result_25_fu_924  |    0    |    0    |    0    |
|          |     or_ln_fu_1050    |    0    |    0    |    0    |
|          |     tmp_2_fu_1161    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  sext_ln1116_fu_601  |    0    |    0    |    0    |
|          |  sext_ln1117_fu_728  |    0    |    0    |    0    |
|          | sext_ln1117_1_fu_822 |    0    |    0    |    0    |
|   sext   | sext_ln1116_1_fu_836 |    0    |    0    |    0    |
|          |  sext_ln1118_fu_840  |    0    |    0    |    0    |
|          | sext_ln1118_1_fu_844 |    0    |    0    |    0    |
|          |  sext_ln1265_fu_879  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  trunc_ln1116_fu_670 |    0    |    0    |    0    |
|   trunc  |  trunc_ln894_fu_946  |    0    |    0    |    0    |
|          |  trunc_ln897_fu_972  |    0    |    0    |    0    |
|          |  trunc_ln893_fu_1064 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     tmp_19_fu_718    |    0    |    0    |    0    |
|          |    w_sum_V_fu_869    |    0    |    0    |    0    |
|partselect|   p_Result_s_fu_914  |    0    |    0    |    0    |
|          |     tmp_15_fu_956    |    0    |    0    |    0    |
|          |      m_5_fu_1120     |    0    |    0    |    0    |
|          |   trunc_ln4_fu_1185  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_Result_24_fu_895  |    0    |    0    |    0    |
| bitselect|    tmp_16_fu_1010    |    0    |    0    |    0    |
|          |  p_Result_22_fu_1030 |    0    |    0    |    0    |
|          |    tmp_17_fu_1134    |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|  partset |  p_Result_26_fu_1168 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |   228   |   1676  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|    add_ln1117_1_reg_1346    |    9   |
|     add_ln1117_reg_1318     |    6   |
|     add_ln26_1_reg_1313     |    4   |
|       add_ln8_reg_1223      |    7   |
|    bitcast_ln729_reg_1440   |   64   |
|         c_0_reg_342         |    4   |
|          c_reg_1239         |    4   |
|         ch_0_reg_423        |    3   |
|         ch_reg_1336         |    3   |
| conv_2_bias_V_addr_reg_1295 |    4   |
|conv_2_weights_V_add_reg_1341|   10   |
|   conv_out_V_addr_reg_1267  |   11   |
|         f_0_reg_354         |    5   |
|          f_reg_1252         |    5   |
|     icmp_ln885_reg_1404     |    1   |
|     icmp_ln908_reg_1430     |    1   |
|    icmp_ln924_1_reg_1450    |    1   |
|     icmp_ln924_reg_1445     |    1   |
|   input_0_V_addr_reg_1356   |    8   |
|   input_1_V_addr_reg_1361   |    8   |
|   input_2_V_addr_reg_1366   |    8   |
|   input_3_V_addr_reg_1371   |    8   |
|   input_4_V_addr_reg_1376   |    8   |
|   input_5_V_addr_reg_1381   |    8   |
|  input_6_0_V_addr_reg_1351  |    7   |
|        or_ln_reg_1425       |   32   |
|     p_Result_24_reg_1408    |    1   |
|      p_Val2_19_reg_411      |   14   |
|       p_Val2_s_reg_365      |   14   |
|      phi_ln1117_reg_434     |   14   |
|       phi_mul_reg_330       |    7   |
|         r_0_reg_318         |    4   |
|          r_reg_1231         |    4   |
|    sext_ln1116_1_reg_1386   |   25   |
|     sext_ln1116_reg_1280    |    6   |
|      storemerge_reg_460     |   14   |
|    sub_ln1116_1_reg_1308    |    7   |
|    sub_ln1117_1_reg_1328    |    9   |
|     sub_ln1117_reg_1290     |    8   |
|      sub_ln894_reg_1419     |   32   |
|       tmp_V_4_reg_1396      |   14   |
|       tmp_V_5_reg_1413      |   14   |
|     trunc_ln893_reg_1435    |   11   |
|     urem_ln1117_reg_1324    |    4   |
|       w_sum_1_reg_388       |   14   |
|       w_sum_V_reg_1391      |   14   |
|         wc_0_reg_400        |    2   |
|         wc_reg_1303         |    2   |
|         wr_0_reg_377        |    2   |
|         wr_reg_1275         |    2   |
|     zext_ln1117_reg_1285    |    6   |
|      zext_ln14_reg_1244     |   12   |
|    zext_ln203_13_reg_1262   |   11   |
|      zext_ln26_reg_1257     |   64   |
+-----------------------------+--------+
|            Total            |   561  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_204 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_224 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_272 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_278 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_284 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_290 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_296 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_302 |  p0  |   2  |   8  |   16   ||    9    |
|    r_0_reg_318    |  p0  |   2  |   4  |    8   ||    9    |
|  phi_mul_reg_330  |  p0  |   2  |   7  |   14   ||    9    |
|    c_0_reg_342    |  p0  |   2  |   4  |    8   ||    9    |
|  p_Val2_s_reg_365 |  p0  |   2  |  14  |   28   ||    9    |
|     grp_fu_472    |  p0  |   2  |  64  |   128  ||    9    |
|     grp_fu_702    |  p0  |   2  |   4  |    8   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   318  ||  24.766 ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |   228  |  1676  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   24   |    -   |   126  |
|  Register |    -   |    -   |   561  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   24   |   789  |  1802  |
+-----------+--------+--------+--------+--------+
