#UART (Universal Asynchronous Receiver/Transmitter)
##ğŸ“Œ Overview

This project implements a UART (Universal Asynchronous Receiver/Transmitter) in Verilog HDL, including Transmitter, Receiver, Baud Rate Generator, FIFO, and Top-Level UART module.
It is designed for FPGA platforms and has been verified through ModelSim simulations.

UART is one of the most widely used communication protocols in embedded systems, enabling reliable serial communication between digital devices.

##âš¡ Features

âœ… Fully parameterized design

âœ… Supports 8 data bits

âœ… 1 stop bit (configurable as 16 ticks)

âœ… Baud rate: 115200 @ 50 MHz clock

âœ… Integrated FIFO buffer (depth configurable)

âœ… Modular design (Tx, Rx, Baud Generator, FIFO, Top module)

âœ… Testbench included

##ğŸ› ï¸ Parameters
parameter BAUD_RATE = 115200,
parameter STOP_TICKS = 16,
parameter DATA_BITS  = 8,
parameter DIVISOR    = 27,  // for 50 MHz clock
parameter FIFO_DEPTH = 4

##ğŸ“‚ Project Structure
UART-Project/
â”‚â”€â”€ src/
â”‚   â”œâ”€â”€ transmitter.v
â”‚   â”œâ”€â”€ receiver.v
â”‚   â”œâ”€â”€ baud_gen.v
â”‚   â”œâ”€â”€ fifo.v
â”‚   â”œâ”€â”€ UART.v          # Top-level module
â”‚
â”‚â”€â”€ tb/
â”‚   â”œâ”€â”€ tb_uart.v       # Testbench
â”‚
â”‚â”€â”€ docs/
â”‚   â”œâ”€â”€ block_diagram.png
â”‚   â”œâ”€â”€ simulation_waveform.png
â”‚
â”‚â”€â”€ README.md

##ğŸš€ How to Run

Clone the repository:

git clone https://github.com/Muhammad-Taha-Ansari/UART.git
cd UART

Open the project in ModelSim/QuestaSim or Quartus.

Run the simulation:

Compile all source files in src/

Run the testbench in tb/

View waveforms and verify transmission/reception.

##ğŸ”® Future Improvements

Support for parity bit

Configurable number of stop bits

Higher baud rate support

AXI/UART bridge

##ğŸ‘¨â€ğŸ’» Author

###Muhammad Taha Ansari
###Electrical Engineering Student, NED University (2027)
ğŸ”— linkedin.com/in/muhammad-taha-b93716299/
ğŸ”— https://github.com/Muhammad-Taha-Ansari
