// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "09/05/2023 13:03:22"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          TESTES
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module TESTES_vlg_vec_tst();
// constants                                           
// general purpose registers
reg B0;
reg B1;
reg B2;
reg B3;
reg CH0;
reg CH1;
reg CH2;
reg CH3;
reg CH4;
reg CH5;
reg CH6;
reg CH7;
// wires                                               
wire LED0;
wire LED2;
wire LED3;
wire LED5;
wire MCOL_LED0;
wire M_LED0;
wire M_LED2;
wire M_LED3;
wire M_LED4;
wire M_LED5;
wire M_LED6;
wire RGB_r;
wire SEG7_a;
wire SEG7_b;
wire SEG7_c;
wire SEG7_d;
wire SEG7_e;
wire SEG7_f;
wire SEG7_g;

// assign statements (if any)                          
TESTES i1 (
// port map - connection between master ports and signals/registers   
	.B0(B0),
	.B1(B1),
	.B2(B2),
	.B3(B3),
	.CH0(CH0),
	.CH1(CH1),
	.CH2(CH2),
	.CH3(CH3),
	.CH4(CH4),
	.CH5(CH5),
	.CH6(CH6),
	.CH7(CH7),
	.LED0(LED0),
	.LED2(LED2),
	.LED3(LED3),
	.LED5(LED5),
	.MCOL_LED0(MCOL_LED0),
	.M_LED0(M_LED0),
	.M_LED2(M_LED2),
	.M_LED3(M_LED3),
	.M_LED4(M_LED4),
	.M_LED5(M_LED5),
	.M_LED6(M_LED6),
	.RGB_r(RGB_r),
	.SEG7_a(SEG7_a),
	.SEG7_b(SEG7_b),
	.SEG7_c(SEG7_c),
	.SEG7_d(SEG7_d),
	.SEG7_e(SEG7_e),
	.SEG7_f(SEG7_f),
	.SEG7_g(SEG7_g)
);
initial 
begin 
#160000 $finish;
end 

// CH0
initial
begin
	CH0 = 1'b0;
	CH0 = #10000 1'b1;
	CH0 = #10000 1'b0;
	CH0 = #30000 1'b1;
	CH0 = #10000 1'b0;
	CH0 = #10000 1'b1;
	CH0 = #20000 1'b0;
end 

// B1
initial
begin
	B1 = 1'b0;
	B1 = #10000 1'b1;
	B1 = #30000 1'b0;
	B1 = #30000 1'b1;
	B1 = #60000 1'b0;
end 

// B0
initial
begin
	B0 = 1'b1;
	B0 = #10000 1'b0;
	B0 = #10000 1'b1;
	B0 = #30000 1'b0;
	B0 = #10000 1'b1;
	B0 = #10000 1'b0;
end 

// CH4
initial
begin
	CH4 = 1'b0;
	CH4 = #30000 1'b1;
	CH4 = #10000 1'b0;
	CH4 = #10000 1'b1;
	CH4 = #10000 1'b0;
	CH4 = #20000 1'b1;
	CH4 = #10000 1'b0;
	CH4 = #20000 1'b1;
	CH4 = #20000 1'b0;
end 

// B3
initial
begin
	B3 = 1'b0;
	B3 = #20000 1'b1;
	B3 = #10000 1'b0;
	B3 = #10000 1'b1;
	B3 = #10000 1'b0;
	B3 = #10000 1'b1;
	B3 = #10000 1'b0;
	B3 = #10000 1'b1;
	B3 = #10000 1'b0;
	B3 = #10000 1'b1;
	B3 = #30000 1'b0;
end 

// B2
initial
begin
	B2 = 1'b1;
	B2 = #30000 1'b0;
	B2 = #10000 1'b1;
	B2 = #10000 1'b0;
	B2 = #10000 1'b1;
	B2 = #20000 1'b0;
	B2 = #10000 1'b1;
	B2 = #10000 1'b0;
	B2 = #10000 1'b1;
	B2 = #10000 1'b0;
end 
endmodule

