WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2500044 heartbeat IPC: 3.99994 cumulative IPC: 3.99994 (Simulation time: 0 hr 0 min 23 sec) 
Warmup finished CPU 0 instructions: 10000003 cycles: 2500045 cumulative IPC: 3.99993 (Simulation time: 0 hr 0 min 23 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 2500045 (Simulation time: 0 hr 0 min 23 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 33197805 heartbeat IPC: 0.325757 cumulative IPC: 0.325757 (Simulation time: 0 hr 2 min 6 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 63701621 heartbeat IPC: 0.327828 cumulative IPC: 0.326789 (Simulation time: 0 hr 3 min 46 sec) 
Heartbeat CPU 0 instructions: 40000000 cycles: 94206320 heartbeat IPC: 0.327819 cumulative IPC: 0.327132 (Simulation time: 0 hr 5 min 55 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 124779661 heartbeat IPC: 0.327083 cumulative IPC: 0.32712 (Simulation time: 0 hr 9 min 1 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 155355315 heartbeat IPC: 0.327058 cumulative IPC: 0.327107 (Simulation time: 0 hr 12 min 3 sec) 
Simulation finished CPU 0 instructions: 50000002 cycles: 152855272 cumulative IPC: 0.327107 (Simulation time: 0 hr 12 min 3 sec) 

Simulation complete CPU 0 instructions: 50000002 cycles: 152855272 (Simulation time: 0 hr 12 min 3 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs traces/for_measure/602.gcc_s-1850B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.327107 instructions: 50000002 cycles: 152855272
CPU 0 Branch Prediction Accuracy: 87.8417% MPKI: 31.1734 Average ROB Occupancy at Mispredict: 13.0416
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01114
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 31.1623
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:    1182710  HIT:     138858  MISS:    1043852
LLC LOAD         ACCESS:    1156308  HIT:     134062  MISS:    1022246
LLC RFO          ACCESS:       1761  HIT:        826  MISS:        935
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       1878  HIT:        925  MISS:        953
LLC TRANSLATION  ACCESS:      22763  HIT:       3045  MISS:      19718
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 103.527 cycles
cpu0_DTLB TOTAL       ACCESS:   12211723  HIT:   11143735  MISS:    1067988
cpu0_DTLB LOAD         ACCESS:   12211723  HIT:   11143735  MISS:    1067988
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 10.5572 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   16555321  HIT:   12348069  MISS:    4207252
cpu0_L1D LOAD         ACCESS:   11787281  HIT:    7976357  MISS:    3810924
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    4712081  HIT:    4371702  MISS:     340379
cpu0_L1D TRANSLATION  ACCESS:      55959  HIT:         10  MISS:      55949
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 35.8234 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:    1700107  HIT:     518915  MISS:    1181192
cpu0_L2C LOAD         ACCESS:    1583572  HIT:     427264  MISS:    1156308
cpu0_L2C RFO          ACCESS:      40108  HIT:      38347  MISS:       1761
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      25443  HIT:      25083  MISS:        360
cpu0_L2C TRANSLATION  ACCESS:      50984  HIT:      28221  MISS:      22763
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 112.367 cycles
cpu0_STLB TOTAL       ACCESS:     400984  HIT:     350158  MISS:      50826
cpu0_STLB LOAD         ACCESS:     400984  HIT:     350158  MISS:      50826
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 157.636 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:     739916
  ROW_BUFFER_MISS:     302983
 AVG DBUS CONGESTED CYCLE:    3.86371
 WQ ROW_BUFFER_HIT:        646
  ROW_BUFFER_MISS:        372  FULL:          0

