# Format: clock  timeReq  slackR/slackF  setupR/setupF  instName/pinName   # cycle(s)
GATED_CLK(R)->GATED_CLK(R)	9.830    */0.140         */0.221         alu/\ALU_OUT_reg[0] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.648    */1.006         */0.401         alu/\ALU_OUT_reg[1] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.645    */1.590         */0.406         alu/\ALU_OUT_reg[15] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.643    */1.776         */0.407         alu/\ALU_OUT_reg[14] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.643    */2.101         */0.406         alu/\ALU_OUT_reg[2] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.644    */2.218         */0.406         alu/\ALU_OUT_reg[13] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.640    */2.518         */0.410         alu/\ALU_OUT_reg[12] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.640    */2.889         */0.410         alu/\ALU_OUT_reg[11] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.639    */3.038         */0.411         alu/\ALU_OUT_reg[10] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.644    */3.478         */0.406         alu/\ALU_OUT_reg[9] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.631    */3.527         */0.419         alu/\ALU_OUT_reg[8] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.613    */3.699         */0.436         alu/\ALU_OUT_reg[3] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.644    */3.736         */0.406         alu/\ALU_OUT_reg[7] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.643    */3.986         */0.408         alu/\ALU_OUT_reg[6] /D    1
REF_CLK(R)->GATED_CLK(R)	10.072   */4.805         */0.408         alu/\ALU_OUT_reg[5] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.642    */4.808         */0.408         alu/\ALU_OUT_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */5.396         */0.406         RegFile/\RdData_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */5.409         */0.406         RegFile/\RdData_reg[4] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */5.432         */0.406         RegFile/\RdData_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */5.436         */0.407         RegFile/\RdData_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */5.448         */0.404         RegFile/\RdData_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */5.452         */0.407         RegFile/\RdData_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */5.453         */0.407         RegFile/\RdData_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.083   */5.460         */0.405         RegFile/\RdData_reg[6] /D    1
@(R)->GATED_CLK(R)	9.668    5.508/*         0.381/*         alu/\ALU_OUT_reg[1] /RN    1
@(R)->GATED_CLK(R)	9.675    5.517/*         0.374/*         alu/\A__reg[2] /RN    1
@(R)->GATED_CLK(R)	9.676    5.518/*         0.374/*         alu/OUT_VALID_reg/RN    1
@(R)->GATED_CLK(R)	9.677    5.519/*         0.374/*         alu/\A__reg[1] /RN    1
@(R)->GATED_CLK(R)	9.677    5.519/*         0.374/*         alu/\A__reg[6] /RN    1
@(R)->GATED_CLK(R)	9.677    5.520/*         0.374/*         alu/\A__reg[5] /RN    1
@(R)->GATED_CLK(R)	9.675    5.537/*         0.374/*         alu/\A__reg[3] /RN    1
@(R)->GATED_CLK(R)	9.677    5.538/*         0.374/*         alu/\A__reg[0] /RN    1
@(R)->GATED_CLK(R)	9.677    5.539/*         0.374/*         alu/\B__reg[1] /RN    1
@(R)->GATED_CLK(R)	9.668    5.547/*         0.382/*         alu/\ALU_OUT_reg[4] /RN    1
@(R)->GATED_CLK(R)	9.676    5.556/*         0.374/*         alu/\ALU_OUT_reg[5] /RN    1
@(R)->GATED_CLK(R)	9.668    5.560/*         0.382/*         alu/\A__reg[4] /RN    1
@(R)->GATED_CLK(R)	9.676    5.569/*         0.374/*         alu/\ALU_OUT_reg[15] /RN    1
@(R)->GATED_CLK(R)	9.676    5.569/*         0.374/*         alu/\ALU_OUT_reg[6] /RN    1
@(R)->GATED_CLK(R)	9.676    5.571/*         0.374/*         alu/\ALU_OUT_reg[9] /RN    1
@(R)->GATED_CLK(R)	9.676    5.573/*         0.374/*         alu/\ALU_OUT_reg[7] /RN    1
@(R)->GATED_CLK(R)	9.675    5.575/*         0.374/*         alu/\ALU_OUT_reg[2] /RN    1
@(R)->GATED_CLK(R)	9.675    5.575/*         0.374/*         alu/\ALU_OUT_reg[3] /RN    1
@(R)->GATED_CLK(R)	9.676    5.580/*         0.374/*         alu/\ALU_OUT_reg[8] /RN    1
@(R)->GATED_CLK(R)	9.676    5.585/*         0.374/*         alu/\ALU_OUT_reg[10] /RN    1
@(R)->GATED_CLK(R)	9.676    5.591/*         0.374/*         alu/\ALU_OUT_reg[12] /RN    1
@(R)->GATED_CLK(R)	9.676    5.594/*         0.374/*         alu/\ALU_OUT_reg[11] /RN    1
@(R)->GATED_CLK(R)	9.676    5.597/*         0.374/*         alu/\ALU_OUT_reg[13] /RN    1
@(R)->GATED_CLK(R)	9.676    5.603/*         0.374/*         alu/\ALU_OUT_reg[14] /RN    1
@(R)->GATED_CLK(R)	9.944    5.786/*         0.105/*         alu/\A__reg[7] /RN    1
@(R)->GATED_CLK(R)	9.962    5.804/*         0.088/*         alu/\B__reg[7] /RN    1
@(R)->GATED_CLK(R)	9.977    5.819/*         0.072/*         alu/\B__reg[0] /RN    1
@(R)->GATED_CLK(R)	9.978    5.819/*         0.072/*         alu/\B__reg[4] /RN    1
@(R)->GATED_CLK(R)	9.979    5.820/*         0.072/*         alu/\B__reg[6] /RN    1
@(R)->GATED_CLK(R)	9.979    5.821/*         0.072/*         alu/\B__reg[5] /RN    1
@(R)->GATED_CLK(R)	9.999    5.840/*         0.052/*         alu/\ALU_OUT_reg[0] /RN    1
@(R)->GATED_CLK(R)	9.998    5.860/*         0.051/*         alu/\B__reg[3] /RN    1
@(R)->GATED_CLK(R)	9.999    5.861/*         0.051/*         alu/\B__reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.145         */0.420         RegFile/\mem_reg[15][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.152         */0.420         RegFile/\mem_reg[10][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.165         */0.415         RegFile/\mem_reg[15][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.167         */0.418         RegFile/\mem_reg[13][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.169         */0.414         RegFile/\mem_reg[15][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.174         */0.415         RegFile/\mem_reg[8][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.178         */0.415         RegFile/\mem_reg[8][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.178         */0.416         RegFile/\mem_reg[13][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.179         */0.412         RegFile/\mem_reg[15][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.179         */0.413         RegFile/\mem_reg[8][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.180         */0.413         RegFile/\mem_reg[15][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.180         */0.413         RegFile/\mem_reg[15][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.181         */0.415         RegFile/\mem_reg[9][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.183         */0.415         RegFile/\mem_reg[12][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.183         */0.411         RegFile/\mem_reg[15][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.184         */0.413         RegFile/\mem_reg[10][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.184         */0.413         RegFile/\mem_reg[10][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.185         */0.414         RegFile/\mem_reg[9][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.185         */0.415         RegFile/\mem_reg[9][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.186         */0.413         RegFile/\mem_reg[8][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.187         */0.412         RegFile/\mem_reg[15][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.187         */0.414         RegFile/\mem_reg[10][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.187         */0.415         RegFile/\mem_reg[14][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.188         */0.412         RegFile/\mem_reg[8][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.189         */0.414         RegFile/\mem_reg[13][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.191         */0.413         RegFile/\mem_reg[10][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.191         */0.413         RegFile/\mem_reg[8][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.192         */0.413         RegFile/\mem_reg[9][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.193         */0.413         RegFile/\mem_reg[14][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.193         */0.411         RegFile/\mem_reg[10][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.193         */0.411         RegFile/\mem_reg[12][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.194         */0.412         RegFile/\mem_reg[12][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.194         */0.411         RegFile/\mem_reg[14][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.195         */0.413         RegFile/\mem_reg[13][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.195         */0.415         RegFile/\mem_reg[14][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.195         */0.410         RegFile/\mem_reg[8][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.196         */0.410         RegFile/\mem_reg[8][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */6.196         */0.411         RegFile/\mem_reg[12][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.196         */0.413         RegFile/\mem_reg[11][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.197         */0.411         RegFile/\mem_reg[10][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.197         */0.410         RegFile/\mem_reg[12][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.197         */0.410         RegFile/\mem_reg[12][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.198         */0.410         RegFile/\mem_reg[12][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.198         */0.411         RegFile/\mem_reg[12][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.199         */0.412         RegFile/\mem_reg[11][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.200         */0.414         RegFile/\mem_reg[9][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.200         */0.412         RegFile/\mem_reg[11][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.201         */0.413         RegFile/\mem_reg[13][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */6.201         */0.410         RegFile/\mem_reg[10][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.201         */0.412         RegFile/\mem_reg[11][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.202         */0.411         RegFile/\mem_reg[14][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.202         */0.411         RegFile/\mem_reg[9][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.203         */0.412         RegFile/\mem_reg[13][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.203         */0.410         RegFile/\mem_reg[13][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.203         */0.411         RegFile/\mem_reg[9][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.204         */0.412         RegFile/\mem_reg[14][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.081   */6.204         */0.410         RegFile/\mem_reg[13][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */6.204         */0.410         RegFile/\mem_reg[9][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.205         */0.411         RegFile/\mem_reg[11][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.205         */0.410         RegFile/\mem_reg[14][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.207         */0.410         RegFile/\mem_reg[14][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.207         */0.411         RegFile/\mem_reg[11][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.080   */6.207         */0.410         RegFile/\mem_reg[11][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */6.210         */0.410         RegFile/\mem_reg[11][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.038   */6.268         */0.444         RegFile/\mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.041   */6.283         */0.440         RegFile/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.044   */6.287         */0.439         RegFile/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.315         */0.412         RegFile/\mem_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.316         */0.415         RegFile/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */6.321         */0.413         RegFile/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.321         */0.412         RegFile/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.326         */0.411         RegFile/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.327         */0.410         RegFile/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.328         */0.412         RegFile/\mem_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.329         */0.412         RegFile/\mem_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.330         */0.410         RegFile/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.331         */0.410         RegFile/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.332         */0.413         RegFile/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.333         */0.412         RegFile/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.339         */0.409         RegFile/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */6.391         */0.419         RegFile/\mem_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.068   */6.400         */0.416         RegFile/\mem_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.066   */6.401         */0.418         RegFile/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */6.403         */0.413         RegFile/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.067   */6.403         */0.418         RegFile/\mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.410         */0.414         RegFile/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.411         */0.413         RegFile/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.414         */0.414         RegFile/\mem_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.414         */0.412         RegFile/\mem_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.414         */0.413         RegFile/\mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.415         */0.412         RegFile/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.415         */0.414         RegFile/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.416         */0.413         RegFile/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.416         */0.414         RegFile/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.417         */0.415         RegFile/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.417         */0.413         RegFile/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.417         */0.413         RegFile/\mem_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */6.417         */0.413         RegFile/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.417         */0.415         RegFile/\mem_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.419         */0.414         RegFile/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.419         */0.413         RegFile/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.421         */0.410         RegFile/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.422         */0.411         RegFile/\mem_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.069   */6.423         */0.416         RegFile/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.424         */0.414         RegFile/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.425         */0.409         RegFile/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.425         */0.410         RegFile/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.427         */0.411         RegFile/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.077   */6.427         */0.412         RegFile/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.427         */0.411         RegFile/\mem_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.428         */0.411         RegFile/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.428         */0.412         RegFile/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */6.428         */0.410         RegFile/\mem_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.429         */0.410         RegFile/\mem_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.432         */0.412         RegFile/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.079   */6.432         */0.410         RegFile/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.434         */0.412         RegFile/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.434         */0.412         RegFile/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.437         */0.412         RegFile/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */6.439         */0.411         RegFile/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.441         */0.415         RegFile/\mem_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.070   */6.448         */0.413         RegFile/\mem_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.071   */6.451         */0.415         RegFile/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.460         */0.411         RegFile/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.460         */0.410         RegFile/\mem_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.072   */6.461         */0.410         RegFile/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.074   */6.462         */0.411         RegFile/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */6.467         */0.410         RegFile/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.110   6.557/*         0.371/*         FSM/\current_state_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   6.557/*         0.371/*         FSM/\current_state_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   6.557/*         0.371/*         FSM/\current_state_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   6.559/*         0.371/*         FSM/\current_state_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   6.560/*         0.371/*         RegFile/RdData_Valid_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.111   6.561/*         0.371/*         RegFile/\mem_reg[0][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   6.561/*         0.371/*         FSM/\address__reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   6.562/*         0.371/*         RegFile/\mem_reg[1][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.565/*         0.372/*         RegFile/\mem_reg[0][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.566/*         0.372/*         RegFile/\mem_reg[1][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.569/*         0.372/*         RegFile/\mem_reg[1][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.571/*         0.372/*         RegFile/\mem_reg[1][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.112   6.573/*         0.372/*         RegFile/\mem_reg[0][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.574/*         0.372/*         RegFile/\mem_reg[0][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.112   6.574/*         0.372/*         RegFile/\mem_reg[0][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.577/*         0.372/*         RegFile/\RdData_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.577/*         0.372/*         RegFile/\mem_reg[0][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   6.580/*         0.372/*         RegFile/\RdData_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   6.580/*         0.372/*         RegFile/\RdData_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.581/*         0.372/*         RegFile/\mem_reg[1][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   6.581/*         0.372/*         RegFile/\mem_reg[0][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   6.582/*         0.372/*         RegFile/\RdData_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   6.582/*         0.372/*         RegFile/\RdData_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   6.587/*         0.372/*         RegFile/\RdData_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   6.594/*         0.372/*         RegFile/\RdData_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   6.595/*         0.372/*         RegFile/\RdData_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.612/*         0.372/*         RegFile/\mem_reg[8][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.613/*         0.372/*         RegFile/\mem_reg[10][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.613/*         0.372/*         RegFile/\mem_reg[11][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.613/*         0.372/*         RegFile/\mem_reg[9][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   6.652/*         0.371/*         RegFile/\mem_reg[9][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   6.653/*         0.371/*         RegFile/\mem_reg[11][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   6.653/*         0.371/*         RegFile/\mem_reg[9][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.654/*         0.371/*         RegFile/\mem_reg[11][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.117   6.654/*         0.371/*         RegFile/\mem_reg[11][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   6.654/*         0.371/*         RegFile/\mem_reg[8][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.118   6.655/*         0.371/*         RegFile/\mem_reg[9][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.119   6.655/*         0.371/*         RegFile/\mem_reg[8][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.659/*         0.371/*         RegFile/\mem_reg[8][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.120   6.667/*         0.371/*         RegFile/\mem_reg[10][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   */6.886         */0.366         fifo/mem/\mem_reg[1][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */6.887         */0.367         fifo/mem/\mem_reg[1][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.887         */0.366         fifo/mem/\mem_reg[1][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.888         */0.367         fifo/mem/\mem_reg[1][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */6.889         */0.366         fifo/mem/\mem_reg[1][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.113   */6.890         */0.368         fifo/mem/\mem_reg[0][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.890         */0.366         fifo/mem/\mem_reg[1][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.893         */0.365         fifo/mem/\mem_reg[1][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.895         */0.367         fifo/mem/\mem_reg[0][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.116   */6.895         */0.367         fifo/mem/\mem_reg[2][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.895         */0.367         fifo/mem/\mem_reg[0][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.896         */0.366         fifo/mem/\mem_reg[0][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */6.897         */0.365         fifo/mem/\mem_reg[1][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.897         */0.366         fifo/mem/\mem_reg[2][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.898         */0.366         fifo/mem/\mem_reg[3][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.114   */6.898         */0.366         fifo/mem/\mem_reg[3][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */6.898         */0.366         fifo/mem/\mem_reg[3][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */6.898         */0.366         fifo/mem/\mem_reg[0][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */6.899         */0.366         fifo/mem/\mem_reg[3][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.116   */6.900         */0.366         fifo/mem/\mem_reg[0][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.900         */0.366         fifo/mem/\mem_reg[2][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.900         */0.366         fifo/mem/\mem_reg[3][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.120   */6.901         */0.366         fifo/mem/\mem_reg[2][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.902         */0.365         fifo/mem/\mem_reg[2][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */6.903         */0.366         fifo/mem/\mem_reg[0][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.903         */0.365         fifo/mem/\mem_reg[3][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.115   */6.903         */0.365         fifo/mem/\mem_reg[0][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.903         */0.365         fifo/mem/\mem_reg[3][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.905         */0.365         fifo/mem/\mem_reg[2][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */6.905         */0.365         fifo/mem/\mem_reg[2][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */6.906         */0.365         fifo/mem/\mem_reg[2][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.907         */0.364         fifo/mem/\mem_reg[3][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */6.986         */0.364         fifo/mem/\mem_reg[7][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.116   */6.988         */0.366         fifo/mem/\mem_reg[4][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */6.989         */0.364         fifo/mem/\mem_reg[7][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.989         */0.363         fifo/mem/\mem_reg[7][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */6.991         */0.363         fifo/mem/\mem_reg[7][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.120   */6.991         */0.365         fifo/mem/\mem_reg[4][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.124   */6.992         */0.362         fifo/mem/\mem_reg[7][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.993         */0.365         fifo/mem/\mem_reg[4][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.994         */0.365         fifo/mem/\mem_reg[4][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.120   */6.994         */0.364         fifo/mem/\mem_reg[4][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.995         */0.365         fifo/mem/\mem_reg[4][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.996         */0.365         fifo/mem/\mem_reg[4][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.125   */6.996         */0.362         fifo/mem/\mem_reg[7][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */6.996         */0.365         fifo/mem/\mem_reg[4][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */6.997         */0.362         fifo/mem/\mem_reg[7][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */6.998         */0.362         fifo/mem/\mem_reg[7][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.117   */7.002         */0.366         fifo/mem/\mem_reg[6][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */7.002         */0.367         fifo/mem/\mem_reg[5][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */7.002         */0.366         fifo/mem/\mem_reg[6][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.118   */7.003         */0.366         fifo/mem/\mem_reg[5][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.120   */7.004         */0.366         fifo/mem/\mem_reg[5][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */7.006         */0.366         fifo/mem/\mem_reg[6][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.119   */7.006         */0.365         fifo/mem/\mem_reg[6][0] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */7.007         */0.365         fifo/mem/\mem_reg[6][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */7.007         */0.365         fifo/mem/\mem_reg[6][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.120   */7.007         */0.365         fifo/mem/\mem_reg[5][1] /D    1
REF_CLK(R)->REF_CLK(R)	10.122   */7.008         */0.365         fifo/mem/\mem_reg[6][3] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */7.009         */0.365         fifo/mem/\mem_reg[5][2] /D    1
REF_CLK(R)->REF_CLK(R)	10.121   */7.010         */0.365         fifo/mem/\mem_reg[6][6] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */7.010         */0.365         fifo/mem/\mem_reg[5][5] /D    1
REF_CLK(R)->REF_CLK(R)	10.125   */7.012         */0.361         fifo/mem/\mem_reg[5][7] /D    1
REF_CLK(R)->REF_CLK(R)	10.123   */7.014         */0.364         fifo/mem/\mem_reg[5][4] /D    1
REF_CLK(R)->REF_CLK(R)	10.076   */7.081         */0.404         FSM/\address__reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.073   */7.218         */0.410         RegFile/RdData_Valid_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.077   */7.235         */0.403         FSM/\address__reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.085   */7.417         */0.402         fifo/fifo_w/\bin_cnt_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.126   7.447/*         0.364/*         RegFile/\mem_reg[9][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.447/*         0.365/*         RegFile/\mem_reg[15][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.447/*         0.365/*         RegFile/\mem_reg[12][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.447/*         0.364/*         RegFile/\mem_reg[10][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   7.447/*         0.365/*         RegFile/\mem_reg[13][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   7.447/*         0.365/*         RegFile/\mem_reg[13][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.447/*         0.365/*         RegFile/\mem_reg[15][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   7.448/*         0.365/*         RegFile/\mem_reg[15][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.365/*         RegFile/\mem_reg[13][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.365/*         RegFile/\mem_reg[14][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.364/*         RegFile/\mem_reg[9][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.364/*         RegFile/\mem_reg[10][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.448/*         0.365/*         RegFile/\mem_reg[15][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.364/*         RegFile/\mem_reg[10][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.448/*         0.364/*         RegFile/\mem_reg[11][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.448/*         0.365/*         RegFile/\mem_reg[12][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.449/*         0.365/*         RegFile/\mem_reg[12][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.449/*         0.364/*         RegFile/\mem_reg[8][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.449/*         0.364/*         RegFile/\mem_reg[11][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.449/*         0.364/*         RegFile/\mem_reg[11][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.449/*         0.365/*         RegFile/\mem_reg[15][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.449/*         0.365/*         RegFile/\mem_reg[14][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.450/*         0.365/*         RegFile/\mem_reg[12][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.450/*         0.365/*         RegFile/\mem_reg[12][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.450/*         0.365/*         RegFile/\mem_reg[13][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.451/*         0.365/*         RegFile/\mem_reg[13][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.451/*         0.365/*         RegFile/\mem_reg[15][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.451/*         0.365/*         RegFile/\mem_reg[14][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.453/*         0.364/*         RegFile/\mem_reg[15][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.457/*         0.364/*         RegFile/\mem_reg[12][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.460/*         0.364/*         RegFile/\mem_reg[15][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.462/*         0.364/*         RegFile/\mem_reg[12][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.127   7.466/*         0.364/*         RegFile/\mem_reg[14][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.467/*         0.364/*         RegFile/\mem_reg[14][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.069   */7.469         */0.412         FSM/\current_state_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.127   7.472/*         0.364/*         RegFile/\mem_reg[13][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.476/*         0.363/*         RegFile/\mem_reg[14][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.478/*         0.363/*         RegFile/\mem_reg[13][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.478/*         0.364/*         RegFile/\mem_reg[12][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.480/*         0.363/*         RegFile/\mem_reg[7][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.124   7.480/*         0.363/*         RegFile/\mem_reg[8][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.483/*         0.363/*         RegFile/\mem_reg[8][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.121   7.483/*         0.363/*         RegFile/\mem_reg[4][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.483/*         0.363/*         RegFile/\mem_reg[10][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.121   7.483/*         0.363/*         RegFile/\mem_reg[14][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   7.484/*         0.363/*         RegFile/\mem_reg[7][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.485/*         0.363/*         RegFile/\mem_reg[7][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.485/*         0.363/*         RegFile/\mem_reg[14][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.485/*         0.363/*         RegFile/\mem_reg[10][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.485/*         0.363/*         RegFile/\mem_reg[10][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.486/*         0.363/*         RegFile/\mem_reg[9][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.486/*         0.363/*         RegFile/\mem_reg[9][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.486/*         0.363/*         RegFile/\mem_reg[5][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   7.487/*         0.363/*         RegFile/\mem_reg[11][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.487/*         0.363/*         RegFile/\mem_reg[7][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.130   7.487/*         0.363/*         RegFile/\mem_reg[8][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.488/*         0.363/*         RegFile/\mem_reg[5][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   7.491/*         0.363/*         RegFile/\mem_reg[5][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.129   7.493/*         0.363/*         RegFile/\mem_reg[13][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.497/*         0.362/*         RegFile/\mem_reg[6][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   7.500/*         0.362/*         RegFile/\mem_reg[4][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.508/*         0.361/*         RegFile/\mem_reg[6][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.122   7.511/*         0.361/*         RegFile/\mem_reg[5][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   7.521/*         0.360/*         RegFile/\mem_reg[6][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.123   7.523/*         0.360/*         RegFile/\mem_reg[4][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.128   7.526/*         0.360/*         RegFile/\mem_reg[6][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.124   7.528/*         0.360/*         RegFile/\mem_reg[7][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.124   7.528/*         0.360/*         RegFile/\mem_reg[7][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.124   7.533/*         0.359/*         RegFile/\mem_reg[4][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.083   */7.538         */0.399         FSM/\address__reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */7.538         */0.398         fifo/fifo_w/\bin_cnt_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.125   7.543/*         0.358/*         RegFile/\mem_reg[6][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.545/*         0.358/*         RegFile/\mem_reg[6][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.545/*         0.358/*         RegFile/\mem_reg[6][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.125   7.548/*         0.358/*         RegFile/\mem_reg[7][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.126   7.556/*         0.358/*         RegFile/\mem_reg[6][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.067   */7.567         */0.413         FSM/\current_state_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.078   */7.567         */0.404         FSM/\address__reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */7.579         */0.402         fifo/fifo_w/\bin_cnt_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.061   */7.668         */0.426         fifo/fifo_w/\bin_cnt_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.210   7.747/*         0.271/*         FSM/\current_state_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	9.971    7.857/*         0.079/*         clkGate/u0/E    1
REF_CLK(R)->REF_CLK(R)	10.087   */7.888         */0.402         fifo/fifo_w/full_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.176   7.960/*         0.304/*         FSM/\current_state_reg[3] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.477    */8.111         */0.572         alu/\B__reg[4] /SI    1
REF_CLK(R)->GATED_CLK(R)	10.149   8.113/*         0.330/*         alu/OUT_VALID_reg/D    1
GATED_CLK(R)->GATED_CLK(R)	9.547    */8.139         */0.502         alu/\B__reg[3] /SI    1
REF_CLK(R)->REF_CLK(R)	10.110   8.143/*         0.373/*         RegFile/\mem_reg[3][4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.143/*         0.373/*         RegFile/\mem_reg[3][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.143/*         0.373/*         RegFile/\mem_reg[1][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.144/*         0.373/*         RegFile/\mem_reg[4][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.144/*         0.374/*         RegFile/\mem_reg[5][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.144/*         0.374/*         RegFile/\mem_reg[7][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.144/*         0.374/*         RegFile/\mem_reg[4][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.144/*         0.374/*         RegFile/\mem_reg[3][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.145/*         0.374/*         RegFile/\mem_reg[5][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.145/*         0.374/*         RegFile/\mem_reg[1][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.146/*         0.374/*         RegFile/\mem_reg[1][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.146/*         0.374/*         RegFile/\mem_reg[0][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.146/*         0.373/*         RegFile/\mem_reg[4][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.146/*         0.374/*         RegFile/\mem_reg[2][2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.146/*         0.374/*         RegFile/\mem_reg[5][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.111   8.147/*         0.374/*         RegFile/\mem_reg[2][3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.110   8.147/*         0.374/*         RegFile/\mem_reg[4][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.148/*         0.373/*         RegFile/\mem_reg[3][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.149/*         0.373/*         RegFile/\mem_reg[3][0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   8.150/*         0.374/*         RegFile/\mem_reg[5][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.151/*         0.373/*         RegFile/\mem_reg[3][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.153/*         0.373/*         RegFile/\mem_reg[2][4] /RN    1
GATED_CLK(R)->GATED_CLK(R)	9.490    */8.153         */0.560         alu/\A__reg[5] /SI    1
REF_CLK(R)->REF_CLK(R)	10.109   8.154/*         0.373/*         RegFile/\mem_reg[3][7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.155/*         0.373/*         RegFile/\mem_reg[2][6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.158/*         0.373/*         RegFile/\mem_reg[2][1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.161/*         0.373/*         FSM/\address__reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.109   8.162/*         0.373/*         RegFile/\mem_reg[2][5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.166/*         0.373/*         FSM/\address__reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.168/*         0.373/*         FSM/\address__reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.107   8.174/*         0.373/*         data_synch/\sync_bus_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.108   8.185/*         0.373/*         data_synch/\sync_bus_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.103   8.187/*         0.384/*         fifo/fifo_w/\bin_cnt_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.193/*         0.373/*         data_synch/\sync_bus_reg[4] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.194/*         0.373/*         data_synch/\sync_bus_reg[5] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.194/*         0.373/*         fifo/read_synch/\synchronized_pointer_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.194/*         0.373/*         data_synch/\sync_bus_reg[6] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.194/*         0.373/*         fifo/read_synch/\synchronized_pointer_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.112   8.196/*         0.373/*         fifo/read_synch/\internal_pointer_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   8.197/*         0.373/*         fifo/fifo_w/\bin_cnt_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   8.197/*         0.373/*         fifo/fifo_w/\bin_cnt_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   8.197/*         0.373/*         fifo/fifo_w/\bin_cnt_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   8.198/*         0.373/*         fifo/read_synch/\internal_pointer_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.198/*         0.373/*         data_synch/\sync_bus_reg[7] /RN    1
REF_CLK(R)->REF_CLK(R)	10.113   8.199/*         0.373/*         fifo/read_synch/\synchronized_pointer_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.199/*         0.373/*         fifo/fifo_w/full_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.114   8.200/*         0.373/*         fifo/read_synch/\internal_pointer_reg[2] /RN    1
REF_CLK(R)->REF_CLK(R)	10.114   8.201/*         0.373/*         fifo/read_synch/\synchronized_pointer_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   8.201/*         0.373/*         fifo/read_synch/\internal_pointer_reg[3] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.205/*         0.373/*         data_synch/\sync_bus_reg[0] /RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.205/*         0.373/*         data_synch/\sync_bus_reg[1] /RN    1
REF_CLK(R)->REF_CLK(R)	10.115   8.205/*         0.373/*         data_synch/ex_enable_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.115   8.205/*         0.373/*         data_synch/enable_pulse_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.116   8.205/*         0.373/*         data_synch/exx_en_reg/RN    1
@(R)->REF_CLK(R)	10.170   8.208/*         0.318/*         u2/SYNC_RST_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.115   8.215/*         0.373/*         data_synch/enable_reg/RN    1
@(R)->REF_CLK(R)	10.178   8.215/*         0.311/*         u2/internal_reg/RN    1
REF_CLK(R)->REF_CLK(R)	10.074   */8.247         */0.407         data_synch/\sync_bus_reg[2] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.485    */8.247         */0.566         alu/\A__reg[4] /SI    1
REF_CLK(R)->REF_CLK(R)	10.083   */8.256         */0.406         data_synch/\sync_bus_reg[5] /D    1
REF_CLK(R)->REF_CLK(R)	10.075   */8.257         */0.405         data_synch/\sync_bus_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.082   */8.257         */0.407         data_synch/\sync_bus_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */8.265         */0.405         data_synch/\sync_bus_reg[0] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */8.265         */0.405         data_synch/\sync_bus_reg[6] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */8.266         */0.405         data_synch/\sync_bus_reg[7] /D    1
REF_CLK(R)->REF_CLK(R)	10.084   */8.267         */0.405         data_synch/\sync_bus_reg[4] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.490    */8.337         */0.559         alu/\A__reg[2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.505    */8.384         */0.545         alu/\A__reg[3] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.481    */8.395         */0.570         alu/\B__reg[5] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.548    */8.439         */0.501         alu/\A__reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.494    */8.462         */0.557         alu/\A__reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	10.429   8.469/*         0.054/*         RegFile/\mem_reg[3][5] /SN    1
REF_CLK(R)->REF_CLK(R)	10.428   8.474/*         0.054/*         RegFile/\mem_reg[2][7] /SN    1
REF_CLK(R)->REF_CLK(R)	10.427   8.475/*         0.054/*         RegFile/\mem_reg[2][0] /SN    1
GATED_CLK(R)->GATED_CLK(R)	9.504    */8.557         */0.546         alu/OUT_VALID_reg/SI    1
GATED_CLK(R)->GATED_CLK(R)	9.485    */8.582         */0.566         alu/\A__reg[6] /SI    1
REF_CLK(R)->REF_CLK(R)	10.082   */8.643         */0.406         data_synch/enable_pulse_reg/D    1
GATED_CLK(R)->GATED_CLK(R)	9.515    */8.656         */0.536         alu/\B__reg[1] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.541    */8.730         */0.508         alu/\B__reg[0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.634    */8.740         */0.416         alu/\B__reg[2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.522    */8.774         */0.527         alu/\ALU_OUT_reg[2] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.528    */8.782         */0.522         alu/\ALU_OUT_reg[9] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.533    */8.812         */0.517         alu/\ALU_OUT_reg[13] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.533    */8.812         */0.517         alu/\ALU_OUT_reg[14] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.534    */8.815         */0.516         alu/\ALU_OUT_reg[11] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.534    */8.817         */0.516         alu/\ALU_OUT_reg[12] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.534    */8.820         */0.516         alu/\ALU_OUT_reg[10] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.538    */8.821         */0.512         alu/\ALU_OUT_reg[4] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.533    */8.821         */0.518         alu/\ALU_OUT_reg[5] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.536    */8.823         */0.515         alu/\A__reg[0] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.536    */8.827         */0.515         alu/\ALU_OUT_reg[15] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.535    */8.827         */0.514         alu/\ALU_OUT_reg[8] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.535    */8.830         */0.514         alu/\ALU_OUT_reg[3] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.536    */8.831         */0.514         alu/\ALU_OUT_reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.537    */8.834         */0.513         alu/\ALU_OUT_reg[6] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.540    */8.876         */0.509         alu/\B__reg[7] /SI    1
GATED_CLK(R)->GATED_CLK(R)	9.558    */8.890         */0.493         alu/\B__reg[6] /SI    1
REF_CLK(R)->GATED_CLK(R)	10.067   */8.893         */0.412         alu/\A__reg[4] /D    1
REF_CLK(R)->GATED_CLK(R)	10.067   */8.898         */0.410         alu/\A__reg[2] /D    1
REF_CLK(R)->GATED_CLK(R)	10.068   */8.898         */0.411         alu/\A__reg[0] /D    1
REF_CLK(R)->GATED_CLK(R)	10.068   */8.901         */0.410         alu/\A__reg[3] /D    1
REF_CLK(R)->GATED_CLK(R)	10.069   */8.906         */0.410         alu/\A__reg[6] /D    1
REF_CLK(R)->GATED_CLK(R)	10.070   */8.906         */0.409         alu/\A__reg[1] /D    1
REF_CLK(R)->GATED_CLK(R)	10.071   */8.912         */0.408         alu/\A__reg[5] /D    1
REF_CLK(R)->GATED_CLK(R)	10.072   */8.916         */0.407         alu/\B__reg[1] /D    1
GATED_CLK(R)->GATED_CLK(R)	9.530    */8.938         */0.519         alu/\ALU_OUT_reg[1] /SI    1
REF_CLK(R)->REF_CLK(R)	10.087   */8.943         */0.402         data_synch/exx_en_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.088   */8.951         */0.401         fifo/read_synch/\synchronized_pointer_reg[2] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */8.951         */0.401         fifo/read_synch/\synchronized_pointer_reg[3] /D    1
REF_CLK(R)->REF_CLK(R)	10.089   */8.956         */0.399         u2/SYNC_RST_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.088   */8.961         */0.399         fifo/read_synch/\synchronized_pointer_reg[1] /D    1
REF_CLK(R)->REF_CLK(R)	10.090   */8.967         */0.398         data_synch/ex_enable_reg/D    1
REF_CLK(R)->REF_CLK(R)	10.089   */8.970         */0.398         fifo/read_synch/\synchronized_pointer_reg[0] /D    1
REF_CLK(R)->GATED_CLK(R)	10.146   */8.977         */0.332         alu/\B__reg[0] /D    1
REF_CLK(R)->GATED_CLK(R)	10.147   */8.978         */0.332         alu/\B__reg[6] /D    1
REF_CLK(R)->GATED_CLK(R)	10.147   */8.979         */0.331         alu/\B__reg[4] /D    1
REF_CLK(R)->GATED_CLK(R)	10.150   */8.991         */0.329         alu/\B__reg[5] /D    1
REF_CLK(R)->GATED_CLK(R)	10.215   */9.034         */0.263         alu/\B__reg[7] /D    1
REF_CLK(R)->GATED_CLK(R)	10.219   */9.039         */0.259         alu/\A__reg[7] /D    1
REF_CLK(R)->GATED_CLK(R)	10.177   9.051/*         0.301/*         alu/\B__reg[3] /D    1
REF_CLK(R)->GATED_CLK(R)	10.184   9.077/*         0.295/*         alu/\B__reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  94.875/*        0.292/*         rx/controller/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.985  94.876/*        0.292/*         rx/controller/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.932  94.986/*        0.345/*         rx/controller/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.901   */95.134        */0.405         u1/o_div_clk__reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.890  95.140/*        0.354/*         data_synch/enable_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.905   */95.558        */0.405         u0/o_div_clk__reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.815  */95.702        */0.462         rx/controller/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.957  95.733/*        0.316/*         u1/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.862  */95.759        */0.410         u1/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.863  */95.761        */0.410         u1/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */95.770        */0.409         u1/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */95.775        */0.408         u1/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.865  */95.776        */0.408         u1/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */95.782        */0.407         u1/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.953  96.149/*        0.316/*         u0/\count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */96.179        */0.410         u0/\count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.182        */0.409         u0/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */96.186        */0.409         u0/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */96.186        */0.409         u0/\count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */96.188        */0.409         u0/\count_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */96.191        */0.408         u0/\count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */96.410        */0.429         u1/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */96.720        */0.408         rx/sampling/\sampled_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.870  */96.738        */0.408         rx/EDGE_U0/\bit_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.867  */96.742        */0.410         rx/EDGE_U0/\bit_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */96.747        */0.405         rx/sampling/\sampled_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.864  */96.837        */0.414         rx/deserial/\P_data_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */96.854        */0.409         rx/deserial/\P_data_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */96.855        */0.409         rx/deserial/\P_data_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.873  */96.863        */0.407         rx/deserial/\P_data_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */96.866        */0.407         rx/deserial/\P_data_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.874  */96.868        */0.407         rx/deserial/\P_data_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.875  */96.872        */0.406         rx/deserial/\P_data_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.947  96.907/*        0.322/*         u0/flag_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.872  */96.918        */0.408         rx/deserial/\P_data_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.866  */96.969        */0.412         rx/EDGE_U0/\bit_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.861  */97.069        */0.417         rx/sampling/conseq_sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  97.171/*        0.283/*         rx/EDGE_U0/\edge_count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  97.172/*        0.283/*         rx/EDGE_U0/\edge_count_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.998  97.173/*        0.283/*         rx/EDGE_U0/\edge_count_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.995  97.174/*        0.282/*         rx/EDGE_U0/\edge_count_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  97.177/*        0.282/*         rx/EDGE_U0/\edge_count_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.999  97.178/*        0.282/*         rx/EDGE_U0/\edge_count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */97.194        */0.407         tx/ser/\data_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.215        */0.401         tx/parity/\DATA_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */97.228        */0.403         tx/parity/\DATA_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */97.229        */0.402         tx/parity/\DATA_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.237        */0.403         tx/parity/\DATA_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.247        */0.400         tx/ser/\data_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.849  */97.251        */0.403         tx/parity/\DATA_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.260        */0.400         tx/ser/\data_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.264        */0.400         tx/ser/\data_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */97.266        */0.402         tx/parity/\DATA_reg_reg[7] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */97.267        */0.402         tx/parity/\DATA_reg_reg[6] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.270        */0.401         tx/parity/\DATA_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.854  */97.273        */0.399         tx/ser/\data_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.277        */0.400         tx/ser/\data_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.852  */97.293        */0.399         tx/ser/\data_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */97.304        */0.398         tx/ser/\data_reg_reg[6] /D    1
@(R)->SCAN_CLK(R)	99.931   97.444/*        0.379/*         u0/o_div_clk__reg/RN    1
@(R)->SCAN_CLK(R)	99.927   97.446/*        0.379/*         u1/o_div_clk__reg/RN    1
@(R)->SCAN_CLK(R)	100.895  97.779/*        0.358/*         fifo/fifo_rd/\bin_cnt_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.779/*        0.358/*         fifo/fifo_rd/\bin_cnt_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.780/*        0.358/*         fifo/fifo_rd/\bin_cnt_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.780/*        0.359/*         fifo/write_synch/\synchronized_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.781/*        0.359/*         fifo/write_synch/\internal_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.781/*        0.359/*         fifo/write_synch/\internal_pointer_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.781/*        0.359/*         fifo/write_synch/\synchronized_pointer_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.781/*        0.359/*         fifo/write_synch/\internal_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.781/*        0.359/*         fifo/write_synch/\internal_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.782/*        0.359/*         fifo/write_synch/\synchronized_pointer_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.783/*        0.359/*         fifo/write_synch/\synchronized_pointer_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.785/*        0.359/*         u7/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	100.898  97.788/*        0.358/*         tx/parity/\DATA_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.898  97.788/*        0.358/*         fifo/fifo_rd/\bin_cnt_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.894  97.788/*        0.358/*         tx/parity/\DATA_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.897  97.788/*        0.358/*         busy_faling/internal_reg/RN    1
@(R)->SCAN_CLK(R)	100.897  97.788/*        0.358/*         pulse_en/internal_reg/RN    1
@(R)->SCAN_CLK(R)	100.888  97.788/*        0.367/*         tx/controller/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.789/*        0.358/*         tx/parity/\DATA_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.895  97.789/*        0.358/*         tx/parity/\DATA_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.897  97.789/*        0.358/*         busy_faling/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	100.895  97.789/*        0.358/*         tx/parity/\DATA_reg_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	99.777   */97.790        */0.529         u1/o_div_clk__reg/SI    1
@(R)->SCAN_CLK(R)	100.898  97.792/*        0.358/*         pulse_en/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	100.897  97.795/*        0.358/*         tx/parity/\DATA_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.897  97.797/*        0.358/*         pulse_valid/PULSE_SIG_reg/RN    1
@(R)->SCAN_CLK(R)	100.897  97.797/*        0.358/*         pulse_valid/internal_reg/RN    1
@(R)->SCAN_CLK(R)	100.897  97.798/*        0.358/*         tx/controller/\current_state_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.859  */97.810        */0.419         rx/deserial/parity_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	99.790   */97.837        */0.520         u0/o_div_clk__reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.907  97.840/*        0.349/*         fifo/fifo_rd/empty_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.965  97.841/*        0.286/*         tx/parity/parity_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.855  */97.910        */0.401         fifo/fifo_rd/\bin_cnt_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.834  */97.998        */0.445         rx/par_checker/par_err_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.038        */0.402         fifo/fifo_rd/\bin_cnt_reg[2] /D    1
@(R)->SCAN_CLK(R)	101.218  98.108/*        0.038/*         fifo/fifo_rd/empty_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.962  98.258/*        0.290/*         tx/ser/\count_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.839  */98.276        */0.404         fifo/read_synch/\internal_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.276        */0.404         fifo/read_synch/\internal_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.294        */0.408         fifo/read_synch/\internal_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.311        */0.434         tx/controller/\current_state_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.333        */0.414         fifo/fifo_rd/\bin_cnt_reg[1] /D    1
@(R)->SCAN_CLK(R)	100.877  98.396/*        0.374/*         tx/ser/\data_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.396/*        0.374/*         tx/ser/\data_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.397/*        0.375/*         tx/ser/\data_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.397/*        0.375/*         tx/ser/\data_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.397/*        0.375/*         tx/ser/\data_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.397/*        0.375/*         tx/ser/\data_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.398/*        0.374/*         tx/ser/\data_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.398/*        0.374/*         tx/ser/\data_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.398/*        0.375/*         tx/parity/\DATA_reg_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.399/*        0.375/*         tx/parity/\DATA_reg_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.399/*        0.375/*         tx/parity/parity_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.878  98.400/*        0.375/*         tx/ser/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.400/*        0.375/*         tx/ser/\count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.878  98.401/*        0.375/*         tx/ser/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.877  98.401/*        0.375/*         tx/controller/\current_state_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.402/*        0.376/*         u0/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.402/*        0.376/*         u0/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.402/*        0.376/*         u0/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.403/*        0.376/*         u0/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.404/*        0.376/*         u0/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.411/*        0.376/*         u0/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.755  */98.411        */0.523         rx/sampling/conseq_sampled_bit_reg/SI    1
@(R)->SCAN_CLK(R)	100.898  98.412/*        0.375/*         u1/\count_reg[5] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.413        */0.396         pulse_en/PULSE_SIG_reg/D    1
@(R)->SCAN_CLK(R)	100.898  98.413/*        0.375/*         u1/\count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.893  98.413/*        0.385/*         rx/controller/flag_reg/RN    1
@(R)->SCAN_CLK(R)	100.898  98.414/*        0.375/*         u1/\count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.894  98.415/*        0.385/*         rx/par_checker/par_err_reg/RN    1
@(R)->SCAN_CLK(R)	100.906  98.415/*        0.374/*         rx/controller/\prescale_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.415/*        0.374/*         rx/controller/\prescale_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.415/*        0.374/*         rx/controller/\prescale_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.898  98.416/*        0.375/*         u1/\count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.417/*        0.374/*         rx/EDGE_U0/\edge_count_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.417/*        0.374/*         rx/EDGE_U0/\edge_count_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\edge_count_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.418/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.419/*        0.374/*         rx/EDGE_U0/\prescale_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.897  98.420/*        0.375/*         u1/\count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.898  98.421/*        0.375/*         u1/\count_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.421/*        0.374/*         rx/deserial/\P_data_reg[3] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.421/*        0.374/*         rx/controller/\prescale_reg_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.422/*        0.374/*         rx/deserial/\P_data_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.423/*        0.374/*         rx/controller/\prescale_reg_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.423/*        0.374/*         rx/EDGE_U0/\bit_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.423/*        0.374/*         rx/deserial/parity_reg/RN    1
@(R)->SCAN_CLK(R)	100.904  98.424/*        0.374/*         rx/deserial/\P_data_reg[7] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.424/*        0.374/*         rx/controller/\prescale_reg_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.424/*        0.374/*         rx/deserial/\P_data_reg[4] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.424/*        0.374/*         rx/deserial/\P_data_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.424/*        0.374/*         rx/deserial/\P_data_reg[5] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.425/*        0.374/*         rx/deserial/\P_data_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.904  98.426/*        0.374/*         rx/deserial/\P_data_reg[6] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.428/*        0.374/*         rx/controller/\current_state_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.429/*        0.374/*         rx/controller/\current_state_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.858  */98.429        */0.398         busy_faling/PULSE_SIG_reg/D    1
@(R)->SCAN_CLK(R)	100.904  98.430/*        0.374/*         rx/sampling/conseq_sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.904  98.431/*        0.374/*         rx/sampling/sampled_bit_reg/RN    1
@(R)->SCAN_CLK(R)	100.903  98.432/*        0.374/*         rx/controller/\current_state_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.433/*        0.374/*         rx/EDGE_U0/\edge_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.903  98.433/*        0.374/*         rx/EDGE_U0/\bit_count_reg[2] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.970  98.433/*        0.282/*         tx/ser/\count_reg[0] /D    1
@(R)->SCAN_CLK(R)	100.903  98.434/*        0.374/*         rx/EDGE_U0/\bit_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.904  98.434/*        0.374/*         rx/sampling/\sampled_count_reg[0] /RN    1
@(R)->SCAN_CLK(R)	100.906  98.435/*        0.374/*         rx/EDGE_U0/\edge_count_reg[2] /RN    1
@(R)->SCAN_CLK(R)	100.904  98.435/*        0.374/*         rx/sampling/\sampled_count_reg[1] /RN    1
@(R)->SCAN_CLK(R)	100.907  98.435/*        0.374/*         rx/EDGE_U0/\edge_count_reg[1] /RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.978  98.457/*        0.275/*         tx/ser/\count_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.844  */98.482        */0.408         tx/controller/\current_state_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */98.528        */0.593         RegFile/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.842  */98.536        */0.411         fifo/write_synch/\internal_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.860  */98.539        */0.396         pulse_valid/PULSE_SIG_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.848  */98.544        */0.405         fifo/fifo_rd/\bin_cnt_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.556        */0.420         pulse_en/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.835  */98.556        */0.420         busy_faling/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.843  */98.573        */0.410         fifo/write_synch/\internal_pointer_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.695  */98.574        */0.558         fifo/fifo_rd/\bin_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.673  */98.576        */0.564         RegFile/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.675  */98.582        */0.563         RegFile/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.676  */98.582        */0.562         RegFile/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.679  */98.583        */0.560         RegFile/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.593        */0.519         rx/EDGE_U0/\edge_count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.693  */98.597        */0.563         fifo/fifo_rd/\bin_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.610        */0.413         fifo/write_synch/\internal_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.767  */98.624        */0.515         rx/EDGE_U0/\edge_count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.636        */0.402         tx/controller/\current_state_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.698  */98.662        */0.544         RegFile/\RdData_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.668        */0.544         rx/EDGE_U0/\edge_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.670        */0.557         rx/controller/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.675        */0.542         RegFile/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.676        */0.543         rx/EDGE_U0/\edge_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.814  */98.686        */0.467         rx/EDGE_U0/\prescale_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.686        */0.540         rx/EDGE_U0/\edge_count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.879  */98.689        */0.399         rx/sampling/sampled_bit_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.803  */98.689        */0.452         pulse_valid/internal_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.813  */98.691        */0.467         rx/controller/\prescale_reg_reg[4] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.692        */0.516         rx/controller/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.696        */0.536         fifo/fifo_w/\bin_cnt_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.698        */0.538         rx/EDGE_U0/\prescale_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.706  */98.702        */0.537         fifo/fifo_w/\bin_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.707  */98.709        */0.531         RegFile/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.820  */98.714        */0.461         rx/EDGE_U0/\prescale_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.716        */0.591         fifo/mem/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.825  */98.717        */0.456         rx/EDGE_U0/\prescale_reg_reg[5] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.705  */98.718        */0.532         FSM/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.823  */98.718        */0.459         rx/EDGE_U0/\prescale_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.819  */98.718        */0.461         rx/controller/\prescale_reg_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.822  */98.719        */0.460         rx/EDGE_U0/\prescale_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.692  */98.720        */0.547         RegFile/\mem_reg[3][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.817  */98.721        */0.460         rx/controller/\prescale_reg_reg[2] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.824  */98.721        */0.456         rx/controller/\prescale_reg_reg[5] /D    1
@(R)->SCAN_CLK(R)	101.210  98.722/*        0.059/*         u0/\count_reg[0] /SN    1
@(R)->SCAN_CLK(R)	101.210  98.723/*        0.059/*         u0/flag_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.821  */98.724        */0.459         rx/controller/\prescale_reg_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.708  */98.729        */0.530         FSM/\current_state_reg[3] /SI    1
@(R)->SCAN_CLK(R)	101.212  98.732/*        0.061/*         u1/flag_reg/SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.686  */98.734        */0.556         fifo/fifo_w/\bin_cnt_reg[0] /SI    1
@(R)->SCAN_CLK(R)	101.215  98.736/*        0.057/*         u1/\count_reg[0] /SN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.739        */0.528         RegFile/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.712  */98.740        */0.527         RegFile/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.741        */0.528         u0/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.742        */0.527         data_synch/enable_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.743        */0.523         RegFile/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.713  */98.743        */0.528         RegFile/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.745        */0.526         u1/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.745        */0.527         RegFile/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.753        */0.525         RegFile/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.853  */98.754        */0.400         u7/PULSE_SIG_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.755        */0.528         tx/parity/\DATA_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.755        */0.524         RegFile/RdData_Valid_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.715  */98.758        */0.524         RegFile/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.701  */98.758        */0.554         tx/controller/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.761        */0.521         data_synch/\sync_bus_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.699  */98.762        */0.538         RegFile/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.762        */0.526         fifo/fifo_rd/\bin_cnt_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.720  */98.763        */0.523         fifo/fifo_w/\bin_cnt_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.716  */98.763        */0.523         RegFile/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.714  */98.765        */0.542         fifo/fifo_rd/empty_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.766        */0.524         tx/controller/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.767        */0.550         u1/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.643  */98.767        */0.598         fifo/mem/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.768        */0.542         u1/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.756  */98.769        */0.524         rx/controller/\prescale_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.769        */0.546         u0/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.770        */0.525         u1/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.771        */0.524         rx/EDGE_U0/\bit_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.772        */0.521         data_synch/\sync_bus_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.772        */0.524         u1/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.754  */98.773        */0.523         rx/sampling/\sampled_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.777        */0.542         u0/flag_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.778        */0.520         fifo/fifo_w/full_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.779        */0.524         u0/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.717  */98.779        */0.520         data_synch/\sync_bus_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.780        */0.522         pulse_en/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.780        */0.520         fifo/fifo_rd/\bin_cnt_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.755  */98.781        */0.522         rx/controller/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.784        */0.509         rx/EDGE_U0/\bit_count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.721  */98.784        */0.523         u2/SYNC_RST_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.786        */0.519         RegFile/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.786        */0.522         tx/ser/\count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.759  */98.787        */0.521         rx/deserial/\P_data_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.787        */0.519         RegFile/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.751  */98.788        */0.521         u1/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.791        */0.519         data_synch/\sync_bus_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.791        */0.518         data_synch/\sync_bus_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.791        */0.508         rx/deserial/\P_data_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.792        */0.518         RegFile/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.793        */0.522         u0/\count_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.793        */0.522         u0/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.793        */0.522         u0/\count_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.796        */0.520         u1/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.796        */0.517         data_synch/\sync_bus_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.748  */98.796        */0.521         u0/\count_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.796        */0.508         rx/deserial/\P_data_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.753  */98.796        */0.520         u1/\count_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.797        */0.517         FSM/\address__reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.797        */0.517         RegFile/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.798        */0.516         RegFile/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.799        */0.519         rx/deserial/\P_data_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.799        */0.517         RegFile/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.799        */0.517         RegFile/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.799        */0.517         RegFile/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.802        */0.516         RegFile/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.802        */0.518         rx/controller/\prescale_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.802        */0.551         rx/par_checker/par_err_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.803        */0.516         RegFile/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.803        */0.518         rx/controller/\prescale_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.804        */0.516         FSM/\current_state_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.805        */0.516         RegFile/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.805        */0.507         rx/controller/\prescale_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.725  */98.805        */0.516         RegFile/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.722  */98.806        */0.515         FSM/\address__reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.806        */0.516         RegFile/\RdData_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.771  */98.808        */0.506         rx/EDGE_U0/\edge_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.809        */0.515         RegFile/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.809        */0.514         RegFile/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.811        */0.515         RegFile/\mem_reg[12][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.774  */98.811        */0.507         rx/deserial/\P_data_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.770  */98.811        */0.508         rx/deserial/\P_data_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.812        */0.514         RegFile/\mem_reg[10][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.840  */98.812        */0.437         rx/controller/\prescale_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.813        */0.515         RegFile/\mem_reg[15][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.813        */0.515         RegFile/\mem_reg[12][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.813        */0.515         RegFile/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.814        */0.514         FSM/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.814        */0.516         pulse_valid/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.814        */0.516         tx/parity/\DATA_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.814        */0.514         RegFile/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.845  */98.814        */0.437         rx/EDGE_U0/\prescale_reg_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.815        */0.513         RegFile/\mem_reg[0][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.815        */0.514         RegFile/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.816        */0.513         RegFile/\mem_reg[11][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.816        */0.513         RegFile/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.762  */98.816        */0.516         rx/controller/\prescale_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.816        */0.514         RegFile/\mem_reg[11][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.817        */0.514         RegFile/\mem_reg[12][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.817        */0.513         RegFile/\mem_reg[8][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.817        */0.514         RegFile/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.817        */0.514         RegFile/\mem_reg[14][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.817        */0.516         fifo/write_synch/\synchronized_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.817        */0.513         RegFile/\mem_reg[8][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.818        */0.513         RegFile/\mem_reg[14][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.818        */0.514         RegFile/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.818        */0.513         RegFile/\mem_reg[9][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.819        */0.514         RegFile/\mem_reg[12][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.819        */0.513         RegFile/\mem_reg[12][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.723  */98.819        */0.513         FSM/\address__reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.819        */0.513         RegFile/\mem_reg[8][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.819        */0.513         RegFile/\mem_reg[15][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.820        */0.514         RegFile/\mem_reg[13][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.820        */0.513         RegFile/\RdData_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.820        */0.513         RegFile/\mem_reg[14][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.763  */98.820        */0.515         rx/sampling/\sampled_count_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.820        */0.514         RegFile/\mem_reg[8][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.820        */0.513         RegFile/\mem_reg[10][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.821        */0.513         RegFile/\mem_reg[11][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.821        */0.513         RegFile/\mem_reg[12][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.821        */0.513         RegFile/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.821        */0.516         tx/parity/parity_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.822        */0.512         RegFile/\mem_reg[14][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.822        */0.513         RegFile/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.822        */0.513         RegFile/\mem_reg[11][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.822        */0.506         tx/ser/\data_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.822        */0.513         RegFile/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.822        */0.515         tx/parity/\DATA_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.822        */0.512         RegFile/\mem_reg[10][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.822        */0.513         RegFile/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.823        */0.513         RegFile/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.726  */98.823        */0.513         RegFile/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.823        */0.513         RegFile/\mem_reg[15][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.755  */98.823        */0.518         u3/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.823        */0.512         RegFile/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.823        */0.513         RegFile/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.823        */0.512         RegFile/\mem_reg[10][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.823        */0.512         RegFile/\mem_reg[13][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.823        */0.513         RegFile/\mem_reg[15][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.823        */0.513         RegFile/\mem_reg[8][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.823        */0.513         RegFile/\RdData_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.824        */0.512         RegFile/\mem_reg[9][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.824        */0.513         RegFile/\mem_reg[13][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.824        */0.513         RegFile/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.824        */0.513         RegFile/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.824        */0.513         RegFile/\mem_reg[13][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.824        */0.509         rx/deserial/parity_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.824        */0.512         RegFile/\mem_reg[9][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.825        */0.512         RegFile/\RdData_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.825        */0.512         RegFile/\mem_reg[8][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.825        */0.512         RegFile/\mem_reg[13][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.825        */0.515         tx/parity/\DATA_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.825        */0.512         RegFile/\mem_reg[6][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.825        */0.512         RegFile/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.825        */0.513         RegFile/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.825        */0.513         RegFile/\mem_reg[12][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.825        */0.513         RegFile/\mem_reg[12][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.826        */0.512         RegFile/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.826        */0.511         RegFile/\mem_reg[11][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.727  */98.826        */0.512         RegFile/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.826        */0.512         RegFile/\mem_reg[9][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.746  */98.826        */0.506         tx/ser/\count_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.827        */0.514         tx/parity/\DATA_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.827        */0.508         rx/deserial/\P_data_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.828        */0.512         RegFile/\mem_reg[11][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.828        */0.515         tx/parity/\DATA_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.828        */0.509         RegFile/\mem_reg[9][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.828        */0.512         RegFile/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.828        */0.512         RegFile/\mem_reg[14][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.828        */0.512         RegFile/\RdData_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.828        */0.512         RegFile/\mem_reg[15][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.829        */0.512         RegFile/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.829        */0.514         tx/parity/\DATA_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.829        */0.512         RegFile/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.830        */0.513         rx/EDGE_U0/\prescale_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.830        */0.511         RegFile/\mem_reg[10][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.830        */0.512         RegFile/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.830        */0.511         RegFile/\mem_reg[10][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.830        */0.512         RegFile/\mem_reg[9][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.830        */0.512         RegFile/\mem_reg[13][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.831        */0.512         RegFile/\mem_reg[15][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.831        */0.512         RegFile/\mem_reg[13][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.831        */0.513         RegFile/\mem_reg[14][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.831        */0.511         RegFile/\mem_reg[8][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.832        */0.512         RegFile/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.832        */0.512         RegFile/\mem_reg[15][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.832        */0.513         tx/ser/\data_reg_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.732  */98.832        */0.511         RegFile/\RdData_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.833        */0.511         RegFile/\mem_reg[9][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.731  */98.833        */0.511         RegFile/\RdData_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.833        */0.511         fifo/read_synch/\synchronized_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.773  */98.833        */0.508         rx/deserial/\P_data_reg[5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.833        */0.511         RegFile/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.833        */0.513         tx/ser/\data_reg_reg[6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.833        */0.511         RegFile/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.833        */0.514         tx/ser/\count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.833        */0.591         fifo/mem/\mem_reg[0][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.833        */0.513         rx/EDGE_U0/\prescale_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.833        */0.511         RegFile/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.833        */0.511         RegFile/\mem_reg[10][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.728  */98.833        */0.511         RegFile/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.834        */0.513         tx/ser/\data_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.834        */0.591         fifo/mem/\mem_reg[2][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.730  */98.834        */0.511         RegFile/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.729  */98.834        */0.511         RegFile/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.834        */0.511         RegFile/\mem_reg[11][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.834        */0.511         RegFile/\mem_reg[11][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.834        */0.511         data_synch/exx_en_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.834        */0.512         RegFile/\mem_reg[13][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.834        */0.590         fifo/mem/\mem_reg[2][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.834        */0.512         RegFile/\mem_reg[14][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.834        */0.513         tx/ser/\data_reg_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.834        */0.513         tx/ser/\data_reg_reg[7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.835        */0.510         RegFile/\mem_reg[10][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.737  */98.835        */0.511         RegFile/\mem_reg[8][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.835        */0.513         rx/EDGE_U0/\prescale_reg_reg[4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.835        */0.590         fifo/mem/\mem_reg[7][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.739  */98.835        */0.513         tx/ser/\data_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.835        */0.511         RegFile/\mem_reg[15][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.835        */0.591         fifo/mem/\mem_reg[1][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.836        */0.513         tx/parity/\DATA_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.836        */0.591         fifo/mem/\mem_reg[1][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.837        */0.513         rx/sampling/sampled_bit_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.837        */0.591         fifo/mem/\mem_reg[3][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.837        */0.512         u2/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.837        */0.510         RegFile/\mem_reg[14][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.838        */0.513         tx/ser/\data_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.838        */0.510         fifo/read_synch/\synchronized_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.646  */98.838        */0.591         fifo/mem/\mem_reg[0][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.838        */0.512         busy_faling/internal_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.838        */0.590         fifo/mem/\mem_reg[6][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.838        */0.590         fifo/mem/\mem_reg[7][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.838        */0.590         fifo/mem/\mem_reg[6][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.838        */0.512         rx/EDGE_U0/\prescale_reg_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.766  */98.839        */0.512         rx/controller/\current_state_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.839        */0.590         fifo/mem/\mem_reg[6][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.839        */0.590         fifo/mem/\mem_reg[1][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.769  */98.839        */0.512         rx/EDGE_U0/\prescale_reg_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.839        */0.589         fifo/mem/\mem_reg[6][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.745  */98.839        */0.507         u7/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.839        */0.508         data_synch/enable_pulse_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.733  */98.840        */0.509         fifo/read_synch/\synchronized_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.645  */98.840        */0.590         fifo/mem/\mem_reg[1][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.840        */0.589         fifo/mem/\mem_reg[4][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.840        */0.510         fifo/read_synch/\internal_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.740  */98.840        */0.513         fifo/write_synch/\synchronized_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.734  */98.840        */0.510         fifo/read_synch/\synchronized_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.841        */0.590         fifo/mem/\mem_reg[1][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.842        */0.589         fifo/mem/\mem_reg[7][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.842        */0.590         fifo/mem/\mem_reg[3][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.842        */0.590         fifo/mem/\mem_reg[2][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.842        */0.589         fifo/mem/\mem_reg[5][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.842        */0.589         fifo/mem/\mem_reg[4][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.842        */0.590         fifo/mem/\mem_reg[3][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.843        */0.589         fifo/mem/\mem_reg[4][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.843        */0.589         fifo/mem/\mem_reg[4][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.843        */0.589         fifo/mem/\mem_reg[0][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.843        */0.512         pulse_en/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.843        */0.590         fifo/mem/\mem_reg[0][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.843        */0.590         fifo/mem/\mem_reg[0][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.744  */98.844        */0.512         pulse_valid/PULSE_SIG_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.844        */0.589         fifo/mem/\mem_reg[5][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.845        */0.589         fifo/mem/\mem_reg[4][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.845        */0.589         fifo/mem/\mem_reg[6][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.736  */98.845        */0.509         data_synch/\sync_bus_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.845        */0.589         fifo/mem/\mem_reg[7][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.845        */0.589         fifo/mem/\mem_reg[7][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.652  */98.846        */0.589         fifo/mem/\mem_reg[5][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.846        */0.589         fifo/mem/\mem_reg[2][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.846        */0.589         fifo/mem/\mem_reg[4][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.846        */0.590         fifo/mem/\mem_reg[0][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.846        */0.589         fifo/mem/\mem_reg[1][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.846        */0.589         fifo/mem/\mem_reg[3][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.847        */0.512         fifo/write_synch/\internal_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.847        */0.588         fifo/mem/\mem_reg[6][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.847        */0.512         fifo/write_synch/\internal_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.847        */0.588         fifo/mem/\mem_reg[5][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.847        */0.590         fifo/mem/\mem_reg[1][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.847        */0.589         fifo/mem/\mem_reg[2][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.847        */0.588         fifo/mem/\mem_reg[4][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.848        */0.589         fifo/mem/\mem_reg[1][6] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.649  */98.848        */0.589         fifo/mem/\mem_reg[0][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.741  */98.849        */0.512         fifo/write_synch/\internal_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.656  */98.849        */0.588         fifo/mem/\mem_reg[5][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.655  */98.849        */0.588         fifo/mem/\mem_reg[7][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.849        */0.589         fifo/mem/\mem_reg[2][3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.647  */98.849        */0.589         fifo/mem/\mem_reg[3][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.742  */98.850        */0.512         fifo/write_synch/\synchronized_pointer_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.850        */0.588         fifo/mem/\mem_reg[5][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.850        */0.588         fifo/mem/\mem_reg[7][5] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.850        */0.588         fifo/mem/\mem_reg[5][2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.850        */0.589         fifo/mem/\mem_reg[2][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.650  */98.850        */0.589         fifo/mem/\mem_reg[3][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.653  */98.851        */0.588         fifo/mem/\mem_reg[6][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.851        */0.508         fifo/read_synch/\internal_pointer_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.764  */98.853        */0.513         rx/EDGE_U0/\bit_count_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.853        */0.588         fifo/mem/\mem_reg[3][5] /SI    1
@(R)->SCAN_CLK(R)	100.712  */98.853        */0.530         RegFile/\mem_reg[9][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.651  */98.853        */0.588         fifo/mem/\mem_reg[4][1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.648  */98.854        */0.589         fifo/mem/\mem_reg[3][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.661  */98.855        */0.581         fifo/mem/\mem_reg[5][7] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.657  */98.855        */0.587         fifo/mem/\mem_reg[7][4] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.654  */98.855        */0.589         fifo/mem/\mem_reg[2][0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.743  */98.857        */0.510         fifo/write_synch/\internal_pointer_reg[3] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.738  */98.858        */0.507         data_synch/ex_enable_reg/SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.735  */98.860        */0.507         fifo/read_synch/\internal_pointer_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.768  */98.861        */0.509         rx/controller/\prescale_reg_reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.747  */98.869        */0.508         tx/controller/\current_state_reg[1] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.765  */98.876        */0.508         u3/SYNC_RST_reg/SI    1
@(R)->SCAN_CLK(R)	100.714  */98.881        */0.523         data_synch/\sync_bus_reg[2] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.833  */98.884        */0.411         fifo/read_synch/\internal_pointer_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.838  */98.891        */0.416         fifo/write_synch/\internal_pointer_reg[3] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.724  */98.902        */0.517         fifo/read_synch/\internal_pointer_reg[0] /SI    1
@(R)->SCAN_CLK(R)	100.727  */98.936        */0.526         fifo/write_synch/\synchronized_pointer_reg[1] /SI    1
@(R)->SCAN_CLK(R)	100.951  98.948/*        0.322/*         u3/SYNC_RST_reg/RN    1
@(R)->SCAN_CLK(R)	100.959  98.956/*        0.314/*         u3/internal_reg/RN    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.956        */0.403         fifo/write_synch/\synchronized_pointer_reg[0] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.956        */0.403         fifo/write_synch/\synchronized_pointer_reg[1] /D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.850  */98.958        */0.403         fifo/write_synch/\synchronized_pointer_reg[3] /D    1
@(R)->SCAN_CLK(R)	100.718  */98.965        */0.521         FSM/\address__reg[0] /SI    1
SCAN_CLK(R)->SCAN_CLK(R)	100.871  */98.965        */0.401         u3/SYNC_RST_reg/D    1
SCAN_CLK(R)->SCAN_CLK(R)	100.851  */98.966        */0.402         fifo/write_synch/\synchronized_pointer_reg[2] /D    1
RX_CLK(R)->RX_CLK(R)	217.810  214.312/*       54.253/*        frame_error    1
RX_CLK(R)->RX_CLK(R)	217.810  */214.880       */54.253        parity_error    1
TX_CLK(R)->TX_CLK(R)	6945.224 */6941.305      */1736.110      TX_OUT    1
