// Seed: 1572276421
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_4;
endmodule
module module_0 (
    input tri id_0,
    output uwire id_1,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    input tri0 id_5
    , id_24,
    input tri id_6,
    output tri1 id_7,
    input wor id_8,
    input tri id_9,
    input tri1 id_10,
    output uwire module_1,
    output wor id_12,
    input supply1 id_13,
    output tri1 id_14,
    input tri1 id_15,
    output uwire id_16,
    output tri0 id_17,
    output tri1 id_18,
    input wire id_19,
    input wor id_20,
    input wor id_21,
    output supply0 id_22
);
  wire id_25;
  module_0(
      id_24, id_25, id_24, id_25, id_24
  );
endmodule
