Return-Path: <devicetree+bounces-310245-lists+devicetree=lfdr.de@vger.kernel.org>
Delivered-To: lists+devicetree@lfdr.de
Received: from mail.lfdr.de
	by mail.lfdr.de with LMTP
	id 329UOSV3KmqUpwMAu9opvQ
	(envelope-from <devicetree+bounces-310245-lists+devicetree=lfdr.de@vger.kernel.org>)
	for <lists+devicetree@lfdr.de>; Thu, 11 Jun 2026 10:51:49 +0200
X-Original-To: lists+devicetree@lfdr.de
Received: from sin.lore.kernel.org (sin.lore.kernel.org [IPv6:2600:3c15:e001:75::12fc:5321])
	by mail.lfdr.de (Postfix) with ESMTPS id E580D67007A
	for <lists+devicetree@lfdr.de>; Thu, 11 Jun 2026 10:51:48 +0200 (CEST)
Authentication-Results: mail.lfdr.de;
	dkim=pass header.d=qualcomm.com header.s=qcppdkim1 header.b=cDsFLljI;
	dkim=pass header.d=oss.qualcomm.com header.s=google header.b=Ppg6uprf;
	spf=pass (mail.lfdr.de: domain of "devicetree+bounces-310245-lists+devicetree=lfdr.de@vger.kernel.org" designates 2600:3c15:e001:75::12fc:5321 as permitted sender) smtp.mailfrom="devicetree+bounces-310245-lists+devicetree=lfdr.de@vger.kernel.org";
	dmarc=pass (policy=reject) header.from=qualcomm.com;
	arc=pass ("subspace.kernel.org:s=arc-20240116:i=1")
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sin.lore.kernel.org (Postfix) with ESMTP id 9E9983009E0A
	for <lists+devicetree@lfdr.de>; Thu, 11 Jun 2026 08:51:35 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 7F6543BB675;
	Thu, 11 Jun 2026 08:51:28 +0000 (UTC)
X-Original-To: devicetree@vger.kernel.org
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com [205.220.180.131])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id F27F53BA236
	for <devicetree@vger.kernel.org>; Thu, 11 Jun 2026 08:51:26 +0000 (UTC)
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1781167888; cv=none; b=ikKaW2IL6OcUb29q7+e0suQXKeQXDAMlWf4l0+dPY3BcFTk0kFVFJOmkoyQfSYWQNuNV9YsAU5CpU9bDS5HRzKpfsdIRDuNfai4UO9fawdZGs38rqO0nXUalwEmBueK3+eJFaNvG/mo+1JEbdod31tEAzisLJ/+ElhhnFyVI2EM=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1781167888; c=relaxed/simple;
	bh=STmh2RbwN40cLFWOlhRd8ydC0OnzyocL3xRtV9nhBRo=;
	h=Message-ID:Date:MIME-Version:Subject:To:Cc:References:From:
	 In-Reply-To:Content-Type; b=g3J68ufz+v6v2kQB97tUF8ot5sJ9AzVTCbEOpqKW5+ltP69txjbSqk7KE6FjGis9FkYrbrv+kow5ES+JG77COqZ9KA3JPAcoUlCV9vs1GBpfpTaAuFiiOC/9VKG6zOFJCqrfvUHq1XCul2e3ATuYGyXhp8+mNulof6yYRxIxVbs=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=reject dis=none) header.from=oss.qualcomm.com; spf=pass smtp.mailfrom=oss.qualcomm.com; dkim=pass (2048-bit key) header.d=qualcomm.com header.i=@qualcomm.com header.b=cDsFLljI; dkim=pass (2048-bit key) header.d=oss.qualcomm.com header.i=@oss.qualcomm.com header.b=Ppg6uprf; arc=none smtp.client-ip=205.220.180.131
Received: from pps.filterd (m0279869.ppops.net [127.0.0.1])
	by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id 65B5GJRK3843681
	for <devicetree@vger.kernel.org>; Thu, 11 Jun 2026 08:51:26 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
	cc:content-transfer-encoding:content-type:date:from:in-reply-to
	:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
	fyo6hKjHbzZ6v4TOpLvO7C4Dc/CDiOLyso/EOxfU+EU=; b=cDsFLljIWt8OVYZA
	/DLvFB9FJ7TXvz/F8ninX2kem9+mNjjOLV7lNb0Q1VIZlx+pkhWn+XnKLRUVm/Wa
	0eRUxjFtT9ZvQ/wlUghCVN3Oz+M+BJ5Cu8Y5/WZUTo7B42zj0VEEpZxGyzERKVyQ
	AauTLXysEZ/9KqXVYqI7pthkYHnlmNTHyMbLxDy7k5T2GkpnYeCeA3aCJ6sWpW5Z
	u3qWfV4b8j6CT7WW2REDisQ29B/nZHX+YaZLNn/k8PEiLi6znOlRK4oohUV59kSo
	tFjZ+CN1kzu/sKq6rDOXTBx0feuI1XNiW/qGU5Xe9Qs22C/8rRLYFO/AxYbokQ12
	MVBSxw==
Received: from mail-qt1-f200.google.com (mail-qt1-f200.google.com [209.85.160.200])
	by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4eqe702hdw-1
	(version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
	for <devicetree@vger.kernel.org>; Thu, 11 Jun 2026 08:51:25 +0000 (GMT)
Received: by mail-qt1-f200.google.com with SMTP id d75a77b69052e-5177b12d7bbso14389921cf.1
        for <devicetree@vger.kernel.org>; Thu, 11 Jun 2026 01:51:25 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=oss.qualcomm.com; s=google; t=1781167885; x=1781772685; darn=vger.kernel.org;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :from:to:cc:subject:date:message-id:reply-to;
        bh=fyo6hKjHbzZ6v4TOpLvO7C4Dc/CDiOLyso/EOxfU+EU=;
        b=Ppg6uprfsVva60K9BSqgs40d1dnm1pYmwx70DPP6eNtmef6sDINIZtb4sPWqWgazgp
         Q8vGEeZbmfaV8EAbVUHTfp1VbkGJCrUClPJoEpcOgD4jACSWep7kKsgQyccpi+XNyqD3
         vCn1KpO0Mt8RncAJI/DKl/770t6L8bxvr1ebGmTjqBhglnKH/Q6fhMyhZ+avKKJ3Aqd3
         5uoS2aRP7krwjp8NrWlqPiGpkEijJWyPsu0ksZu8X6MhXRJ6X254s4kMFeTqSLLG4Voa
         s6WzDyrM0aVVnHJi4M8faiZrbw9sA/MWiwKtyePM3idUBG3LuprQkyp/P4MA+fEOcQ9E
         aYGA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20251104; t=1781167885; x=1781772685;
        h=content-transfer-encoding:in-reply-to:from:content-language
         :references:cc:to:subject:user-agent:mime-version:date:message-id
         :x-gm-gg:x-gm-message-state:from:to:cc:subject:date:message-id
         :reply-to;
        bh=fyo6hKjHbzZ6v4TOpLvO7C4Dc/CDiOLyso/EOxfU+EU=;
        b=TfCxba6O1iUqem+iG1oezHOHdIDNQUkJwEMNMrmQIlFAowYW3i6QF9YCNBazwf7i4n
         HVPoBkgawbbMw2fKy3pLwGyHrIcmGlmf/XmfHDkmmUEH6yOYgoI1/HL9FWCRju4oqFEi
         xiVNw4eK2tCNs7N2cZzanjKb5BcDIz258GhN1yAU4kNc1DuuauEiV4Dm/AhA2+eW9lQo
         ZgYxPl5CNmhwBEYAyQMVxPX8wX4yVkGOXhrRowEBNWGrSEU40NJCCiSVnJllFX8PFRtP
         MXkQ1memoe2hhQeNkb4TgyGEb9ffz7MIiq9l7z0Gh8l3oH88LSzaNBh91c6WUSyFFRKa
         EzCQ==
X-Forwarded-Encrypted: i=1; AFNElJ9e/3qx2GJnrIryAV6rVcpOFKapDa/oQmZoDSsx5i43NJsC493PZ8XFVddosMkVZaHxH+8qmQdn0NIU@vger.kernel.org
X-Gm-Message-State: AOJu0YyFDPTGGclUATmK+09BeuvlbPYPzwo1hVn80uLNgidd/9frqFzL
	CTnoKwzWxtG5sxygc0nu/l9UoaeqPVsSY9IhgG/fnqVNsMoXNSA6LjpglBZeLrImFkOB/VuAY42
	IT05grpYyUuR28VyO7NsI0gF3FE0Z3j1BFLoZXg/TwELwWcW4Iy6mEHI8mKb/e6vu
X-Gm-Gg: Acq92OGWnVhr845NDE287ax00I2k8I8jEogFsA61JXVPgJye8zU0Q2lQAfxsYcpD6mg
	o/N5LZEnxmuVrcPr3hQv314BxEU6sAC9ig6fEAWBNXwIqLQGsmc26DJnZLFHu5p3GXcMnpqHwqZ
	LZ6PqO6ZJM0fofVIgMJMwB/tO610sPuk7ov7Ds58HD3W4vVReDdVZU/EMb9XugoxS/WmlVQR5qs
	+2eXlKPlrgBI61WohyNGC7MLCGte8Y/CQCEtoQIwlGyVuldK4AcQ71xlwNEq1ae9kFhB/PwDpGv
	QjYgAZ2UoaRwNXoUtroUd+lDETLgUB3qXF/c7riG2RvCg0NbFIvqVtXkWjXvbFunf3a9hsqGfWo
	e6xahM3GKUtXTPxU663AWwVxI28sAWU53sztirm1wYyZY1zuKBfz4E50/
X-Received: by 2002:ac8:5a82:0:b0:50b:5286:f757 with SMTP id d75a77b69052e-517ee1d6c5amr17027411cf.4.1781167885128;
        Thu, 11 Jun 2026 01:51:25 -0700 (PDT)
X-Received: by 2002:ac8:5a82:0:b0:50b:5286:f757 with SMTP id d75a77b69052e-517ee1d6c5amr17027171cf.4.1781167884709;
        Thu, 11 Jun 2026 01:51:24 -0700 (PDT)
Received: from [192.168.120.170] ([178.235.128.140])
        by smtp.gmail.com with ESMTPSA id a640c23a62f3a-bfcb688410csm31719566b.61.2026.06.11.01.51.22
        (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
        Thu, 11 Jun 2026 01:51:23 -0700 (PDT)
Message-ID: <10c2e008-74fe-4dac-99bf-194a1767bc16@oss.qualcomm.com>
Date: Thu, 11 Jun 2026 10:51:21 +0200
Precedence: bulk
X-Mailing-List: devicetree@vger.kernel.org
List-Id: <devicetree.vger.kernel.org>
List-Subscribe: <mailto:devicetree+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:devicetree+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 2/3] clk: qcom: camcc-glymur: Add camera clock
 controller driver
To: Bryan O'Donoghue <bod@kernel.org>,
        Jagadeesh Kona <jagadeesh.kona@oss.qualcomm.com>,
        Bjorn Andersson <andersson@kernel.org>,
        Michael Turquette <mturquette@baylibre.com>,
        Stephen Boyd
 <sboyd@kernel.org>, Brian Masney <bmasney@redhat.com>,
        Rob Herring <robh@kernel.org>,
        Krzysztof Kozlowski <krzk+dt@kernel.org>,
        Conor Dooley <conor+dt@kernel.org>,
        Konrad Dybcio <konradybcio@kernel.org>
Cc: linux-arm-msm@vger.kernel.org, linux-clk@vger.kernel.org,
        devicetree@vger.kernel.org, linux-kernel@vger.kernel.org,
        Taniya Das <taniya.das@oss.qualcomm.com>
References: <20260517-glymur_camcc-v4-0-9d00acffdbf7@oss.qualcomm.com>
 <20260517-glymur_camcc-v4-2-9d00acffdbf7@oss.qualcomm.com>
 <8bd4365e-0171-425c-9738-0b186047cb15@kernel.org>
 <upcLoSPzJejUNhFiNYlTVH4d8Sh_Pv2o9OZfXsY-CMCDKw19_ci2gL9B3ZwqL1hV1pQeQMLDL8tNLbPzs0JIIg==@protonmail.internalid>
 <2a496bdf-4728-47b9-84ba-063712a6e5b6@oss.qualcomm.com>
 <0a197b43-a672-4849-91c7-6e5bfe3175f7@kernel.org>
 <amL4e4IHe75_j1HTIsmqE_GyurvudlyHQCPW14zs7ivHz0UnalN-yoknJwzaVRgHTT6ftSRCqDyCodh6ABCLxw==@protonmail.internalid>
 <66335474-d600-45ab-9ac6-e946f24142c8@oss.qualcomm.com>
 <639c94f9-6f62-4502-ad7e-5ae60f5f6d02@kernel.org>
Content-Language: en-US
From: Konrad Dybcio <konrad.dybcio@oss.qualcomm.com>
In-Reply-To: <639c94f9-6f62-4502-ad7e-5ae60f5f6d02@kernel.org>
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit
X-Proofpoint-GUID: 1437t2XGssyxfd9ZgtZ-yPzL6PVg0aRt
X-Authority-Analysis: v=2.4 cv=B9eJFutM c=1 sm=1 tr=0 ts=6a2a770e cx=c_pps
 a=JbAStetqSzwMeJznSMzCyw==:117 a=PRfkaYvzSr8QmIIGAkY2Sg==:17
 a=IkcTkHD0fZMA:10 a=FelO9ux0wxsA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=_glEPmIy2e8OvE2BGh3C:22
 a=JoSlTferZKbt7Xiq8IoA:9 a=3ZKOabzyN94A:10 a=QEXdDO2ut3YA:10
 a=uxP6HrT_eTzRwkO_Te1X:22
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwNjExMDA4NiBTYWx0ZWRfX/s8+3heJ/0KL
 KnUFwz97RQAYFHEGWVHIkVRvnQlRt8y4FlTjwyDrTpE5u2YavKugkqBCuUYr6F5ut1TrwinnQ8C
 KB5IZgKkr/idH/iOxWX0VrN94IoSoQePNBUTSd93sC+8U39/7iF9pD5GXjYEDtDnALbVPUc0S54
 OXOE8powHUcrCL01sHlfUv0zjG3Hpec9araXgJCdduThmeuZOVHqr0FujWZfnSCwJuSwF1vIh/l
 B/cDfnPhYM7fDoD7ybs2xQoXN2sC3kG2e5l/PNvMFs5ipdeCdZbNoqkaDCrX84iD0PnObWRMSOm
 Eh7IOQHXyQ5rmg6bKDg8B+O33pGO57uqNIXxUM9u9m78lLFn1ej2p2dd6/eszNgmUgKGrzKEaLv
 4SmqBsuEonKmKwZuNPjwd0m6ahKS10uHOfF2Ksm+zvR64gW1/jDArLbDHHiDpc/n1SU/LG3trdH
 uECk773M+u7EvlWOLQw==
X-Proofpoint-Spam-Info: AW1haW4tMjYwNjExMDA4NiBTYWx0ZWRfX0g4BYqxKBMIT
 9xhYM/lOCREwaCM7q5US6z5I3T0iuI8om5v5APvM017opjL7tTiE8QV1+R5cQ0/WqtjQEvFVzg1
 dAvuNlqsgY/6yBX9F55ScsB79tMHAyM=
X-Proofpoint-ORIG-GUID: 1437t2XGssyxfd9ZgtZ-yPzL6PVg0aRt
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1143,Hydra:6.1.125,FMLib:17.12.100.49
 definitions=2026-06-11_01,2026-06-09_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 lowpriorityscore=0 impostorscore=0 malwarescore=0 spamscore=0 bulkscore=0
 phishscore=0 suspectscore=0 clxscore=1015 priorityscore=1501 adultscore=0
 classifier=typeunknown authscore=0 authtc= authcc= route=outbound adjust=0
 reason=mlx scancount=1 engine=8.22.0-2606040000 definitions=main-2606110086
X-Rspamd-Action: no action
X-Spamd-Result: default: False [-0.66 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	DMARC_POLICY_ALLOW(-0.50)[qualcomm.com,reject];
	R_DKIM_ALLOW(-0.20)[qualcomm.com:s=qcppdkim1,oss.qualcomm.com:s=google];
	R_SPF_ALLOW(-0.20)[+ip6:2600:3c15:e001:75::/64:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	TAGGED_FROM(0.00)[bounces-310245-lists,devicetree=lfdr.de];
	RCVD_TLS_LAST(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[qualcomm.com:dkim,vger.kernel.org:from_smtp,oss.qualcomm.com:dkim,oss.qualcomm.com:mid,oss.qualcomm.com:from_mime];
	FORGED_SENDER(0.00)[konrad.dybcio@oss.qualcomm.com,devicetree@vger.kernel.org];
	RCPT_COUNT_TWELVE(0.00)[15];
	FORGED_RECIPIENTS(0.00)[m:bod@kernel.org,m:jagadeesh.kona@oss.qualcomm.com,m:andersson@kernel.org,m:mturquette@baylibre.com,m:sboyd@kernel.org,m:bmasney@redhat.com,m:robh@kernel.org,m:krzk+dt@kernel.org,m:conor+dt@kernel.org,m:konradybcio@kernel.org,m:linux-arm-msm@vger.kernel.org,m:linux-clk@vger.kernel.org,m:devicetree@vger.kernel.org,m:linux-kernel@vger.kernel.org,m:taniya.das@oss.qualcomm.com,m:krzk@kernel.org,m:conor@kernel.org,s:lists@lfdr.de];
	MIME_TRACE(0.00)[0:+];
	FORGED_SENDER_MAILLIST(0.00)[];
	FORWARDED(0.00)[lists@lfdr.de];
	DKIM_TRACE(0.00)[qualcomm.com:+,oss.qualcomm.com:+];
	ASN(0.00)[asn:63949, ipnet:2600:3c15::/32, country:SG];
	TO_DN_SOME(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	FORGED_SENDER_FORWARDING(0.00)[];
	FROM_NEQ_ENVFROM(0.00)[konrad.dybcio@oss.qualcomm.com,devicetree@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	ALIAS_RESOLVED(0.00)[];
	FORGED_RECIPIENTS_FORWARDING(0.00)[];
	MID_RHS_MATCH_FROM(0.00)[];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	TAGGED_RCPT(0.00)[devicetree,dt];
	RCVD_COUNT_SEVEN(0.00)[7]
X-Rspamd-Server: lfdr
X-Rspamd-Queue-Id: E580D67007A

On 5/25/26 9:49 AM, Bryan O'Donoghue wrote:
> On 25/05/2026 08:06, Jagadeesh Kona wrote:
>>> That's not in your overview letter so generally I'd advise to include things like "did X because Y" - "didn't do Q because Z" anyway, how does it make a difference if the values are static ?
>>>
>>> They are no less magic numbers that way.
>>>
>>> What exactly is the resistance to defining the bits ?
>>>
>>> I'll state again - when a vendor is submitting something upstream where that vendor 100% controls their own documentation - there's no reason at all to be presenting magic hex numbers - even more the case with generated code.
>>>
>>> Just update the script to enumerate the bit fields, I honestly don't get the aversion.
>>>
>> Hi Bryan,
>>
>> There’s no standard interface for these bits, and bit definitions/fields vary across PLL types.
>> So, common macros aren’t feasible and would need redefinitions per controller. Since these bits
>> are not reused elsewhere
> 
> - Asking for named bits not common macros
> - Reuse isn't why you name a bit
> 
> , IMO directly using values from the hardware documentation keeps the
>> implementation simpler, avoids unnecessary abstraction, and makes debugging—through direct
>> comparison with the hardware spec easier.
> 
> How are hex values in upstream code easier to debug ?
> 
> Without the spec you can't change or understand hex values in upstream code, which is the whole point I'm making here.

I get the 'understanding' part, but regarding change, as I said
previously, these must remain as-is - any difference for a PLL
impacts every single clock downstream of it. Some of them also
correspond to specific electrical properties, just like with PHY
init sequences. The existing values are a result of tuning and
silicon validation across presumably many, many chip units.

There may be updates (very rarely post the chip going into
production), but I'd assume these would go through the same
testing procedures

Konrad

