ARM MP+dmb+data-rfi-fri-rfi-ctrlisb
"DMBdWW Rfe DpDatadW Rfi Fri Rfi DpCtrlIsbdR Fre"
Cycle=Rfi Fri Rfi DpCtrlIsbdR Fre DMBdWW Rfe DpDatadW
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=DMBdWW Rfe DpDatadW Rfi Fri Rfi DpCtrlIsbdR Fre
{
%x0=x; %y0=y;
%y1=y; %z1=z; %x1=x;
}
 P0           | P1           ;
 MOV R0,#1    | LDR R0,[%y1] ;
 STR R0,[%x0] | EOR R1,R0,R0 ;
 DMB          | ADD R1,R1,#1 ;
 MOV R1,#1    | STR R1,[%z1] ;
 STR R1,[%y0] | LDR R2,[%z1] ;
              | MOV R3,#2    ;
              | STR R3,[%z1] ;
              | LDR R4,[%z1] ;
              | CMP R4,R4    ;
              | BNE LC00     ;
              | LC00:        ;
              | ISB          ;
              | LDR R5,[%x1] ;
exists
(z=2 /\ 1:R0=1 /\ 1:R2=1 /\ 1:R4=2 /\ 1:R5=0)
