name: EXTI
description: "External interrupt/event\n      controller"
groupName: EXTI
baseAddress: 1174544384
registers:
- name: EXTI_RTSR1
  displayName: EXTI_RTSR1
  description: EXTI rising trigger selection register
  addressOffset: 0
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RT0
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT1
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT2
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT3
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT4
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT5
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT6
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT7
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT8
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT9
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT10
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT11
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT12
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT13
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT14
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT15
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT16
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT17
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT18
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT19
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT20
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT21
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT22
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT23
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT24
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
  - name: RT25
    description: "Rising trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, RTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, RTx can only be accessed\
      \ with secure access. Non-secure write to this bit x is discarded and non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, RTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ RTx can only be accessed with privileged access. Unprivileged write to this\
      \ bit x is discarded, unprivileged read returns 0.\nNote: RT25, RT24, and RT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Rising trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Rising trigger enabled (for event and interrupt) for input line
      value: 1
- name: EXTI_FTSR1
  displayName: EXTI_FTSR1
  description: EXTI falling trigger selection register
  addressOffset: 4
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FT0
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT1
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT2
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT3
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT4
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT5
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT6
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT7
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT8
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT9
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT10
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT11
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT12
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT13
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT14
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT15
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT16
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT17
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT18
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT19
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT20
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT21
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT22
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT23
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT24
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
  - name: FT25
    description: "Falling trigger event configuration bit of configurable event input\
      \ x\nWhen EXTI_SECCFGR.SECx is disabled, FTx can be accessed with non-secure\
      \ and secure access.\nWhen EXTI_SECCFGR.SECx is enabled, FTx can only be accessed\
      \ with secure access. Non-secure write to this FTx is discarded, non-secure\
      \ read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx is disabled, FTx can be accessed\
      \ with unprivileged and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled,\
      \ FTx can only be accessed with privileged access. Unprivileged write to this\
      \ FTx is discarded, unprivileged read returns 0.\nNote: FT25, FT24, and FT23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Falling trigger disabled (for event and interrupt) for input line
      value: 0
    - name: B_0x1
      description: Falling trigger enabled (for event and interrupt) for input line.
      value: 1
- name: EXTI_SWIER1
  displayName: EXTI_SWIER1
  description: EXTI software interrupt event register
  addressOffset: 8
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SWI0
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI1
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI2
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI3
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI4
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI5
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI6
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI7
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI8
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI9
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI10
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI11
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI12
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI13
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI14
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI15
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI16
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI17
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI18
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI19
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI20
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI21
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI22
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI23
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI24
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
  - name: SWI25
    description: "Software interrupt on event x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ SWIx can be accessed with non-secure and secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, SWIx can only be accessed with secure access. Non-secure write\
      \ to this SWI x is discarded, non-secure read returns 0.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is disabled, SWIx can be accessed with unprivileged and privileged access.\n\
      When EXTI_PRIVCFGR.PRIVx is enabled, SWIx can only be accessed with privileged\
      \ access. Unprivileged write to this SWIx is discarded, unprivileged read returns\
      \ 0.\nA software interrupt is generated independent from the setting in EXTI_RTSR\
      \ and EXTI_FTSR. It always returns 0 when read.\nNote: SW25, SW24, and SW23\
      \ bits are only available on some devices in the STM32U5 Series. Refer to the\
      \ EXTI line connections table for its availability. If not present, consider\
      \ this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Writing 0 has no effect.
      value: 0
    - name: B_0x1
      description: Writing 1 triggers a rising edge event on event x. This bit is
        auto cleared by hardware.
      value: 1
- name: EXTI_RPR1
  displayName: EXTI_RPR1
  description: EXTI rising edge pending register
  addressOffset: 12
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: RPIF0
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF1
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF2
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF3
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF4
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF5
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF6
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF7
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF8
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF9
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF10
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF11
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF12
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF13
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF14
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF15
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF16
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF17
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF18
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF19
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF20
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF21
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF22
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF23
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF24
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
  - name: RPIF25
    description: "configurable event inputs x rising edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, RPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, RPIFx can only be accessed with secure access.\
      \ Non-secure write to this RPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, RPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, RPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this RPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the rising edge event or\
      \ an EXTI_SWIER software trigger arrives on the configurable event line. This\
      \ bit is cleared by writing 1 to it.\nRPIF25, RPIF24, and RPIF23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. \nNote: If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No rising edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Rising edge trigger request occurred
      value: 1
- name: EXTI_FPR1
  displayName: EXTI_FPR1
  description: EXTI falling edge pending register
  addressOffset: 16
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: FPIF0
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF1
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF2
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF3
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF4
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF5
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF6
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF7
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF8
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF9
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF10
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF11
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF12
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF13
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF14
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF15
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF16
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF17
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF18
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF19
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF20
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF21
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF22
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF23
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF24
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
  - name: FPIF25
    description: "configurable event inputs x falling edge pending bit\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, FPIFx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, FPIFx can only be accessed with secure access.\
      \ Non-secure write to this FPIFx is discarded, non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, FPIFx can be accessed with unprivileged\
      \ and privileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, FPIFx can only\
      \ be accessed with privileged access. Unprivileged write to this FPIFx is discarded,\
      \ unprivileged read returns 0.\nThis bit is set when the falling edge event\
      \ arrives on the configurable event line. This bit is cleared by writing 1 to\
      \ it. \nNote: FPIF25, FPIF24, and FPIF23 bits are only available on some devices\
      \ in the STM32U5 Series. Refer to the EXTI line connections table for its availability.\
      \ If not present, consider this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: No falling edge trigger request occurred
      value: 0
    - name: B_0x1
      description: Falling edge trigger request occurred
      value: 1
- name: EXTI_SECCFGR1
  displayName: EXTI_SECCFGR1
  description: EXTI security configuration register
  addressOffset: 20
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: SEC0
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC1
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC2
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC3
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC4
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC5
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC6
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC7
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC8
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC9
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC10
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC11
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC12
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC13
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC14
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC15
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC16
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC17
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC18
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC19
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC20
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC21
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC22
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC23
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC24
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
  - name: SEC25
    description: "Security enable on event input x\nWhen EXTI_PRIVCFGR.PRIVx is disabled,\
      \ SECx can be accessed with privileged and unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx\
      \ is enabled, SECx can only be written with privileged access. Unprivileged\
      \ write to this SECx is discarded.\nNote: SEC25, SEC24, and SEC23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event security disabled (non-secure)
      value: 0
    - name: B_0x1
      description: Event security enabled (secure)
      value: 1
- name: EXTI_PRIVCFGR1
  displayName: EXTI_PRIVCFGR1
  description: EXTI privilege configuration register
  addressOffset: 24
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: PRIV0
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV1
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV2
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV3
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV4
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV5
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV6
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV7
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV8
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV9
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV10
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV11
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV12
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV13
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV14
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV15
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV16
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV17
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV18
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV19
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV20
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV21
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV22
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV23
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV24
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
  - name: PRIV25
    description: "Security enable on event input x\nWhen EXTI_SECCFGR.SECx is disabled,\
      \ PRIVx can be accessed with secure and non-secure access.\nWhen EXTI_SECCFGR.SECx\
      \ is enabled, PRIVx can only be written with secure access. Non-secure write\
      \ to this PRIVx is discarded.\nNote: PRIV25, PRIV24, and PRIV23 bits are only\
      \ available on some devices in the STM32U5 Series. Refer to the EXTI line connections\
      \ table for its availability. If not present, consider this bit as reserved\
      \ and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Event privilege disabled (unprivileged)
      value: 0
    - name: B_0x1
      description: Event privilege enabled (privileged)
      value: 1
- name: EXTI_EXTICR1
  displayName: EXTI_EXTICR1
  description: EXTI external interrupt selection register
  addressOffset: 96
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI0
    description: EXTIm GPIO port selection
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: EXTI1
    description: EXTIm+1 GPIO port selection
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: EXTI2
    description: EXTIm+2 GPIO port selection
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: EXTI3
    description: EXTIm+3 GPIO port selection
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: EXTI_EXTICR2
  displayName: EXTI_EXTICR2
  description: EXTI external interrupt selection register
  addressOffset: 100
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI4
    description: EXTIm GPIO port selection
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: EXTI5
    description: EXTIm+1 GPIO port selection
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: EXTI6
    description: EXTIm+2 GPIO port selection
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: EXTI7
    description: EXTIm+3 GPIO port selection
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: EXTI_EXTICR3
  displayName: EXTI_EXTICR3
  description: EXTI external interrupt selection register
  addressOffset: 104
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI8
    description: EXTIm GPIO port selection
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: EXTI9
    description: EXTIm+1 GPIO port selection
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: EXTI10
    description: EXTIm+2 GPIO port selection
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: EXTI11
    description: EXTIm+3 GPIO port selection
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: EXTI_EXTICR4
  displayName: EXTI_EXTICR4
  description: EXTI external interrupt selection register
  addressOffset: 108
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EXTI12
    description: EXTIm GPIO port selection
    bitOffset: 0
    bitWidth: 8
    access: read-write
  - name: EXTI13
    description: EXTIm+1 GPIO port selection
    bitOffset: 8
    bitWidth: 8
    access: read-write
  - name: EXTI14
    description: EXTIm+2 GPIO port selection
    bitOffset: 16
    bitWidth: 8
    access: read-write
  - name: EXTI15
    description: EXTIm+3 GPIO port selection
    bitOffset: 24
    bitWidth: 8
    access: read-write
- name: EXTI_LOCKR
  displayName: EXTI_LOCKR
  description: EXTI lock register
  addressOffset: 112
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: LOCK
    description: "Global security and privilege configuration registers (EXTI_SECCFGR\
      \ and EXTI_PRIVCFGR) lock \nThis bit is written once after reset."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Security and privilege configuration open, can be modified.
      value: 0
    - name: B_0x1
      description: Security and privilege configuration locked, can no longer be modified.
      value: 1
- name: EXTI_IMR1
  displayName: EXTI_IMR1
  description: EXTI CPU wake-up with interrupt mask register
  addressOffset: 128
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: IM0
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM1
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM2
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM3
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM4
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM5
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM6
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM7
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM8
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM9
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM10
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM11
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM12
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM13
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM14
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM15
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM16
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM17
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM18
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM19
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM20
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM21
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM22
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM23
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM24
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
  - name: IM25
    description: "CPU wake-up with interrupt mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, IMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, IMx can only be accessed with secure access.\
      \ Non-secure write to this bit is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, IMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, IMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: IM25, IM24, and IM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with interrupt request from input event x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with interrupt request from input event x is unmasked.
      value: 1
- name: EXTI_EMR1
  displayName: EXTI_EMR1
  description: EXTI CPU wake-up with event mask register
  addressOffset: 132
  size: 32
  resetValue: 0
  resetMask: 4294967295
  fields:
  - name: EM0
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 0
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM1
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 1
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM2
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 2
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM3
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 3
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM4
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 4
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM5
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 5
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM6
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 6
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM7
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 7
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM8
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 8
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM9
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 9
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM10
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 10
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM11
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 11
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM12
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 12
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM13
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 13
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM14
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 14
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM15
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 15
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM16
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 16
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM17
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 17
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM18
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 18
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM19
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 19
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM20
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 20
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM21
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 21
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM22
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 22
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM23
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 23
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM24
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 24
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
  - name: EM25
    description: "CPU wake-up with event generation mask on event input x\nWhen EXTI_SECCFGR.SECx\
      \ is disabled, EMx can be accessed with non-secure and secure access.\nWhen\
      \ EXTI_SECCFGR.SECx is enabled, EMx can only be accessed with secure access.\
      \ Non-secure write to this bit x is discarded and non-secure read returns 0.\n\
      When EXTI_PRIVCFGR.PRIVx is disabled, EMx can be accessed with privileged and\
      \ unprivileged access.\nWhen EXTI_PRIVCFGR.PRIVx is enabled, EMx can only be\
      \ accessed with privileged access. Unprivileged write to this bit is discarded.\n\
      Note: EM25, EM24, and EM23 bits are only available on some devices in the STM32U5\
      \ Series. Refer to the EXTI line connections table for its availability. If\
      \ not present, consider this bit as reserved and keep at reset value."
    bitOffset: 25
    bitWidth: 1
    access: read-write
    enumeratedValues:
    - name: B_0x0
      description: Wake-up with event generation from line x is masked.
      value: 0
    - name: B_0x1
      description: Wake-up with event generation from line x is unmasked.
      value: 1
interrupts:
- name: PVD_PVM
  description: Power voltage monitor/Analog voltage monitor
  value: 1
- name: EXTI0
  description: EXTI line0 interrupt
  value: 11
- name: EXTI1
  description: EXTI line1 interrupt
  value: 12
- name: EXTI2
  description: EXTI line2 interrupt
  value: 13
- name: EXTI3
  description: EXTI line3 interrupt
  value: 14
- name: EXTI4
  description: EXTI line4 interrupt
  value: 15
- name: EXTI5
  description: EXTI line5 interrupt
  value: 16
- name: EXTI6
  description: EXTI line6 interrupt
  value: 17
- name: EXTI7
  description: EXTI line7 interrupt
  value: 18
- name: EXTI8
  description: EXTI line8 interrupt
  value: 19
- name: EXTI9
  description: EXTI line9 interrupt
  value: 20
- name: EXTI10
  description: EXTI line10 interrupt
  value: 21
- name: EXTI11
  description: EXTI line11 interrupt
  value: 22
- name: EXTI12
  description: EXTI line12 interrupt
  value: 23
- name: EXTI13
  description: EXTI line13 interrupt
  value: 24
- name: EXTI14
  description: EXTI line14 interrupt
  value: 25
- name: EXTI15
  description: EXTI line15 interrupt
  value: 26
- name: FPU
  description: Floating point interrupt
  value: 95
- name: LSECSSD
  description: LSECSSD interrupt
  value: 125
- name: GPU2D_IRQ
  description: GPU2D interrupt
  value: 132
- name: GPU2D_IRQSYS
  description: GPU2D system interrupt
  value: 133
addressBlocks:
- offset: 0
  size: 1024
  usage: registers
