

================================================================
== Vivado HLS Report for 'pg_conv1x1_tile'
================================================================
* Date:           Fri Dec 11 05:19:53 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.384 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      454|      902| 1.816 us | 3.608 us |  454|  902|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                 |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_compute_engine_32_3_fu_1028  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1037  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1046  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1055  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1064  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1073  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1082  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1091  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1100  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1109  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1118  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1127  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1136  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1145  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1154  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1163  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1172  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1181  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1190  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1199  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1208  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1217  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1226  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1235  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1244  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1253  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1262  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1271  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1280  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1289  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1298  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        |grp_compute_engine_32_3_fu_1307  |compute_engine_32_3  |        2|        2| 8.000 ns | 8.000 ns |    1|    1| function |
        +---------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- Loop_Tile_L  |      452|      900|         6|          1|          1| 448 ~ 896 |    yes   |
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      2|       -|      -|    -|
|Expression       |        -|      0|       0|   2259|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|    1184|   5184|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|    1585|     64|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|    2769|   7591|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |       1|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+---------------------+---------+-------+----+-----+-----+
    |             Instance            |        Module       | BRAM_18K| DSP48E| FF | LUT | URAM|
    +---------------------------------+---------------------+---------+-------+----+-----+-----+
    |grp_compute_engine_32_3_fu_1028  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1037  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1046  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1055  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1064  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1073  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1082  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1091  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1100  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1109  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1118  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1127  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1136  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1145  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1154  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1163  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1172  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1181  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1190  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1199  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1208  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1217  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1226  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1235  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1244  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1253  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1262  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1271  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1280  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1289  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1298  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    |grp_compute_engine_32_3_fu_1307  |compute_engine_32_3  |        0|      0|  37|  162|    0|
    +---------------------------------+---------------------+---------+-------+----+-----+-----+
    |Total                            |                     |        0|      0|1184| 5184|    0|
    +---------------------------------+---------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    +----------------------------+----------------------+--------------+
    |          Instance          |        Module        |  Expression  |
    +----------------------------+----------------------+--------------+
    |FracNet_mac_muladvdy_U1239  |FracNet_mac_muladvdy  | i0 * i1 + i2 |
    |FracNet_mac_muladwdI_U1240  |FracNet_mac_muladwdI  | i0 + i1 * i2 |
    +----------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln198_fu_1346_p2               |     *    |      0|  0|  40|           8|           2|
    |add_ln183_1_fu_1423_p2             |     +    |      0|  0|  15|           8|           8|
    |add_ln183_2_fu_1436_p2             |     +    |      0|  0|  12|           4|           4|
    |add_ln183_4_fu_1382_p2             |     +    |      0|  0|  18|          11|           1|
    |add_ln183_fu_1414_p2               |     +    |      0|  0|  15|           7|           7|
    |add_ln187_fu_1328_p2               |     +    |      0|  0|  15|           1|           7|
    |add_ln198_fu_1454_p2               |     +    |      0|  0|  21|          14|          14|
    |add_ln199_fu_1474_p2               |     +    |      0|  0|  24|          17|          17|
    |add_ln700_577_fu_1571_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_579_fu_1602_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_581_fu_1633_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_583_fu_1664_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_585_fu_1695_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_587_fu_1726_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_589_fu_1757_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_591_fu_1788_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_593_fu_1819_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_595_fu_1850_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_597_fu_1881_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_599_fu_1912_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_601_fu_1943_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_603_fu_1974_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_605_fu_2005_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_607_fu_2036_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_609_fu_2067_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_611_fu_2098_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_613_fu_2129_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_615_fu_2160_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_617_fu_2191_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_619_fu_2222_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_621_fu_2253_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_623_fu_2284_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_625_fu_2315_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_627_fu_2346_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_629_fu_2377_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_631_fu_2408_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_633_fu_2439_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_635_fu_2470_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_637_fu_2501_p2           |     +    |      0|  0|  23|          16|           7|
    |add_ln700_fu_1540_p2               |     +    |      0|  0|  23|          16|           7|
    |col_fu_1442_p2                     |     +    |      0|  0|  15|           7|           1|
    |output_index_fu_1487_p2            |     +    |      0|  0|  19|          12|          12|
    |outputs_0_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_10_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_11_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_12_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_13_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_14_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_15_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_16_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_17_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_18_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_19_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_1_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_20_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_21_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_22_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_23_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_24_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_25_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_26_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_27_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_28_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_29_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_2_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_30_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_31_V_d1                    |     +    |      0|  0|  23|          16|          16|
    |outputs_3_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_4_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_5_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_6_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_7_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_8_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |outputs_9_V_d1                     |     +    |      0|  0|  23|          16|          16|
    |row_fu_1388_p2                     |     +    |      0|  0|  12|           4|           1|
    |ap_block_pp0                       |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter3_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state6_pp0_iter4_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state7_pp0_iter5_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_load_state5     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op191_load_state6     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln183_fu_1377_p2              |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln184_fu_1372_p2              |   icmp   |      0|  0|  11|           8|           8|
    |select_ln183_1_fu_1402_p3          |  select  |      0|  0|   4|           1|           4|
    |select_ln183_2_fu_1428_p3          |  select  |      0|  0|   2|           1|           2|
    |select_ln183_fu_1394_p3            |  select  |      0|  0|   7|           1|           7|
    |select_ln199_fu_1316_p3            |  select  |      0|  0|  16|           1|          16|
    |select_ln700_10_fu_1855_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_11_fu_1886_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_12_fu_1917_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_13_fu_1948_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_14_fu_1979_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_15_fu_2010_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_16_fu_2041_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_17_fu_2072_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_18_fu_2103_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_19_fu_2134_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_1_fu_1576_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_20_fu_2165_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_21_fu_2196_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_22_fu_2227_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_23_fu_2258_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_24_fu_2289_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_25_fu_2320_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_26_fu_2351_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_27_fu_2382_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_28_fu_2413_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_29_fu_2444_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_2_fu_1607_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_30_fu_2475_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_31_fu_2506_p3         |  select  |      0|  0|  16|           1|          16|
    |select_ln700_3_fu_1638_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_4_fu_1669_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_5_fu_1700_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_6_fu_1731_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_7_fu_1762_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_8_fu_1793_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_9_fu_1824_p3          |  select  |      0|  0|  16|           1|          16|
    |select_ln700_fu_1545_p3            |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0|2259|        1181|        1379|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5          |   9|          2|    1|          2|
    |ap_phi_mux_col_0_phi_fu_1021_p4  |   9|          2|    7|         14|
    |ap_phi_mux_row_0_phi_fu_1010_p4  |   9|          2|    4|          8|
    |col_0_reg_1017                   |   9|          2|    7|         14|
    |indvar_flatten_reg_995           |   9|          2|   11|         22|
    |row_0_reg_1006                   |   9|          2|    4|          8|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            |  84|         18|   36|         74|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln183_1_reg_2788                          |   8|   0|    8|          0|
    |add_ln183_2_reg_2793                          |   4|   0|    4|          0|
    |add_ln183_2_reg_2793_pp0_iter1_reg            |   4|   0|    4|          0|
    |add_ln183_3_reg_2809                          |  12|   0|   12|          0|
    |ap_CS_fsm                                     |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |bound_reg_2764                                |   8|   0|   11|          3|
    |col_0_reg_1017                                |   7|   0|    7|          0|
    |col_reg_2798                                  |   7|   0|    7|          0|
    |grp_compute_engine_32_3_fu_1028_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1037_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1046_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1055_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1064_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1073_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1082_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1091_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1100_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1109_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1118_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1127_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1136_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1145_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1154_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1163_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1172_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1181_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1190_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1199_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1208_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1217_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1226_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1235_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1244_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1253_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1262_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1271_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1280_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1289_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1298_ap_start_reg  |   1|   0|    1|          0|
    |grp_compute_engine_32_3_fu_1307_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln183_reg_2769                           |   1|   0|    1|          0|
    |indvar_flatten_reg_995                        |  11|   0|   11|          0|
    |mul_ln198_reg_2749                            |   8|   0|    8|          0|
    |outputs_0_V_addr_reg_2819                     |  12|   0|   12|          0|
    |outputs_0_V_addr_reg_2819_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_10_V_addr_reg_2879                    |  12|   0|   12|          0|
    |outputs_10_V_addr_reg_2879_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_11_V_addr_reg_2885                    |  12|   0|   12|          0|
    |outputs_11_V_addr_reg_2885_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_11_V_load_reg_3066                    |  16|   0|   16|          0|
    |outputs_12_V_addr_reg_2891                    |  12|   0|   12|          0|
    |outputs_12_V_addr_reg_2891_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_13_V_addr_reg_2897                    |  12|   0|   12|          0|
    |outputs_13_V_addr_reg_2897_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_13_V_load_reg_3076                    |  16|   0|   16|          0|
    |outputs_14_V_addr_reg_2903                    |  12|   0|   12|          0|
    |outputs_14_V_addr_reg_2903_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_15_V_addr_reg_2909                    |  12|   0|   12|          0|
    |outputs_15_V_addr_reg_2909_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_15_V_load_reg_3086                    |  16|   0|   16|          0|
    |outputs_16_V_addr_reg_2915                    |  12|   0|   12|          0|
    |outputs_16_V_addr_reg_2915_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_17_V_addr_reg_2921                    |  12|   0|   12|          0|
    |outputs_17_V_addr_reg_2921_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_17_V_load_reg_3096                    |  16|   0|   16|          0|
    |outputs_18_V_addr_reg_2927                    |  12|   0|   12|          0|
    |outputs_18_V_addr_reg_2927_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_19_V_addr_reg_2933                    |  12|   0|   12|          0|
    |outputs_19_V_addr_reg_2933_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_19_V_load_reg_3106                    |  16|   0|   16|          0|
    |outputs_1_V_addr_reg_2825                     |  12|   0|   12|          0|
    |outputs_1_V_addr_reg_2825_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_1_V_load_reg_3016                     |  16|   0|   16|          0|
    |outputs_20_V_addr_reg_2939                    |  12|   0|   12|          0|
    |outputs_20_V_addr_reg_2939_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_21_V_addr_reg_2945                    |  12|   0|   12|          0|
    |outputs_21_V_addr_reg_2945_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_21_V_load_reg_3116                    |  16|   0|   16|          0|
    |outputs_22_V_addr_reg_2951                    |  12|   0|   12|          0|
    |outputs_22_V_addr_reg_2951_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_23_V_addr_reg_2957                    |  12|   0|   12|          0|
    |outputs_23_V_addr_reg_2957_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_23_V_load_reg_3126                    |  16|   0|   16|          0|
    |outputs_24_V_addr_reg_2963                    |  12|   0|   12|          0|
    |outputs_24_V_addr_reg_2963_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_25_V_addr_reg_2969                    |  12|   0|   12|          0|
    |outputs_25_V_addr_reg_2969_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_25_V_load_reg_3136                    |  16|   0|   16|          0|
    |outputs_26_V_addr_reg_2975                    |  12|   0|   12|          0|
    |outputs_26_V_addr_reg_2975_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_27_V_addr_reg_2981                    |  12|   0|   12|          0|
    |outputs_27_V_addr_reg_2981_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_27_V_load_reg_3146                    |  16|   0|   16|          0|
    |outputs_28_V_addr_reg_2987                    |  12|   0|   12|          0|
    |outputs_28_V_addr_reg_2987_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_29_V_addr_reg_2993                    |  12|   0|   12|          0|
    |outputs_29_V_addr_reg_2993_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_29_V_load_reg_3156                    |  16|   0|   16|          0|
    |outputs_2_V_addr_reg_2831                     |  12|   0|   12|          0|
    |outputs_2_V_addr_reg_2831_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_30_V_addr_reg_2999                    |  12|   0|   12|          0|
    |outputs_30_V_addr_reg_2999_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_31_V_addr_reg_3005                    |  12|   0|   12|          0|
    |outputs_31_V_addr_reg_3005_pp0_iter4_reg      |  12|   0|   12|          0|
    |outputs_31_V_load_reg_3166                    |  16|   0|   16|          0|
    |outputs_3_V_addr_reg_2837                     |  12|   0|   12|          0|
    |outputs_3_V_addr_reg_2837_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_3_V_load_reg_3026                     |  16|   0|   16|          0|
    |outputs_4_V_addr_reg_2843                     |  12|   0|   12|          0|
    |outputs_4_V_addr_reg_2843_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_5_V_addr_reg_2849                     |  12|   0|   12|          0|
    |outputs_5_V_addr_reg_2849_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_5_V_load_reg_3036                     |  16|   0|   16|          0|
    |outputs_6_V_addr_reg_2855                     |  12|   0|   12|          0|
    |outputs_6_V_addr_reg_2855_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_7_V_addr_reg_2861                     |  12|   0|   12|          0|
    |outputs_7_V_addr_reg_2861_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_7_V_load_reg_3046                     |  16|   0|   16|          0|
    |outputs_8_V_addr_reg_2867                     |  12|   0|   12|          0|
    |outputs_8_V_addr_reg_2867_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_9_V_addr_reg_2873                     |  12|   0|   12|          0|
    |outputs_9_V_addr_reg_2873_pp0_iter4_reg       |  12|   0|   12|          0|
    |outputs_9_V_load_reg_3056                     |  16|   0|   16|          0|
    |partial_out_feature_10_reg_3111               |  16|   0|   16|          0|
    |partial_out_feature_11_reg_3121               |  16|   0|   16|          0|
    |partial_out_feature_12_reg_3131               |  16|   0|   16|          0|
    |partial_out_feature_13_reg_3141               |  16|   0|   16|          0|
    |partial_out_feature_14_reg_3151               |  16|   0|   16|          0|
    |partial_out_feature_15_reg_3161               |  16|   0|   16|          0|
    |partial_out_feature_1_reg_3021                |  16|   0|   16|          0|
    |partial_out_feature_2_reg_3031                |  16|   0|   16|          0|
    |partial_out_feature_3_reg_3041                |  16|   0|   16|          0|
    |partial_out_feature_4_reg_3051                |  16|   0|   16|          0|
    |partial_out_feature_5_reg_3061                |  16|   0|   16|          0|
    |partial_out_feature_6_reg_3071                |  16|   0|   16|          0|
    |partial_out_feature_7_reg_3081                |  16|   0|   16|          0|
    |partial_out_feature_8_reg_3091                |  16|   0|   16|          0|
    |partial_out_feature_9_reg_3101                |  16|   0|   16|          0|
    |partial_out_feature_s_reg_3011                |  16|   0|   16|          0|
    |read_index_reg_2804                           |  16|   0|   16|          0|
    |row_0_reg_1006                                |   4|   0|    4|          0|
    |select_ln183_1_reg_2783                       |   4|   0|    4|          0|
    |select_ln183_reg_2778                         |   7|   0|    7|          0|
    |select_ln199_reg_2703                         |   7|   0|   17|         10|
    |trunc_ln187_1_reg_2759                        |  12|   0|   12|          0|
    |trunc_ln190_reg_2713                          |   1|   0|    1|          0|
    |zext_ln190_reg_2708                           |   7|   0|   11|          4|
    |zext_ln198_1_reg_2754                         |   8|   0|   16|          8|
    |col_reg_2798                                  |  64|  32|    7|          0|
    |icmp_ln183_reg_2769                           |  64|  32|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         |1585|  64| 1490|         25|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-----------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_start               |  in |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_done                | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_idle                | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|ap_ready               | out |    1| ap_ctrl_hs |  pg_conv1x1_tile  | return value |
|inputs_V_address0      | out |   18|  ap_memory |      inputs_V     |     array    |
|inputs_V_ce0           | out |    1|  ap_memory |      inputs_V     |     array    |
|inputs_V_q0            |  in |   32|  ap_memory |      inputs_V     |     array    |
|inputs_V_offset        |  in |    1|   ap_none  |  inputs_V_offset  |    scalar    |
|weights_0_V_read       |  in |   32|   ap_none  |  weights_0_V_read |    scalar    |
|weights_1_V_read       |  in |   32|   ap_none  |  weights_1_V_read |    scalar    |
|weights_2_V_read       |  in |   32|   ap_none  |  weights_2_V_read |    scalar    |
|weights_3_V_read       |  in |   32|   ap_none  |  weights_3_V_read |    scalar    |
|weights_4_V_read       |  in |   32|   ap_none  |  weights_4_V_read |    scalar    |
|weights_5_V_read       |  in |   32|   ap_none  |  weights_5_V_read |    scalar    |
|weights_6_V_read       |  in |   32|   ap_none  |  weights_6_V_read |    scalar    |
|weights_7_V_read       |  in |   32|   ap_none  |  weights_7_V_read |    scalar    |
|weights_8_V_read       |  in |   32|   ap_none  |  weights_8_V_read |    scalar    |
|weights_9_V_read       |  in |   32|   ap_none  |  weights_9_V_read |    scalar    |
|weights_10_V_read      |  in |   32|   ap_none  | weights_10_V_read |    scalar    |
|weights_11_V_read      |  in |   32|   ap_none  | weights_11_V_read |    scalar    |
|weights_12_V_read      |  in |   32|   ap_none  | weights_12_V_read |    scalar    |
|weights_13_V_read      |  in |   32|   ap_none  | weights_13_V_read |    scalar    |
|weights_14_V_read      |  in |   32|   ap_none  | weights_14_V_read |    scalar    |
|weights_15_V_read      |  in |   32|   ap_none  | weights_15_V_read |    scalar    |
|weights_16_V_read      |  in |   32|   ap_none  | weights_16_V_read |    scalar    |
|weights_17_V_read      |  in |   32|   ap_none  | weights_17_V_read |    scalar    |
|weights_18_V_read      |  in |   32|   ap_none  | weights_18_V_read |    scalar    |
|weights_19_V_read      |  in |   32|   ap_none  | weights_19_V_read |    scalar    |
|weights_20_V_read      |  in |   32|   ap_none  | weights_20_V_read |    scalar    |
|weights_21_V_read      |  in |   32|   ap_none  | weights_21_V_read |    scalar    |
|weights_22_V_read      |  in |   32|   ap_none  | weights_22_V_read |    scalar    |
|weights_23_V_read      |  in |   32|   ap_none  | weights_23_V_read |    scalar    |
|weights_24_V_read      |  in |   32|   ap_none  | weights_24_V_read |    scalar    |
|weights_25_V_read      |  in |   32|   ap_none  | weights_25_V_read |    scalar    |
|weights_26_V_read      |  in |   32|   ap_none  | weights_26_V_read |    scalar    |
|weights_27_V_read      |  in |   32|   ap_none  | weights_27_V_read |    scalar    |
|weights_28_V_read      |  in |   32|   ap_none  | weights_28_V_read |    scalar    |
|weights_29_V_read      |  in |   32|   ap_none  | weights_29_V_read |    scalar    |
|weights_30_V_read      |  in |   32|   ap_none  | weights_30_V_read |    scalar    |
|weights_31_V_read      |  in |   32|   ap_none  | weights_31_V_read |    scalar    |
|outputs_0_V_address0   | out |   12|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_ce0        | out |    1|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_q0         |  in |   16|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_address1   | out |   12|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_ce1        | out |    1|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_we1        | out |    1|  ap_memory |    outputs_0_V    |     array    |
|outputs_0_V_d1         | out |   16|  ap_memory |    outputs_0_V    |     array    |
|outputs_1_V_address0   | out |   12|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_ce0        | out |    1|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_q0         |  in |   16|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_address1   | out |   12|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_ce1        | out |    1|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_we1        | out |    1|  ap_memory |    outputs_1_V    |     array    |
|outputs_1_V_d1         | out |   16|  ap_memory |    outputs_1_V    |     array    |
|outputs_2_V_address0   | out |   12|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_ce0        | out |    1|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_q0         |  in |   16|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_address1   | out |   12|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_ce1        | out |    1|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_we1        | out |    1|  ap_memory |    outputs_2_V    |     array    |
|outputs_2_V_d1         | out |   16|  ap_memory |    outputs_2_V    |     array    |
|outputs_3_V_address0   | out |   12|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_ce0        | out |    1|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_q0         |  in |   16|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_address1   | out |   12|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_ce1        | out |    1|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_we1        | out |    1|  ap_memory |    outputs_3_V    |     array    |
|outputs_3_V_d1         | out |   16|  ap_memory |    outputs_3_V    |     array    |
|outputs_4_V_address0   | out |   12|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_ce0        | out |    1|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_q0         |  in |   16|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_address1   | out |   12|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_ce1        | out |    1|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_we1        | out |    1|  ap_memory |    outputs_4_V    |     array    |
|outputs_4_V_d1         | out |   16|  ap_memory |    outputs_4_V    |     array    |
|outputs_5_V_address0   | out |   12|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_ce0        | out |    1|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_q0         |  in |   16|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_address1   | out |   12|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_ce1        | out |    1|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_we1        | out |    1|  ap_memory |    outputs_5_V    |     array    |
|outputs_5_V_d1         | out |   16|  ap_memory |    outputs_5_V    |     array    |
|outputs_6_V_address0   | out |   12|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_ce0        | out |    1|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_q0         |  in |   16|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_address1   | out |   12|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_ce1        | out |    1|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_we1        | out |    1|  ap_memory |    outputs_6_V    |     array    |
|outputs_6_V_d1         | out |   16|  ap_memory |    outputs_6_V    |     array    |
|outputs_7_V_address0   | out |   12|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_ce0        | out |    1|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_q0         |  in |   16|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_address1   | out |   12|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_ce1        | out |    1|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_we1        | out |    1|  ap_memory |    outputs_7_V    |     array    |
|outputs_7_V_d1         | out |   16|  ap_memory |    outputs_7_V    |     array    |
|outputs_8_V_address0   | out |   12|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_ce0        | out |    1|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_q0         |  in |   16|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_address1   | out |   12|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_ce1        | out |    1|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_we1        | out |    1|  ap_memory |    outputs_8_V    |     array    |
|outputs_8_V_d1         | out |   16|  ap_memory |    outputs_8_V    |     array    |
|outputs_9_V_address0   | out |   12|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_ce0        | out |    1|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_q0         |  in |   16|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_address1   | out |   12|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_ce1        | out |    1|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_we1        | out |    1|  ap_memory |    outputs_9_V    |     array    |
|outputs_9_V_d1         | out |   16|  ap_memory |    outputs_9_V    |     array    |
|outputs_10_V_address0  | out |   12|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_ce0       | out |    1|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_q0        |  in |   16|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_address1  | out |   12|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_ce1       | out |    1|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_we1       | out |    1|  ap_memory |    outputs_10_V   |     array    |
|outputs_10_V_d1        | out |   16|  ap_memory |    outputs_10_V   |     array    |
|outputs_11_V_address0  | out |   12|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_ce0       | out |    1|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_q0        |  in |   16|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_address1  | out |   12|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_ce1       | out |    1|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_we1       | out |    1|  ap_memory |    outputs_11_V   |     array    |
|outputs_11_V_d1        | out |   16|  ap_memory |    outputs_11_V   |     array    |
|outputs_12_V_address0  | out |   12|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_ce0       | out |    1|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_q0        |  in |   16|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_address1  | out |   12|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_ce1       | out |    1|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_we1       | out |    1|  ap_memory |    outputs_12_V   |     array    |
|outputs_12_V_d1        | out |   16|  ap_memory |    outputs_12_V   |     array    |
|outputs_13_V_address0  | out |   12|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_ce0       | out |    1|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_q0        |  in |   16|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_address1  | out |   12|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_ce1       | out |    1|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_we1       | out |    1|  ap_memory |    outputs_13_V   |     array    |
|outputs_13_V_d1        | out |   16|  ap_memory |    outputs_13_V   |     array    |
|outputs_14_V_address0  | out |   12|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_ce0       | out |    1|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_q0        |  in |   16|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_address1  | out |   12|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_ce1       | out |    1|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_we1       | out |    1|  ap_memory |    outputs_14_V   |     array    |
|outputs_14_V_d1        | out |   16|  ap_memory |    outputs_14_V   |     array    |
|outputs_15_V_address0  | out |   12|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_ce0       | out |    1|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_q0        |  in |   16|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_address1  | out |   12|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_ce1       | out |    1|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_we1       | out |    1|  ap_memory |    outputs_15_V   |     array    |
|outputs_15_V_d1        | out |   16|  ap_memory |    outputs_15_V   |     array    |
|outputs_16_V_address0  | out |   12|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_ce0       | out |    1|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_q0        |  in |   16|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_address1  | out |   12|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_ce1       | out |    1|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_we1       | out |    1|  ap_memory |    outputs_16_V   |     array    |
|outputs_16_V_d1        | out |   16|  ap_memory |    outputs_16_V   |     array    |
|outputs_17_V_address0  | out |   12|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_ce0       | out |    1|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_q0        |  in |   16|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_address1  | out |   12|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_ce1       | out |    1|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_we1       | out |    1|  ap_memory |    outputs_17_V   |     array    |
|outputs_17_V_d1        | out |   16|  ap_memory |    outputs_17_V   |     array    |
|outputs_18_V_address0  | out |   12|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_ce0       | out |    1|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_q0        |  in |   16|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_address1  | out |   12|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_ce1       | out |    1|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_we1       | out |    1|  ap_memory |    outputs_18_V   |     array    |
|outputs_18_V_d1        | out |   16|  ap_memory |    outputs_18_V   |     array    |
|outputs_19_V_address0  | out |   12|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_ce0       | out |    1|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_q0        |  in |   16|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_address1  | out |   12|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_ce1       | out |    1|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_we1       | out |    1|  ap_memory |    outputs_19_V   |     array    |
|outputs_19_V_d1        | out |   16|  ap_memory |    outputs_19_V   |     array    |
|outputs_20_V_address0  | out |   12|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_ce0       | out |    1|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_q0        |  in |   16|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_address1  | out |   12|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_ce1       | out |    1|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_we1       | out |    1|  ap_memory |    outputs_20_V   |     array    |
|outputs_20_V_d1        | out |   16|  ap_memory |    outputs_20_V   |     array    |
|outputs_21_V_address0  | out |   12|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_ce0       | out |    1|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_q0        |  in |   16|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_address1  | out |   12|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_ce1       | out |    1|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_we1       | out |    1|  ap_memory |    outputs_21_V   |     array    |
|outputs_21_V_d1        | out |   16|  ap_memory |    outputs_21_V   |     array    |
|outputs_22_V_address0  | out |   12|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_ce0       | out |    1|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_q0        |  in |   16|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_address1  | out |   12|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_ce1       | out |    1|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_we1       | out |    1|  ap_memory |    outputs_22_V   |     array    |
|outputs_22_V_d1        | out |   16|  ap_memory |    outputs_22_V   |     array    |
|outputs_23_V_address0  | out |   12|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_ce0       | out |    1|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_q0        |  in |   16|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_address1  | out |   12|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_ce1       | out |    1|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_we1       | out |    1|  ap_memory |    outputs_23_V   |     array    |
|outputs_23_V_d1        | out |   16|  ap_memory |    outputs_23_V   |     array    |
|outputs_24_V_address0  | out |   12|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_ce0       | out |    1|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_q0        |  in |   16|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_address1  | out |   12|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_ce1       | out |    1|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_we1       | out |    1|  ap_memory |    outputs_24_V   |     array    |
|outputs_24_V_d1        | out |   16|  ap_memory |    outputs_24_V   |     array    |
|outputs_25_V_address0  | out |   12|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_ce0       | out |    1|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_q0        |  in |   16|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_address1  | out |   12|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_ce1       | out |    1|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_we1       | out |    1|  ap_memory |    outputs_25_V   |     array    |
|outputs_25_V_d1        | out |   16|  ap_memory |    outputs_25_V   |     array    |
|outputs_26_V_address0  | out |   12|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_ce0       | out |    1|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_q0        |  in |   16|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_address1  | out |   12|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_ce1       | out |    1|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_we1       | out |    1|  ap_memory |    outputs_26_V   |     array    |
|outputs_26_V_d1        | out |   16|  ap_memory |    outputs_26_V   |     array    |
|outputs_27_V_address0  | out |   12|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_ce0       | out |    1|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_q0        |  in |   16|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_address1  | out |   12|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_ce1       | out |    1|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_we1       | out |    1|  ap_memory |    outputs_27_V   |     array    |
|outputs_27_V_d1        | out |   16|  ap_memory |    outputs_27_V   |     array    |
|outputs_28_V_address0  | out |   12|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_ce0       | out |    1|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_q0        |  in |   16|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_address1  | out |   12|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_ce1       | out |    1|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_we1       | out |    1|  ap_memory |    outputs_28_V   |     array    |
|outputs_28_V_d1        | out |   16|  ap_memory |    outputs_28_V   |     array    |
|outputs_29_V_address0  | out |   12|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_ce0       | out |    1|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_q0        |  in |   16|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_address1  | out |   12|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_ce1       | out |    1|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_we1       | out |    1|  ap_memory |    outputs_29_V   |     array    |
|outputs_29_V_d1        | out |   16|  ap_memory |    outputs_29_V   |     array    |
|outputs_30_V_address0  | out |   12|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_ce0       | out |    1|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_q0        |  in |   16|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_address1  | out |   12|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_ce1       | out |    1|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_we1       | out |    1|  ap_memory |    outputs_30_V   |     array    |
|outputs_30_V_d1        | out |   16|  ap_memory |    outputs_30_V   |     array    |
|outputs_31_V_address0  | out |   12|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_ce0       | out |    1|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_q0        |  in |   16|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_address1  | out |   12|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_ce1       | out |    1|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_we1       | out |    1|  ap_memory |    outputs_31_V   |     array    |
|outputs_31_V_d1        | out |   16|  ap_memory |    outputs_31_V   |     array    |
|c_in                   |  in |    2|   ap_none  |        c_in       |    scalar    |
|H_fmap_out             |  in |    8|   ap_none  |     H_fmap_out    |    scalar    |
|row_offset             |  in |    7|   ap_none  |     row_offset    |    scalar    |
|out_buf_start          |  in |   13|   ap_none  |   out_buf_start   |    scalar    |
+-----------------------+-----+-----+------------+-------------------+--------------+

