ASSERT,FUNC_0
IS_FPGA_MAXIMUS_DC,FUNC_1
build_watermark_ranges,FUNC_2
clk_mgr_helper_populate_bw_params,FUNC_3
dce_clock_read_ss_info,FUNC_4
dcn21_funcs,VAR_0
dcn2_update_clocks_fpga,VAR_1
get_vco_frequency_from_reg,FUNC_5
rn_bw_params,VAR_2
rn_dump_clk_registers,FUNC_6
rn_vbios_smu_enable_48mhz_tmdp_refclk_pwrdwn,FUNC_7
rn_vbios_smu_get_smu_version,FUNC_8
stub1,FUNC_9
stub2,FUNC_10
rn_clk_mgr_construct,FUNC_11
ctx,VAR_3
clk_mgr,VAR_4
pp_smu,VAR_5
dccg,VAR_6
debug,VAR_7
clock_table,VAR_8
s,VAR_9
log_info,VAR_10
ranges,VAR_11
