// Seed: 1202305207
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd43,
    parameter id_4 = 32'd50
) (
    id_1,
    id_2,
    _id_3,
    _id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire _id_3;
  inout wand id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2,
      id_5,
      id_2,
      id_2,
      id_2,
      id_5,
      id_1,
      id_2,
      id_2,
      id_2,
      id_6,
      id_6,
      id_1,
      id_1,
      id_1,
      id_5
  );
  logic [id_3  -  id_4 : 1] \id_7 ;
  assign id_2 = 1;
  if (-1) begin : LABEL_0
    wire id_8;
    ;
  end else begin : LABEL_1
    wire [1 : -1] id_9;
  end
  assign \id_7 = 1;
  wire  [  +  -1  :  (  1  )  ]  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ;
endmodule
