v1
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out2,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out4,
DSP_BALANCING_IMPLEMENTATION,DSP_BLOCKS,lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out6,
PLL_COMPENSATED_INPUTS_LIST,pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated|pll1,mc_cmd_pad; uart_rx_pad; mc_dat_pad[0]; mc_dat_pad[1]; mc_dat_pad[2]; mc_dat_pad[3],
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,,,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated|wire_pll1_clk[1],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|fast_clock,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|slow_clock,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,pll_3x5:pll_3x5|altpll:altpll_component|pll_3x5_altpll:auto_generated|wire_pll1_clk[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a15~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a3~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a7~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a11~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a12~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a0~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a8~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a4~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a13~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a1~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a5~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a9~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a14~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a2~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a10~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a6~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a31~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a19~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a23~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a27~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a28~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a16~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a24~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a20~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a30~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a18~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a26~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a22~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a29~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a17~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a21~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_memory_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_datain_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg5,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg4,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg3,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg2,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg1,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_address_reg0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~portb_re_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~porta_we_reg,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],spi_flash:spi_flash|simple_dual_ram:page_pgm_mem|altsyncram:ram_rtl_0|altsyncram_00d1:auto_generated|ram_block1a25~PORTADATAOUT0,Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_cs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_dat[27],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],Off,
GLOBAL_SIGNAL_MSG_SOURCE_NAME_MAY_CHANGE,Equal1~6,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|clkdiv[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|cntr_djb:cntr2|counter_reg_bit[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|nbursts[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[37],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[36],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[51],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[50],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[65],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[64],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vga_rst,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[49],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[53],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[52],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[67],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|sync_dffe1a,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[66],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[35],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[41],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[55],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[54],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[69],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[68],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|pgm_mem_we,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|state[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|ack_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|state[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|clk_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_cs,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,spi_flash:spi_flash|flash_ctrl:flash_ctrl|spi_op_cnt[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,sysctl:sysctl|simple_counter[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|clksel[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_o,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|clksel[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|sda_oe,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vga_sdc,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[43],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[57],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[12],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[13],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[18],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[17],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[19],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|csr_do[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[14],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[42],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_start[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vsync_end[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_end[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hsync_start[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[45],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[44],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[33],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[59],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[58],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,wb_rom:rom|rom~0,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vscan[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hscan[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[20],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[47],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[46],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[61],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|l_sync_a[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[60],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[27],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[28],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|baseaddress[26],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|vres[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[10],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[11],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[8],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[9],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[7],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[6],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[5],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[4],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_ctlif:ctlif|hres[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[21],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[16],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[15],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[34],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[25],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[23],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[24],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[22],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[48],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[32],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[30],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_a[31],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|h_sync_b[29],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|tx_reg[62],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|vgafb:vgafb|vgafb_pixelfeed:pixelfeed|fml_stb,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg12|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg13|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg14|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg15|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg16|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg17|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg18|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg19|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|fast_clock,Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg20|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|shift_reg_4hb:shift_reg21|shift_reg[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out|dataout[0],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out|dataout[1],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out|dataout[2],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out|dataout[3],Global Clock,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,Equal1~6,fpd_link:FPD_Link|video_lvds:lvds|altlvds_tx:lvds_tx|lvds_tx_1iq1:auto_generated|ddio_out_2qb:ddio_out|dataout[4],Global Clock,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,Equal1~6,Off,
GLOBAL_SIGNAL_POINT_TO_POINT_ASSIGNMENT,clk50_pad,pll_x1:pll_x1|altpll:altpll_component|pll_x1_altpll:auto_generated|wire_pll1_locked,Off,
GLOBAL_SIGNAL_SINGLE_POINT_ASSIGNMENT,clk50_pad,Global Clock,
PORT_SWAPPING,PORT_SWAP_TYPE_DSPMULT,lm32_top:cpu|lm32_cpu:cpu|lm32_multiplier:multiplier|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult5,
IO_RULES,NUM_CLKS_NOT_EXCEED_CLKS_AVAILABLE,PASS,IO_000002,Capacity Checks,Number of clocks in an I/O bank should not exceed the number of clocks available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_VREF_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000003,Capacity Checks,Number of pins in a Vrefgroup should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,NUM_PINS_NOT_EXCEED_LOC_AVAILABLE,PASS,IO_000001,Capacity Checks,Number of pins in an I/O bank should not exceed the number of locations available.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_BANK_SUPPORT_VCCIO,INAPPLICABLE,IO_000004,Voltage Compatibility Checks,The I/O bank should support the requested VCCIO.,Critical,No IOBANK_VCCIO assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VREF,INAPPLICABLE,IO_000005,Voltage Compatibility Checks,The I/O bank should not have competing VREF values.,Critical,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,IO_BANK_NOT_HAVE_COMPETING_VCCIO,PASS,IO_000006,Voltage Compatibility Checks,The I/O bank should not have competing VCCIO values.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_UNAVAILABLE_LOC,PASS,IO_000007,Valid Location Checks,Checks for unavailable locations.,Critical,0 such failures found.,,I/O,,
IO_RULES,CHECK_RESERVED_LOC,INAPPLICABLE,IO_000008,Valid Location Checks,Checks for reserved locations.,Critical,No reserved LogicLock region found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000022,I/O Properties Checks for One I/O,The I/O standard should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000021,I/O Properties Checks for One I/O,The I/O standard should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000046,I/O Properties Checks for One I/O,The location should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OPEN_DRAIN_VALUE,INAPPLICABLE,IO_000023,I/O Properties Checks for One I/O,The I/O standard should support the Open Drain value.,Critical,No open drain assignments found.,,I/O,,
IO_RULES,IO_DIR_SUPPORT_OCT_VALUE,PASS,IO_000024,I/O Properties Checks for One I/O,The I/O direction should support the On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,OCT_AND_CURRENT_STRENGTH_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000026,I/O Properties Checks for One I/O,On Chip Termination and Current Strength should not be used at the same time.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,WEAK_PULL_UP_AND_BUS_HOLD_NOT_USED_SIMULTANEOUSLY,INAPPLICABLE,IO_000027,I/O Properties Checks for One I/O,Weak Pull Up and Bus Hold should not be used at the same time.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000045,I/O Properties Checks for One I/O,The I/O standard should support the requested Slew Rate value.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,OCT_SUPPORTS_SLEW_RATE,INAPPLICABLE,IO_000047,I/O Properties Checks for One I/O,On Chip Termination and Slew Rate should not be used at the same time.,Critical,No Slew Rate assignments found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000020,I/O Properties Checks for One I/O,The I/O standard should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_OCT_VALUE,PASS,IO_000019,I/O Properties Checks for One I/O,The I/O standard should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,IO_STD_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000018,I/O Properties Checks for One I/O,The I/O standard should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_PCI_CLAMP_DIODE,PASS,IO_000015,I/O Properties Checks for One I/O,The location should support the requested PCI Clamp Diode.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_WEAK_PULL_UP_VALUE,PASS,IO_000014,I/O Properties Checks for One I/O,The location should support the requested Weak Pull Up value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_BUS_HOLD_VALUE,INAPPLICABLE,IO_000013,I/O Properties Checks for One I/O,The location should support the requested Bus Hold value.,Critical,No Enable Bus-Hold Circuitry assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_OCT_VALUE,PASS,IO_000012,I/O Properties Checks for One I/O,The location should support the requested On Chip Termination value.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_CURRENT_STRENGTH,INAPPLICABLE,IO_000011,I/O Properties Checks for One I/O,The location should support the requested Current Strength.,Critical,No Current Strength assignments found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_DIR,PASS,IO_000010,I/O Properties Checks for One I/O,The location should support the requested I/O direction.,Critical,0 such failures found.,,I/O,,
IO_RULES,LOC_SUPPORT_IO_STD,PASS,IO_000009,I/O Properties Checks for One I/O,The location should support the requested I/O standard.,Critical,0 such failures found.,,I/O,,
IO_RULES,CURRENT_DENSITY_FOR_CONSECUTIVE_IO_NOT_EXCEED_CURRENT_VALUE,PASS,IO_000033,Electromigration Checks,Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os.,Critical,0 such failures found.,,I/O,,
IO_RULES,SINGLE_ENDED_OUTPUTS_LAB_ROWS_FROM_DIFF_IO,PASS,IO_000034,SI Related Distance Checks,Single-ended outputs should be 5 LAB row(s) away from a differential I/O.,High,0 such failures found.,,I/O,,
IO_RULES,MAX_20_OUTPUTS_ALLOWED_IN_VREFGROUP,INAPPLICABLE,IO_000042,SI Related SSO Limit Checks,No more than 20 outputs are allowed in a VREF group when VREF is being read from.,High,No VREF I/O Standard assignments found.,,I/O,,
IO_RULES,DEV_IO_RULE_LVDS_DISCLAIMER,,,,,,,,,,
IO_RULES,DEV_IO_RULE_OCT_DISCLAIMER,,,,,,,,,,
IO_RULES_MATRIX,Pin/Rules,IO_000002;IO_000003;IO_000001;IO_000004;IO_000005;IO_000006;IO_000007;IO_000008;IO_000022;IO_000021;IO_000046;IO_000023;IO_000024;IO_000026;IO_000027;IO_000045;IO_000047;IO_000020;IO_000019;IO_000018;IO_000015;IO_000014;IO_000013;IO_000012;IO_000011;IO_000010;IO_000009;IO_000033;IO_000034;IO_000042,
IO_RULES_MATRIX,Total Pass,10;10;10;0;0;65;10;0;0;5;0;0;51;0;0;0;0;25;51;0;25;5;0;51;0;65;65;65;61;0,
IO_RULES_MATRIX,Total Unchecked,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,Total Inapplicable,55;55;55;65;65;0;55;65;65;60;65;65;14;65;65;65;65;40;14;65;40;60;65;14;65;0;0;0;4;65,
IO_RULES_MATRIX,Total Fail,0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0;0,
IO_RULES_MATRIX,rx0_pad,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx1_pad,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx2_pad,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx3_pad,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,clk_pad,Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,lcd_pwm,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_ba_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_ba_pad[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_adr_pad[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_ras_n_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_cas_n_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_we_n_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dqm_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dqm_pad[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_clk_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_cke_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_cs_n_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_mosi_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_cs_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,spi_clk_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,uart_tx_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_clk_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,leds_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[4],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[5],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[6],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[7],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[8],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[9],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[10],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[11],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[12],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[13],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[14],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,sdram_dq_pad[15],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_dat_pad[0],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_dat_pad[1],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_dat_pad[2],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_dat_pad[3],Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,mc_cmd_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Pass;Pass;Inapplicable;Pass;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,uart_rx_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,clk50_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rst_n_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,spi_miso_pad,Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Inapplicable;Inapplicable,
IO_RULES_MATRIX,rx0_pad(n),Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx1_pad(n),Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx2_pad(n),Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,rx3_pad(n),Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_MATRIX,clk_pad(n),Pass;Pass;Pass;Inapplicable;Inapplicable;Pass;Pass;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Inapplicable;Pass;Pass;Pass;Pass;Inapplicable,
IO_RULES_SUMMARY,Total I/O Rules,30,
IO_RULES_SUMMARY,Number of I/O Rules Passed,16,
IO_RULES_SUMMARY,Number of I/O Rules Failed,0,
IO_RULES_SUMMARY,Number of I/O Rules Unchecked,0,
IO_RULES_SUMMARY,Number of I/O Rules Inapplicable,14,
