0.6
2018.2
Jun 14 2018
20:41:02
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.sim/sim_1/behav/xsim/glbl.v,1529022456,verilog,,,,glbl,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v,1543641368,verilog,,,,insDec_tb,,,,,,,,
D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sources_1/new/insDec.v,1543640968,verilog,,D:/Fall 2018/CS151/CS151-Verilog-Project/CS151-processor/CS151-processor.srcs/sim_1/new/insDec_tb.v,,insDec,,,,,,,,
