{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480381570259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition " "Version 16.0.2 Build 222 07/20/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480381570275 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 18:06:10 2016 " "Processing started: Mon Nov 28 18:06:10 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480381570275 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381570275 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off data_mining_1mapper -c data_mining_1mapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off data_mining_1mapper -c data_mining_1mapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381570275 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1480381570674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_sp_sr_sw " "Found entity 1: ram_sp_sr_sw" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/custom_params.v 0 0 " "Found 0 design units, including 0 entities, in source file src/custom_params.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/connect_parameters.v 0 0 " "Found 0 design units, including 0 entities, in source file src/connect_parameters.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top_level.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top_level.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "src/top_level.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfileloadsyn.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfileloadsyn.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFileLoadSyn " "Found entity 1: RegFileLoadSyn" {  } { { "src/RegFileLoadSyn.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "template src/RegFile_1port.v(50) " "Unrecognized synthesis attribute \"template\" at src/RegFile_1port.v(50)" {  } { { "src/RegFile_1port.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 50 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/regfile_1port.v 1 1 " "Found 1 design units, including 1 entities, in source file src/regfile_1port.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile_1port " "Found entity 1: RegFile_1port" {  } { { "src/RegFile_1port.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/noc_input_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file src/noc_input_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 noc_input_controller " "Found entity 1: noc_input_controller" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_outport_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_outport_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_outport_encoder " "Found entity 1: module_outport_encoder" {  } { { "src/module_outport_encoder.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/module_outport_encoder.v" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/module_gen_grant_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file src/module_gen_grant_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 module_gen_grant_carry " "Found entity 1: module_gen_grant_carry" {  } { { "src/module_gen_grant_carry.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/module_gen_grant_carry.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkseprouterallocator.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkseprouterallocator.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkSepRouterAllocator " "Found entity 1: mkSepRouterAllocator" {  } { { "src/mkSepRouterAllocator.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkSepRouterAllocator.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkrouteroutputarbitersstatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkrouteroutputarbitersstatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersStatic " "Found entity 1: mkRouterOutputArbitersStatic" {  } { { "src/mkRouterOutputArbitersStatic.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterOutputArbitersStatic.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkrouteroutputarbitersroundrobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkrouteroutputarbitersroundrobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterOutputArbitersRoundRobin " "Found entity 1: mkRouterOutputArbitersRoundRobin" {  } { { "src/mkRouterOutputArbitersRoundRobin.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterOutputArbitersRoundRobin.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkrouterinputarbitersstatic.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkrouterinputarbitersstatic.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersStatic " "Found entity 1: mkRouterInputArbitersStatic" {  } { { "src/mkRouterInputArbitersStatic.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterInputArbitersStatic.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkrouterinputarbitersroundrobin.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkrouterinputarbitersroundrobin.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterInputArbitersRoundRobin " "Found entity 1: mkRouterInputArbitersRoundRobin" {  } { { "src/mkRouterInputArbitersRoundRobin.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterInputArbitersRoundRobin.v" 194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkroutercore.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkroutercore.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkRouterCore " "Found entity 1: mkRouterCore" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 534 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkoutputarbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkoutputarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutputArbiter " "Found entity 1: mkOutputArbiter" {  } { { "src/mkOutputArbiter.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkOutputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkoutportfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkoutportfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkOutPortFIFO " "Found entity 1: mkOutPortFIFO" {  } { { "src/mkOutPortFIFO.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkOutPortFIFO.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mknetwork.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mknetwork.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkNetwork " "Found entity 1: mkNetwork" {  } { { "src/mkNetwork.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 6758 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkinputvcqueues.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkinputvcqueues.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputVCQueues " "Found entity 1: mkInputVCQueues" {  } { { "src/mkInputVCQueues.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mkinputarbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mkinputarbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 mkInputArbiter " "Found entity 1: mkInputArbiter" {  } { { "src/mkInputArbiter.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputArbiter.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mapreducereducer_unq1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mapreducereducer_unq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapReduceReducer_unq1 " "Found entity 1: MapReduceReducer_unq1" {  } { { "src/MapReduceReducer_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceReducer_unq1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "MapReduceMapper_unq1.v(79) " "Verilog HDL information at MapReduceMapper_unq1.v(79): always construct contains both blocking and non-blocking assignments" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 79 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mapreducemapper_unq1.v 1 1 " "Found 1 design units, including 1 entities, in source file src/mapreducemapper_unq1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MapReduceMapper_unq1 " "Found entity 1: MapReduceMapper_unq1" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480381583866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MapReduceMapper_unq1.v(41) " "Verilog HDL or VHDL warning at MapReduceMapper_unq1.v(41): conditional expression evaluates to a constant" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 41 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "top_level.v(22) " "Verilog HDL or VHDL warning at top_level.v(22): conditional expression evaluates to a constant" {  } { { "src/top_level.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 22 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480381583866 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "noc_input_controller.v(29) " "Verilog HDL or VHDL warning at noc_input_controller.v(29): conditional expression evaluates to a constant" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 29 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1480381583881 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1480381583981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkNetwork mkNetwork:i_mkNetwork " "Elaborating entity \"mkNetwork\" for hierarchy \"mkNetwork:i_mkNetwork\"" {  } { { "src/top_level.v" "i_mkNetwork" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_10_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 8712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_10.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584434 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_11_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 8782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584449 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584449 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_11.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584465 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_12_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 8852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_12.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584487 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_13_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 8922 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_13.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584503 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_14_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 8992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_14.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584534 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_15_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584584 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584587 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584587 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584587 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584587 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_15.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584588 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_1_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_1.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584603 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_2_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_2.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584634 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_3_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_3.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584650 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_4_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_4.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584688 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_5_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_5.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584719 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_6_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_6.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584735 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_7_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_7.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584766 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_8_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_8.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584788 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_9_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584804 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_9.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584819 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFileLoadSyn mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf " "Elaborating entity \"RegFileLoadSyn\" for hierarchy \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\"" {  } { { "src/mkNetwork.v" "net_routers_routeTable_rt_ifc_banks_banks_rf" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(1) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(1): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(2) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(2): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(3) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(3): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(4) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(4): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(5) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(5): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(6) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(6): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(7) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(7): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(8) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(8): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(9) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(9): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(10) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(10): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(11) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(11): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(12) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(12): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(13) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(13): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(14) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(14): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(15) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(15): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(16) " "Verilog HDL assignment warning at mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex(16): truncated value with size 4 to match size of target (3)" {  } { { "src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mesh_16RTs_2VCs_8BD_64DW_SepIFRoundRobinAlloc_4RTsPerRow_4RTsPerCol_routing_0.hex" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381584835 "|top_level|mkNetwork:i_mkNetwork|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterCore mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core " "Elaborating entity \"mkRouterCore\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\"" {  } { { "src/mkNetwork.v" "net_routers_router_core" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkNetwork.v" 9862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeVC_perIn_reg mkRouterCore.v(719) " "Verilog HDL or VHDL warning at mkRouterCore.v(719): object \"activeVC_perIn_reg\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 719 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeVC_perIn_reg_1 mkRouterCore.v(724) " "Verilog HDL or VHDL warning at mkRouterCore.v(724): object \"activeVC_perIn_reg_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 724 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeVC_perIn_reg_2 mkRouterCore.v(729) " "Verilog HDL or VHDL warning at mkRouterCore.v(729): object \"activeVC_perIn_reg_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 729 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeVC_perIn_reg_3 mkRouterCore.v(734) " "Verilog HDL or VHDL warning at mkRouterCore.v(734): object \"activeVC_perIn_reg_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 734 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "activeVC_perIn_reg_4 mkRouterCore.v(739) " "Verilog HDL or VHDL warning at mkRouterCore.v(739): object \"activeVC_perIn_reg_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 739 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_0 mkRouterCore.v(794) " "Verilog HDL or VHDL warning at mkRouterCore.v(794): object \"inPortVL_0\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 794 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_0_1 mkRouterCore.v(799) " "Verilog HDL or VHDL warning at mkRouterCore.v(799): object \"inPortVL_0_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 799 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1 mkRouterCore.v(804) " "Verilog HDL or VHDL warning at mkRouterCore.v(804): object \"inPortVL_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 804 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_1_1 mkRouterCore.v(809) " "Verilog HDL or VHDL warning at mkRouterCore.v(809): object \"inPortVL_1_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 809 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2 mkRouterCore.v(814) " "Verilog HDL or VHDL warning at mkRouterCore.v(814): object \"inPortVL_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 814 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_2_1 mkRouterCore.v(819) " "Verilog HDL or VHDL warning at mkRouterCore.v(819): object \"inPortVL_2_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 819 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3 mkRouterCore.v(824) " "Verilog HDL or VHDL warning at mkRouterCore.v(824): object \"inPortVL_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 824 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_3_1 mkRouterCore.v(829) " "Verilog HDL or VHDL warning at mkRouterCore.v(829): object \"inPortVL_3_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 829 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4 mkRouterCore.v(834) " "Verilog HDL or VHDL warning at mkRouterCore.v(834): object \"inPortVL_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 834 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inPortVL_4_1 mkRouterCore.v(839) " "Verilog HDL or VHDL warning at mkRouterCore.v(839): object \"inPortVL_4_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 839 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_0 mkRouterCore.v(844) " "Verilog HDL or VHDL warning at mkRouterCore.v(844): object \"lockedVL_0\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 844 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_0_1 mkRouterCore.v(848) " "Verilog HDL or VHDL warning at mkRouterCore.v(848): object \"lockedVL_0_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 848 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1 mkRouterCore.v(852) " "Verilog HDL or VHDL warning at mkRouterCore.v(852): object \"lockedVL_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 852 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_1_1 mkRouterCore.v(856) " "Verilog HDL or VHDL warning at mkRouterCore.v(856): object \"lockedVL_1_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 856 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2 mkRouterCore.v(860) " "Verilog HDL or VHDL warning at mkRouterCore.v(860): object \"lockedVL_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 860 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_2_1 mkRouterCore.v(864) " "Verilog HDL or VHDL warning at mkRouterCore.v(864): object \"lockedVL_2_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 864 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3 mkRouterCore.v(868) " "Verilog HDL or VHDL warning at mkRouterCore.v(868): object \"lockedVL_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 868 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_3_1 mkRouterCore.v(872) " "Verilog HDL or VHDL warning at mkRouterCore.v(872): object \"lockedVL_3_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 872 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4 mkRouterCore.v(876) " "Verilog HDL or VHDL warning at mkRouterCore.v(876): object \"lockedVL_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 876 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lockedVL_4_1 mkRouterCore.v(880) " "Verilog HDL or VHDL warning at mkRouterCore.v(880): object \"lockedVL_4_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 880 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0 mkRouterCore.v(884) " "Verilog HDL or VHDL warning at mkRouterCore.v(884): object \"selectedIO_reg_0\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 884 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_1 mkRouterCore.v(888) " "Verilog HDL or VHDL warning at mkRouterCore.v(888): object \"selectedIO_reg_0_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 888 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_2 mkRouterCore.v(892) " "Verilog HDL or VHDL warning at mkRouterCore.v(892): object \"selectedIO_reg_0_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 892 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_3 mkRouterCore.v(896) " "Verilog HDL or VHDL warning at mkRouterCore.v(896): object \"selectedIO_reg_0_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 896 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_0_4 mkRouterCore.v(900) " "Verilog HDL or VHDL warning at mkRouterCore.v(900): object \"selectedIO_reg_0_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 900 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1 mkRouterCore.v(904) " "Verilog HDL or VHDL warning at mkRouterCore.v(904): object \"selectedIO_reg_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 904 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_1 mkRouterCore.v(908) " "Verilog HDL or VHDL warning at mkRouterCore.v(908): object \"selectedIO_reg_1_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 908 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_2 mkRouterCore.v(912) " "Verilog HDL or VHDL warning at mkRouterCore.v(912): object \"selectedIO_reg_1_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 912 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_3 mkRouterCore.v(916) " "Verilog HDL or VHDL warning at mkRouterCore.v(916): object \"selectedIO_reg_1_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 916 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_1_4 mkRouterCore.v(920) " "Verilog HDL or VHDL warning at mkRouterCore.v(920): object \"selectedIO_reg_1_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 920 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2 mkRouterCore.v(924) " "Verilog HDL or VHDL warning at mkRouterCore.v(924): object \"selectedIO_reg_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 924 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_1 mkRouterCore.v(928) " "Verilog HDL or VHDL warning at mkRouterCore.v(928): object \"selectedIO_reg_2_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 928 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_2 mkRouterCore.v(932) " "Verilog HDL or VHDL warning at mkRouterCore.v(932): object \"selectedIO_reg_2_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 932 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_3 mkRouterCore.v(936) " "Verilog HDL or VHDL warning at mkRouterCore.v(936): object \"selectedIO_reg_2_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 936 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_2_4 mkRouterCore.v(940) " "Verilog HDL or VHDL warning at mkRouterCore.v(940): object \"selectedIO_reg_2_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 940 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3 mkRouterCore.v(944) " "Verilog HDL or VHDL warning at mkRouterCore.v(944): object \"selectedIO_reg_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 944 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_1 mkRouterCore.v(948) " "Verilog HDL or VHDL warning at mkRouterCore.v(948): object \"selectedIO_reg_3_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 948 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_2 mkRouterCore.v(952) " "Verilog HDL or VHDL warning at mkRouterCore.v(952): object \"selectedIO_reg_3_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 952 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_3 mkRouterCore.v(956) " "Verilog HDL or VHDL warning at mkRouterCore.v(956): object \"selectedIO_reg_3_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 956 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_3_4 mkRouterCore.v(960) " "Verilog HDL or VHDL warning at mkRouterCore.v(960): object \"selectedIO_reg_3_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 960 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4 mkRouterCore.v(964) " "Verilog HDL or VHDL warning at mkRouterCore.v(964): object \"selectedIO_reg_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 964 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_1 mkRouterCore.v(968) " "Verilog HDL or VHDL warning at mkRouterCore.v(968): object \"selectedIO_reg_4_1\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 968 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_2 mkRouterCore.v(972) " "Verilog HDL or VHDL warning at mkRouterCore.v(972): object \"selectedIO_reg_4_2\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 972 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_3 mkRouterCore.v(976) " "Verilog HDL or VHDL warning at mkRouterCore.v(976): object \"selectedIO_reg_4_3\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 976 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selectedIO_reg_4_4 mkRouterCore.v(980) " "Verilog HDL or VHDL warning at mkRouterCore.v(980): object \"selectedIO_reg_4_4\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 980 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1562 mkRouterCore.v(1103) " "Verilog HDL or VHDL warning at mkRouterCore.v(1103): object \"IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1562\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1565 mkRouterCore.v(1104) " "Verilog HDL or VHDL warning at mkRouterCore.v(1104): object \"IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1565\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1568 mkRouterCore.v(1105) " "Verilog HDL or VHDL warning at mkRouterCore.v(1105): object \"IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1568\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1571 mkRouterCore.v(1106) " "Verilog HDL or VHDL warning at mkRouterCore.v(1106): object \"IF_IF_outport_encoder_00_BIT_3_01_THEN_IF_outp_ETC___d1571\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_IF_outport_encoder_00_BIT_3_01_THEN_NOT_out_ETC___d1559 mkRouterCore.v(1161) " "Verilog HDL or VHDL warning at mkRouterCore.v(1161): object \"IF_IF_outport_encoder_00_BIT_3_01_THEN_NOT_out_ETC___d1559\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1161 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1465 mkRouterCore.v(1212) " "Verilog HDL or VHDL warning at mkRouterCore.v(1212): object \"IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1465\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1466 mkRouterCore.v(1213) " "Verilog HDL or VHDL warning at mkRouterCore.v(1213): object \"IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1466\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1467 mkRouterCore.v(1214) " "Verilog HDL or VHDL warning at mkRouterCore.v(1214): object \"IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1467\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1468 mkRouterCore.v(1215) " "Verilog HDL or VHDL warning at mkRouterCore.v(1215): object \"IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1468\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1469 mkRouterCore.v(1216) " "Verilog HDL or VHDL warning at mkRouterCore.v(1216): object \"IF_outport_encoder_69_BIT_3_70_THEN_NOT_outpor_ETC___d1469\" assigned a value but never read" {  } { { "src/mkRouterCore.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1216 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381584866 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkInputVCQueues mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers " "Elaborating entity \"mkInputVCQueues\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers\"" {  } { { "src/mkRouterCore.v" "flitBuffers" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585004 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_deq_fifo_out_THEN_NOT_inputVCQueues_ifc_mf__ETC___d89 mkInputVCQueues.v(173) " "Verilog HDL or VHDL warning at mkInputVCQueues.v(173): object \"IF_deq_fifo_out_THEN_NOT_inputVCQueues_ifc_mf__ETC___d89\" assigned a value but never read" {  } { { "src/mkInputVCQueues.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 173 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585004 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkInputVCQueues:flitBuffers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "IF_enq_fifo_in_THEN_NOT_inputVCQueues_ifc_mf_i_ETC___d88 mkInputVCQueues.v(174) " "Verilog HDL or VHDL warning at mkInputVCQueues.v(174): object \"IF_enq_fifo_in_THEN_NOT_inputVCQueues_ifc_mf_i_ETC___d88\" assigned a value but never read" {  } { { "src/mkInputVCQueues.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 174 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585004 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkInputVCQueues:flitBuffers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d43 mkInputVCQueues.v(179) " "Verilog HDL or VHDL warning at mkInputVCQueues.v(179): object \"NOT_inputVCQueues_ifc_mf_ifc_rdFIFO_whas__2_3__ETC___d43\" assigned a value but never read" {  } { { "src/mkInputVCQueues.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585004 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkInputVCQueues:flitBuffers"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d65 mkInputVCQueues.v(182) " "Verilog HDL or VHDL warning at mkInputVCQueues.v(182): object \"NOT_inputVCQueues_ifc_mf_ifc_wrFIFO_whas_5_OR__ETC___d65\" assigned a value but never read" {  } { { "src/mkInputVCQueues.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585004 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkInputVCQueues:flitBuffers"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile_1port mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem " "Elaborating entity \"RegFile_1port\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\"" {  } { { "src/mkInputVCQueues.v" "inputVCQueues_ifc_mf_ifc_fifoMem" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkInputVCQueues.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkOutPortFIFO mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs_0 " "Elaborating entity \"mkOutPortFIFO\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkOutPortFIFO:outPortFIFOs_0\"" {  } { { "src/mkRouterCore.v" "outPortFIFOs_0" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585066 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert mkOutPortFIFO.v(241) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(241): object \"WILL_FIRE_RL_outPortFIFO_ifc_fifo_continuousAssert\" assigned a value but never read" {  } { { "src/mkOutPortFIFO.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkOutPortFIFO.v" 241 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585066 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82 mkOutPortFIFO.v(256) " "Verilog HDL or VHDL warning at mkOutPortFIFO.v(256): object \"outPortFIFO_ifc_fifo_empty_6_EQ_outPortFIFO_if_ETC___d82\" assigned a value but never read" {  } { { "src/mkOutPortFIFO.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkOutPortFIFO.v" 256 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381585066 "|top_level|mkNetwork:i_mkNetwork|mkRouterCore:net_routers_router_core|mkOutPortFIFO:outPortFIFOs_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkSepRouterAllocator mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc " "Elaborating entity \"mkSepRouterAllocator\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\"" {  } { { "src/mkRouterCore.v" "routerAlloc" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 1588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterInputArbitersRoundRobin mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs " "Elaborating entity \"mkRouterInputArbitersRoundRobin\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\"" {  } { { "src/mkSepRouterAllocator.v" "inputArbs" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkSepRouterAllocator.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_gen_grant_carry mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_45 " "Elaborating entity \"module_gen_grant_carry\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterInputArbitersRoundRobin:inputArbs\|module_gen_grant_carry:instance_gen_grant_carry_45\"" {  } { { "src/mkRouterInputArbitersRoundRobin.v" "instance_gen_grant_carry_45" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterInputArbitersRoundRobin.v" 507 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mkRouterOutputArbitersRoundRobin mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs " "Elaborating entity \"mkRouterOutputArbitersRoundRobin\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkSepRouterAllocator:routerAlloc\|mkRouterOutputArbitersRoundRobin:outputArbs\"" {  } { { "src/mkSepRouterAllocator.v" "outputArbs" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkSepRouterAllocator.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "module_outport_encoder mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_1 " "Elaborating entity \"module_outport_encoder\" for hierarchy \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|module_outport_encoder:instance_outport_encoder_1\"" {  } { { "src/mkRouterCore.v" "instance_outport_encoder_1" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/mkRouterCore.v" 2123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381585367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_sp_sr_sw ram_sp_sr_sw:i_ram_sp_sr_sw " "Elaborating entity \"ram_sp_sr_sw\" for hierarchy \"ram_sp_sr_sw:i_ram_sp_sr_sw\"" {  } { { "src/top_level.v" "i_ram_sp_sr_sw" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381586486 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "oe_r sram.v(45) " "Verilog HDL or VHDL warning at sram.v(45): object \"oe_r\" assigned a value but never read" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1480381586502 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "41648 0 7 sram.v(51) " "Verilog HDL warning at sram.v(51): number of words (41648) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 51 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480381586549 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "41648 0 7 sram.v(52) " "Verilog HDL warning at sram.v(52): number of words (41648) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 52 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1480381586567 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_tails.data_a\[0\] 0 sram.v(44) " "Net \"mem_tails.data_a\[0\]\" at sram.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480381586571 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_tails.waddr_a 0 sram.v(44) " "Net \"mem_tails.waddr_a\" at sram.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480381586571 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem_tails.we_a 0 sram.v(44) " "Net \"mem_tails.we_a\" at sram.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "src/sram.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1480381586571 "|top_level|ram_sp_sr_sw:i_ram_sp_sr_sw"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noc_input_controller noc_input_controller:i_noc_input_controller " "Elaborating entity \"noc_input_controller\" for hierarchy \"noc_input_controller:i_noc_input_controller\"" {  } { { "src/top_level.v" "i_noc_input_controller" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381586671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 noc_input_controller.v(74) " "Verilog HDL assignment warning at noc_input_controller.v(74): truncated value with size 32 to match size of target (3)" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381586671 "|top_level|noc_input_controller:i_noc_input_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 noc_input_controller.v(82) " "Verilog HDL assignment warning at noc_input_controller.v(82): truncated value with size 32 to match size of target (3)" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381586671 "|top_level|noc_input_controller:i_noc_input_controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "noc_input_controller.v(88) " "Verilog HDL Casex/Casez warning at noc_input_controller.v(88): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 88 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1480381586687 "|top_level|noc_input_controller:i_noc_input_controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "noc_input_controller.v(89) " "Verilog HDL Casex/Casez warning at noc_input_controller.v(89): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 89 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1480381586687 "|top_level|noc_input_controller:i_noc_input_controller"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "noc_input_controller.v(90) " "Verilog HDL Casex/Casez warning at noc_input_controller.v(90): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "src/noc_input_controller.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/noc_input_controller.v" 90 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1480381586687 "|top_level|noc_input_controller:i_noc_input_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapReduceMapper_unq1 MapReduceMapper_unq1:i_MapReduceMapper_unq1_1 " "Elaborating entity \"MapReduceMapper_unq1\" for hierarchy \"MapReduceMapper_unq1:i_MapReduceMapper_unq1_1\"" {  } { { "src/top_level.v" "i_MapReduceMapper_unq1_1" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381586733 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 MapReduceMapper_unq1.v(102) " "Verilog HDL assignment warning at MapReduceMapper_unq1.v(102): truncated value with size 32 to match size of target (3)" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381586733 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 MapReduceMapper_unq1.v(115) " "Verilog HDL assignment warning at MapReduceMapper_unq1.v(115): truncated value with size 32 to match size of target (4)" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1480381586733 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done MapReduceMapper_unq1.v(79) " "Verilog HDL Always Construct warning at MapReduceMapper_unq1.v(79): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 79 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1480381586749 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_addr MapReduceMapper_unq1.v(62) " "Output port \"read_addr\" at MapReduceMapper_unq1.v(62) has no driver" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 62 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480381586768 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_request MapReduceMapper_unq1.v(58) " "Output port \"read_request\" at MapReduceMapper_unq1.v(58) has no driver" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 58 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1480381586768 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "done MapReduceMapper_unq1.v(94) " "Inferred latch for \"done\" at MapReduceMapper_unq1.v(94)" {  } { { "src/MapReduceMapper_unq1.v" "" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/MapReduceMapper_unq1.v" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381586787 "|top_level|MapReduceMapper_unq1:i_MapReduceMapper_unq1_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MapReduceReducer_unq1 MapReduceReducer_unq1:i_MapReduceReducer_unq1 " "Elaborating entity \"MapReduceReducer_unq1\" for hierarchy \"MapReduceReducer_unq1:i_MapReduceReducer_unq1\"" {  } { { "src/top_level.v" "i_MapReduceReducer_unq1" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/top_level.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1480381586949 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "102 " "Found 102 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_5\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_4\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_9\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_6\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_5_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_1\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_8\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_4_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core\|mkInputVCQueues:flitBuffers\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_2\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_1_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_10\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_7\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_6_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_13\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_9_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_12\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_12\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_12\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_12\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_8_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_2_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_3\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_3\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_3\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_3\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_2\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_11\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_7_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_1\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_14\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_10_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_13_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_12_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_3_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_2\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_11_rt_ifc_banks_banks_rf_2\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_15\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_15\|mkInputVCQueues:flitBuffers_3\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_15\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|mkRouterCore:net_routers_router_core_15\|mkInputVCQueues:flitBuffers_4\|RegFile_1port:inputVCQueues_ifc_mf_ifc_fifoMem\|arr\" is uninferred due to asynchronous read logic" {  } { { "src/RegFile_1port.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFile_1port.v" 67 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_1\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_14_rt_ifc_banks_banks_rf_1\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf_4\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf_4\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf_3\|arr " "RAM logic \"mkNetwork:i_mkNetwork\|RegFileLoadSyn:net_routers_routeTable_15_rt_ifc_banks_banks_rf_3\|arr\" is uninferred due to inappropriate RAM size" {  } { { "src/RegFileLoadSyn.v" "arr" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/RegFileLoadSyn.v" 55 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_sp_sr_sw:i_ram_sp_sr_sw\|mem " "RAM logic \"ram_sp_sr_sw:i_ram_sp_sr_sw\|mem\" is uninferred due to inappropriate RAM size" {  } { { "src/sram.v" "mem" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 43 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "ram_sp_sr_sw:i_ram_sp_sr_sw\|mem_tails " "RAM logic \"ram_sp_sr_sw:i_ram_sp_sr_sw\|mem_tails\" is uninferred due to inappropriate RAM size" {  } { { "src/sram.v" "mem_tails" { Text "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/src/sram.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1480381603901 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1480381603901 ""}
{ "Error" "EINFER_UNCONVERTED_LARGE_RAMS" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276003 "Cannot convert all sets of registers into RAM megafunctions when creating nodes. The resulting number of registers remaining in design exceeds the number of registers in the device or the number specified by the assignment max_number_of_registers_from_uninferred_rams. This can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1480381619420 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1480381619646 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/output_files/data_mining_1mapper.map.smsg " "Generated suppressed messages file C:/Users/Kate/Desktop/Classes/EEE 598/Proyect/data_mining_1mapper/output_files/data_mining_1mapper.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381619824 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  344 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 344 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1064 " "Peak virtual memory: 1064 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480381620561 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Nov 28 18:07:00 2016 " "Processing ended: Mon Nov 28 18:07:00 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480381620561 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480381620561 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480381620561 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381620561 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 344 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 344 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1480381621541 ""}
