Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win32) Build 353583 Mon Dec  9 17:38:55 MST 2013
| Date         : Thu Feb 20 15:50:09 2014
| Host         : MININT-VV401LP running 32-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.11 2013-11-22
------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Check Timing
| ------------
------------------------------------------------------------------------------------------------


Checking 'no_clock'.
 There are 0 register/latch pins with no clock.
 There are 0 register/latch pins with constant_clock.

Checking 'unconstrained_internal_endpoints'.
 There are 35 pins that are not constrained for maximum delay.
 There are 0 pins that are not constrained for maximum delay due to constant clock.

Checking 'no_input_delay'.
 There are 12 input ports with no input delay specified.

Checking 'no_output_delay'.
 There is 1 port with no output delay specified.

Checking 'multiple_clock'.
 There are 0 register/latch pins with related clocks.
 There are 0 register/latch pins with exclusive clocks.

Checking 'generated_clocks'.
 There are 0 generated clocks that are not connected to a clock source.

Checking 'loops'.
 There are 0 combinational loops in the design.

Checking 'partial_input_delay'.
 There are 0 input ports with partial input delay specified.

Checking 'partial_output_delay'.
 There are 0 ports with partial output delay specified.

Checking 'unexpandable_clocks'.
 There are 0 related clock pairs.
 There are 0 User Ignored clock pairs.

Checking 'latch_loops'.
 There are 0 combinational latch loops in the design through latch input

------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.542        0.000                      0                   23        0.129        0.000                      0                   23        3.000        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
clk           {0.000 5.000}      10.000          100.000         
  CLKFBOUT_1  {0.000 25.000}     50.000          20.000          
  CLKOUT0_1   {0.000 5.536}      11.072          90.316          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                             3.000        0.000                       0                     3  
  CLKFBOUT_1                                                                                                                                                   47.845        0.000                       0                     3  
  CLKOUT0_1         7.542        0.000                      0                   23        0.129        0.000                      0                   23        5.036        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1    n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBOUT_1
  To Clock:  CLKFBOUT_1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBOUT_1
Waveform:           { 0 25 }
Period:             50.000
Sources:            { inst_DMC/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155     50.000  47.845  BUFGCTRL_X0Y17   inst_DMC/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   50.000  50.000  MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT0_1
  To Clock:  CLKOUT0_1

Setup :            0  Failing Endpoints,  Worst Slack        7.542ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.129ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 Inst_PWM/cnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            Inst_PWM/PWMout_reg/D
                            (rising edge-triggered cell FDCE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.072ns  (CLKOUT0_1 rise@11.072ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        3.418ns  (logic 1.537ns (44.963%)  route 1.881ns (55.037%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.425ns = ( 9.647 - 11.072 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.227ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    inst_DMC/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_DMC/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_DMC/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.475    -2.636    inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_DMC/U0/clkout1_buf/O
                         net (fo=24, routed)          1.712    -0.828    Inst_PWM/CLK
    SLICE_X89Y74                                                      r  Inst_PWM/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDPE (Prop_fdpe_C_Q)         0.456    -0.372 r  Inst_PWM/cnt_reg[5]/Q
                         net (fo=6, routed)           1.469     1.098    Inst_PWM/n_0_cnt_reg[5]
    SLICE_X88Y73         LUT6 (Prop_lut6_I2_O)        0.124     1.222 r  Inst_PWM/PWMout_i_6/O
                         net (fo=1, routed)           0.000     1.222    Inst_PWM/n_0_PWMout_i_6
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.755 f  Inst_PWM/PWMout_reg_i_2/CO[3]
                         net (fo=1, routed)           0.412     2.167    Inst_PWM/n_0_PWMout_reg_i_2
    SLICE_X87Y74         LUT4 (Prop_lut4_I0_O)        0.424     2.591 r  Inst_PWM/PWMout_i_1/O
                         net (fo=1, routed)           0.000     2.591    Inst_PWM/n_0_PWMout_i_1
    SLICE_X87Y74         FDCE                                         r  Inst_PWM/PWMout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                     11.072    11.072 r  
    E3                                                0.000    11.072 r  clk
                         net (fo=0)                   0.000    11.072    inst_DMC/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    12.483 r  inst_DMC/U0/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.645    inst_DMC/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     6.559 r  inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.402     7.961    inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.052 r  inst_DMC/U0/clkout1_buf/O
                         net (fo=24, routed)          1.595     9.647    Inst_PWM/CLK
    SLICE_X87Y74                                                      r  Inst_PWM/PWMout_reg/C
                         clock pessimism              0.575    10.223    
                         clock uncertainty           -0.119    10.104    
    SLICE_X87Y74         FDCE (Setup_fdce_C_D)        0.029    10.133    Inst_PWM/PWMout_reg
  -------------------------------------------------------------------
                         required time                         10.133    
                         arrival time                          -2.591    
  -------------------------------------------------------------------
                         slack                                  7.542    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_PWM/cnt_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Destination:            Inst_PWM/cnt_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by CLKOUT0_1  {rise@0.000ns fall@5.536ns period=11.072ns})
  Path Group:             CLKOUT0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT0_1 rise@0.000ns - CLKOUT0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.186ns (70.613%)  route 0.077ns (29.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.420ns
    Clock Pessimism Removal (CPR):    -0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    inst_DMC/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.400     0.400 r  inst_DMC/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.840    inst_DMC/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.453 r  inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.413    -1.040    inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.014 r  inst_DMC/U0/clkout1_buf/O
                         net (fo=24, routed)          0.594    -0.420    Inst_PWM/CLK
    SLICE_X89Y74                                                      r  Inst_PWM/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y74         FDPE (Prop_fdpe_C_Q)         0.141    -0.279 r  Inst_PWM/cnt_reg[5]/Q
                         net (fo=6, routed)           0.077    -0.202    Inst_PWM/n_0_cnt_reg[5]
    SLICE_X88Y74         LUT6 (Prop_lut6_I1_O)        0.045    -0.157 r  Inst_PWM/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.157    Inst_PWM/n_0_cnt[8]_i_1
    SLICE_X88Y74         FDPE                                         r  Inst_PWM/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    inst_DMC/U0/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_DMC/U0/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_DMC/U0/CLKIN1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  inst_DMC/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.448    -1.702    inst_DMC/U0/CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_DMC/U0/clkout1_buf/O
                         net (fo=24, routed)          0.863    -0.810    Inst_PWM/CLK
    SLICE_X88Y74                                                      r  Inst_PWM/cnt_reg[8]/C
                         clock pessimism              0.403    -0.407    
    SLICE_X88Y74         FDPE (Hold_fdpe_C_D)         0.121    -0.286    Inst_PWM/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.157    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT0_1
Waveform:           { 0 5.53613 }
Period:             11.072
Sources:            { inst_DMC/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155     11.072  8.917    BUFGCTRL_X0Y16   inst_DMC/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   11.072  202.288  MMCME2_ADV_X1Y2  inst_DMC/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X87Y74     Inst_PWM/PWMout_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.536   5.036    SLICE_X87Y74     Inst_PWM/PWMout_reg/C



