
application.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  0800c000  0800c000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ae8  0800c1d0  0800c1d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000df4  08014cb8  08014cb8  00009cb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015aac  08015aac  0000b1d4  2**0
                  CONTENTS
  4 .ARM.exidx    00000008  08015aac  08015aac  0000aaac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08015ab4  08015ab4  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08015ab4  08015ab4  0000aab4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08015ab8  08015ab8  0000aab8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08015abc  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000422c  200001d4  08015c90  0000b1d4  2**2
                  ALLOC
 10 .noinit       00000040  20004400  08015c90  0000b400  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004440  08015c90  0000b440  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c501  00000000  00000000  0000b204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000032ed  00000000  00000000  00017705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000bc8  00000000  00000000  0001a9f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000874  00000000  00000000  0001b5c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024afc  00000000  00000000  0001be34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000124a6  00000000  00000000  00040930  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d0a9c  00000000  00000000  00052dd6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00123872  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003cd4  00000000  00000000  001238b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006d  00000000  00000000  0012758c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800c1d0 <__do_global_dtors_aux>:
 800c1d0:	b510      	push	{r4, lr}
 800c1d2:	4c05      	ldr	r4, [pc, #20]	@ (800c1e8 <__do_global_dtors_aux+0x18>)
 800c1d4:	7823      	ldrb	r3, [r4, #0]
 800c1d6:	b933      	cbnz	r3, 800c1e6 <__do_global_dtors_aux+0x16>
 800c1d8:	4b04      	ldr	r3, [pc, #16]	@ (800c1ec <__do_global_dtors_aux+0x1c>)
 800c1da:	b113      	cbz	r3, 800c1e2 <__do_global_dtors_aux+0x12>
 800c1dc:	4804      	ldr	r0, [pc, #16]	@ (800c1f0 <__do_global_dtors_aux+0x20>)
 800c1de:	f3af 8000 	nop.w
 800c1e2:	2301      	movs	r3, #1
 800c1e4:	7023      	strb	r3, [r4, #0]
 800c1e6:	bd10      	pop	{r4, pc}
 800c1e8:	200001d4 	.word	0x200001d4
 800c1ec:	00000000 	.word	0x00000000
 800c1f0:	08014ca0 	.word	0x08014ca0

0800c1f4 <frame_dummy>:
 800c1f4:	b508      	push	{r3, lr}
 800c1f6:	4b03      	ldr	r3, [pc, #12]	@ (800c204 <frame_dummy+0x10>)
 800c1f8:	b11b      	cbz	r3, 800c202 <frame_dummy+0xe>
 800c1fa:	4903      	ldr	r1, [pc, #12]	@ (800c208 <frame_dummy+0x14>)
 800c1fc:	4803      	ldr	r0, [pc, #12]	@ (800c20c <frame_dummy+0x18>)
 800c1fe:	f3af 8000 	nop.w
 800c202:	bd08      	pop	{r3, pc}
 800c204:	00000000 	.word	0x00000000
 800c208:	200001d8 	.word	0x200001d8
 800c20c:	08014ca0 	.word	0x08014ca0

0800c210 <strcmp>:
 800c210:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c214:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c218:	2a01      	cmp	r2, #1
 800c21a:	bf28      	it	cs
 800c21c:	429a      	cmpcs	r2, r3
 800c21e:	d0f7      	beq.n	800c210 <strcmp>
 800c220:	1ad0      	subs	r0, r2, r3
 800c222:	4770      	bx	lr
	...

0800c230 <memchr>:
 800c230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800c234:	2a10      	cmp	r2, #16
 800c236:	db2b      	blt.n	800c290 <memchr+0x60>
 800c238:	f010 0f07 	tst.w	r0, #7
 800c23c:	d008      	beq.n	800c250 <memchr+0x20>
 800c23e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c242:	3a01      	subs	r2, #1
 800c244:	428b      	cmp	r3, r1
 800c246:	d02d      	beq.n	800c2a4 <memchr+0x74>
 800c248:	f010 0f07 	tst.w	r0, #7
 800c24c:	b342      	cbz	r2, 800c2a0 <memchr+0x70>
 800c24e:	d1f6      	bne.n	800c23e <memchr+0xe>
 800c250:	b4f0      	push	{r4, r5, r6, r7}
 800c252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 800c256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800c25a:	f022 0407 	bic.w	r4, r2, #7
 800c25e:	f07f 0700 	mvns.w	r7, #0
 800c262:	2300      	movs	r3, #0
 800c264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 800c268:	3c08      	subs	r4, #8
 800c26a:	ea85 0501 	eor.w	r5, r5, r1
 800c26e:	ea86 0601 	eor.w	r6, r6, r1
 800c272:	fa85 f547 	uadd8	r5, r5, r7
 800c276:	faa3 f587 	sel	r5, r3, r7
 800c27a:	fa86 f647 	uadd8	r6, r6, r7
 800c27e:	faa5 f687 	sel	r6, r5, r7
 800c282:	b98e      	cbnz	r6, 800c2a8 <memchr+0x78>
 800c284:	d1ee      	bne.n	800c264 <memchr+0x34>
 800c286:	bcf0      	pop	{r4, r5, r6, r7}
 800c288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800c28c:	f002 0207 	and.w	r2, r2, #7
 800c290:	b132      	cbz	r2, 800c2a0 <memchr+0x70>
 800c292:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c296:	3a01      	subs	r2, #1
 800c298:	ea83 0301 	eor.w	r3, r3, r1
 800c29c:	b113      	cbz	r3, 800c2a4 <memchr+0x74>
 800c29e:	d1f8      	bne.n	800c292 <memchr+0x62>
 800c2a0:	2000      	movs	r0, #0
 800c2a2:	4770      	bx	lr
 800c2a4:	3801      	subs	r0, #1
 800c2a6:	4770      	bx	lr
 800c2a8:	2d00      	cmp	r5, #0
 800c2aa:	bf06      	itte	eq
 800c2ac:	4635      	moveq	r5, r6
 800c2ae:	3803      	subeq	r0, #3
 800c2b0:	3807      	subne	r0, #7
 800c2b2:	f015 0f01 	tst.w	r5, #1
 800c2b6:	d107      	bne.n	800c2c8 <memchr+0x98>
 800c2b8:	3001      	adds	r0, #1
 800c2ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800c2be:	bf02      	ittt	eq
 800c2c0:	3001      	addeq	r0, #1
 800c2c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 800c2c6:	3001      	addeq	r0, #1
 800c2c8:	bcf0      	pop	{r4, r5, r6, r7}
 800c2ca:	3801      	subs	r0, #1
 800c2cc:	4770      	bx	lr
 800c2ce:	bf00      	nop

0800c2d0 <strlen>:
 800c2d0:	4603      	mov	r3, r0
 800c2d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c2d6:	2a00      	cmp	r2, #0
 800c2d8:	d1fb      	bne.n	800c2d2 <strlen+0x2>
 800c2da:	1a18      	subs	r0, r3, r0
 800c2dc:	3801      	subs	r0, #1
 800c2de:	4770      	bx	lr

0800c2e0 <__aeabi_drsub>:
 800c2e0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800c2e4:	e002      	b.n	800c2ec <__adddf3>
 800c2e6:	bf00      	nop

0800c2e8 <__aeabi_dsub>:
 800c2e8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800c2ec <__adddf3>:
 800c2ec:	b530      	push	{r4, r5, lr}
 800c2ee:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800c2f2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800c2f6:	ea94 0f05 	teq	r4, r5
 800c2fa:	bf08      	it	eq
 800c2fc:	ea90 0f02 	teqeq	r0, r2
 800c300:	bf1f      	itttt	ne
 800c302:	ea54 0c00 	orrsne.w	ip, r4, r0
 800c306:	ea55 0c02 	orrsne.w	ip, r5, r2
 800c30a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800c30e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c312:	f000 80e2 	beq.w	800c4da <__adddf3+0x1ee>
 800c316:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800c31a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800c31e:	bfb8      	it	lt
 800c320:	426d      	neglt	r5, r5
 800c322:	dd0c      	ble.n	800c33e <__adddf3+0x52>
 800c324:	442c      	add	r4, r5
 800c326:	ea80 0202 	eor.w	r2, r0, r2
 800c32a:	ea81 0303 	eor.w	r3, r1, r3
 800c32e:	ea82 0000 	eor.w	r0, r2, r0
 800c332:	ea83 0101 	eor.w	r1, r3, r1
 800c336:	ea80 0202 	eor.w	r2, r0, r2
 800c33a:	ea81 0303 	eor.w	r3, r1, r3
 800c33e:	2d36      	cmp	r5, #54	@ 0x36
 800c340:	bf88      	it	hi
 800c342:	bd30      	pophi	{r4, r5, pc}
 800c344:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800c348:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c34c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800c350:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800c354:	d002      	beq.n	800c35c <__adddf3+0x70>
 800c356:	4240      	negs	r0, r0
 800c358:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c35c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800c360:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c364:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800c368:	d002      	beq.n	800c370 <__adddf3+0x84>
 800c36a:	4252      	negs	r2, r2
 800c36c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800c370:	ea94 0f05 	teq	r4, r5
 800c374:	f000 80a7 	beq.w	800c4c6 <__adddf3+0x1da>
 800c378:	f1a4 0401 	sub.w	r4, r4, #1
 800c37c:	f1d5 0e20 	rsbs	lr, r5, #32
 800c380:	db0d      	blt.n	800c39e <__adddf3+0xb2>
 800c382:	fa02 fc0e 	lsl.w	ip, r2, lr
 800c386:	fa22 f205 	lsr.w	r2, r2, r5
 800c38a:	1880      	adds	r0, r0, r2
 800c38c:	f141 0100 	adc.w	r1, r1, #0
 800c390:	fa03 f20e 	lsl.w	r2, r3, lr
 800c394:	1880      	adds	r0, r0, r2
 800c396:	fa43 f305 	asr.w	r3, r3, r5
 800c39a:	4159      	adcs	r1, r3
 800c39c:	e00e      	b.n	800c3bc <__adddf3+0xd0>
 800c39e:	f1a5 0520 	sub.w	r5, r5, #32
 800c3a2:	f10e 0e20 	add.w	lr, lr, #32
 800c3a6:	2a01      	cmp	r2, #1
 800c3a8:	fa03 fc0e 	lsl.w	ip, r3, lr
 800c3ac:	bf28      	it	cs
 800c3ae:	f04c 0c02 	orrcs.w	ip, ip, #2
 800c3b2:	fa43 f305 	asr.w	r3, r3, r5
 800c3b6:	18c0      	adds	r0, r0, r3
 800c3b8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800c3bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c3c0:	d507      	bpl.n	800c3d2 <__adddf3+0xe6>
 800c3c2:	f04f 0e00 	mov.w	lr, #0
 800c3c6:	f1dc 0c00 	rsbs	ip, ip, #0
 800c3ca:	eb7e 0000 	sbcs.w	r0, lr, r0
 800c3ce:	eb6e 0101 	sbc.w	r1, lr, r1
 800c3d2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800c3d6:	d31b      	bcc.n	800c410 <__adddf3+0x124>
 800c3d8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800c3dc:	d30c      	bcc.n	800c3f8 <__adddf3+0x10c>
 800c3de:	0849      	lsrs	r1, r1, #1
 800c3e0:	ea5f 0030 	movs.w	r0, r0, rrx
 800c3e4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800c3e8:	f104 0401 	add.w	r4, r4, #1
 800c3ec:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800c3f0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800c3f4:	f080 809a 	bcs.w	800c52c <__adddf3+0x240>
 800c3f8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800c3fc:	bf08      	it	eq
 800c3fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c402:	f150 0000 	adcs.w	r0, r0, #0
 800c406:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c40a:	ea41 0105 	orr.w	r1, r1, r5
 800c40e:	bd30      	pop	{r4, r5, pc}
 800c410:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800c414:	4140      	adcs	r0, r0
 800c416:	eb41 0101 	adc.w	r1, r1, r1
 800c41a:	3c01      	subs	r4, #1
 800c41c:	bf28      	it	cs
 800c41e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800c422:	d2e9      	bcs.n	800c3f8 <__adddf3+0x10c>
 800c424:	f091 0f00 	teq	r1, #0
 800c428:	bf04      	itt	eq
 800c42a:	4601      	moveq	r1, r0
 800c42c:	2000      	moveq	r0, #0
 800c42e:	fab1 f381 	clz	r3, r1
 800c432:	bf08      	it	eq
 800c434:	3320      	addeq	r3, #32
 800c436:	f1a3 030b 	sub.w	r3, r3, #11
 800c43a:	f1b3 0220 	subs.w	r2, r3, #32
 800c43e:	da0c      	bge.n	800c45a <__adddf3+0x16e>
 800c440:	320c      	adds	r2, #12
 800c442:	dd08      	ble.n	800c456 <__adddf3+0x16a>
 800c444:	f102 0c14 	add.w	ip, r2, #20
 800c448:	f1c2 020c 	rsb	r2, r2, #12
 800c44c:	fa01 f00c 	lsl.w	r0, r1, ip
 800c450:	fa21 f102 	lsr.w	r1, r1, r2
 800c454:	e00c      	b.n	800c470 <__adddf3+0x184>
 800c456:	f102 0214 	add.w	r2, r2, #20
 800c45a:	bfd8      	it	le
 800c45c:	f1c2 0c20 	rsble	ip, r2, #32
 800c460:	fa01 f102 	lsl.w	r1, r1, r2
 800c464:	fa20 fc0c 	lsr.w	ip, r0, ip
 800c468:	bfdc      	itt	le
 800c46a:	ea41 010c 	orrle.w	r1, r1, ip
 800c46e:	4090      	lslle	r0, r2
 800c470:	1ae4      	subs	r4, r4, r3
 800c472:	bfa2      	ittt	ge
 800c474:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800c478:	4329      	orrge	r1, r5
 800c47a:	bd30      	popge	{r4, r5, pc}
 800c47c:	ea6f 0404 	mvn.w	r4, r4
 800c480:	3c1f      	subs	r4, #31
 800c482:	da1c      	bge.n	800c4be <__adddf3+0x1d2>
 800c484:	340c      	adds	r4, #12
 800c486:	dc0e      	bgt.n	800c4a6 <__adddf3+0x1ba>
 800c488:	f104 0414 	add.w	r4, r4, #20
 800c48c:	f1c4 0220 	rsb	r2, r4, #32
 800c490:	fa20 f004 	lsr.w	r0, r0, r4
 800c494:	fa01 f302 	lsl.w	r3, r1, r2
 800c498:	ea40 0003 	orr.w	r0, r0, r3
 800c49c:	fa21 f304 	lsr.w	r3, r1, r4
 800c4a0:	ea45 0103 	orr.w	r1, r5, r3
 800c4a4:	bd30      	pop	{r4, r5, pc}
 800c4a6:	f1c4 040c 	rsb	r4, r4, #12
 800c4aa:	f1c4 0220 	rsb	r2, r4, #32
 800c4ae:	fa20 f002 	lsr.w	r0, r0, r2
 800c4b2:	fa01 f304 	lsl.w	r3, r1, r4
 800c4b6:	ea40 0003 	orr.w	r0, r0, r3
 800c4ba:	4629      	mov	r1, r5
 800c4bc:	bd30      	pop	{r4, r5, pc}
 800c4be:	fa21 f004 	lsr.w	r0, r1, r4
 800c4c2:	4629      	mov	r1, r5
 800c4c4:	bd30      	pop	{r4, r5, pc}
 800c4c6:	f094 0f00 	teq	r4, #0
 800c4ca:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800c4ce:	bf06      	itte	eq
 800c4d0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800c4d4:	3401      	addeq	r4, #1
 800c4d6:	3d01      	subne	r5, #1
 800c4d8:	e74e      	b.n	800c378 <__adddf3+0x8c>
 800c4da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c4de:	bf18      	it	ne
 800c4e0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800c4e4:	d029      	beq.n	800c53a <__adddf3+0x24e>
 800c4e6:	ea94 0f05 	teq	r4, r5
 800c4ea:	bf08      	it	eq
 800c4ec:	ea90 0f02 	teqeq	r0, r2
 800c4f0:	d005      	beq.n	800c4fe <__adddf3+0x212>
 800c4f2:	ea54 0c00 	orrs.w	ip, r4, r0
 800c4f6:	bf04      	itt	eq
 800c4f8:	4619      	moveq	r1, r3
 800c4fa:	4610      	moveq	r0, r2
 800c4fc:	bd30      	pop	{r4, r5, pc}
 800c4fe:	ea91 0f03 	teq	r1, r3
 800c502:	bf1e      	ittt	ne
 800c504:	2100      	movne	r1, #0
 800c506:	2000      	movne	r0, #0
 800c508:	bd30      	popne	{r4, r5, pc}
 800c50a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800c50e:	d105      	bne.n	800c51c <__adddf3+0x230>
 800c510:	0040      	lsls	r0, r0, #1
 800c512:	4149      	adcs	r1, r1
 800c514:	bf28      	it	cs
 800c516:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800c51a:	bd30      	pop	{r4, r5, pc}
 800c51c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800c520:	bf3c      	itt	cc
 800c522:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800c526:	bd30      	popcc	{r4, r5, pc}
 800c528:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c52c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800c530:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c534:	f04f 0000 	mov.w	r0, #0
 800c538:	bd30      	pop	{r4, r5, pc}
 800c53a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800c53e:	bf1a      	itte	ne
 800c540:	4619      	movne	r1, r3
 800c542:	4610      	movne	r0, r2
 800c544:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800c548:	bf1c      	itt	ne
 800c54a:	460b      	movne	r3, r1
 800c54c:	4602      	movne	r2, r0
 800c54e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800c552:	bf06      	itte	eq
 800c554:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800c558:	ea91 0f03 	teqeq	r1, r3
 800c55c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800c560:	bd30      	pop	{r4, r5, pc}
 800c562:	bf00      	nop

0800c564 <__aeabi_ui2d>:
 800c564:	f090 0f00 	teq	r0, #0
 800c568:	bf04      	itt	eq
 800c56a:	2100      	moveq	r1, #0
 800c56c:	4770      	bxeq	lr
 800c56e:	b530      	push	{r4, r5, lr}
 800c570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c578:	f04f 0500 	mov.w	r5, #0
 800c57c:	f04f 0100 	mov.w	r1, #0
 800c580:	e750      	b.n	800c424 <__adddf3+0x138>
 800c582:	bf00      	nop

0800c584 <__aeabi_i2d>:
 800c584:	f090 0f00 	teq	r0, #0
 800c588:	bf04      	itt	eq
 800c58a:	2100      	moveq	r1, #0
 800c58c:	4770      	bxeq	lr
 800c58e:	b530      	push	{r4, r5, lr}
 800c590:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c594:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c598:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800c59c:	bf48      	it	mi
 800c59e:	4240      	negmi	r0, r0
 800c5a0:	f04f 0100 	mov.w	r1, #0
 800c5a4:	e73e      	b.n	800c424 <__adddf3+0x138>
 800c5a6:	bf00      	nop

0800c5a8 <__aeabi_f2d>:
 800c5a8:	0042      	lsls	r2, r0, #1
 800c5aa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800c5ae:	ea4f 0131 	mov.w	r1, r1, rrx
 800c5b2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800c5b6:	bf1f      	itttt	ne
 800c5b8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800c5bc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800c5c0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800c5c4:	4770      	bxne	lr
 800c5c6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800c5ca:	bf08      	it	eq
 800c5cc:	4770      	bxeq	lr
 800c5ce:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800c5d2:	bf04      	itt	eq
 800c5d4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800c5d8:	4770      	bxeq	lr
 800c5da:	b530      	push	{r4, r5, lr}
 800c5dc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800c5e0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800c5e4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c5e8:	e71c      	b.n	800c424 <__adddf3+0x138>
 800c5ea:	bf00      	nop

0800c5ec <__aeabi_ul2d>:
 800c5ec:	ea50 0201 	orrs.w	r2, r0, r1
 800c5f0:	bf08      	it	eq
 800c5f2:	4770      	bxeq	lr
 800c5f4:	b530      	push	{r4, r5, lr}
 800c5f6:	f04f 0500 	mov.w	r5, #0
 800c5fa:	e00a      	b.n	800c612 <__aeabi_l2d+0x16>

0800c5fc <__aeabi_l2d>:
 800c5fc:	ea50 0201 	orrs.w	r2, r0, r1
 800c600:	bf08      	it	eq
 800c602:	4770      	bxeq	lr
 800c604:	b530      	push	{r4, r5, lr}
 800c606:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800c60a:	d502      	bpl.n	800c612 <__aeabi_l2d+0x16>
 800c60c:	4240      	negs	r0, r0
 800c60e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800c612:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800c616:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800c61a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800c61e:	f43f aed8 	beq.w	800c3d2 <__adddf3+0xe6>
 800c622:	f04f 0203 	mov.w	r2, #3
 800c626:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c62a:	bf18      	it	ne
 800c62c:	3203      	addne	r2, #3
 800c62e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800c632:	bf18      	it	ne
 800c634:	3203      	addne	r2, #3
 800c636:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800c63a:	f1c2 0320 	rsb	r3, r2, #32
 800c63e:	fa00 fc03 	lsl.w	ip, r0, r3
 800c642:	fa20 f002 	lsr.w	r0, r0, r2
 800c646:	fa01 fe03 	lsl.w	lr, r1, r3
 800c64a:	ea40 000e 	orr.w	r0, r0, lr
 800c64e:	fa21 f102 	lsr.w	r1, r1, r2
 800c652:	4414      	add	r4, r2
 800c654:	e6bd      	b.n	800c3d2 <__adddf3+0xe6>
 800c656:	bf00      	nop

0800c658 <__aeabi_dmul>:
 800c658:	b570      	push	{r4, r5, r6, lr}
 800c65a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800c65e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800c662:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c666:	bf1d      	ittte	ne
 800c668:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c66c:	ea94 0f0c 	teqne	r4, ip
 800c670:	ea95 0f0c 	teqne	r5, ip
 800c674:	f000 f8de 	bleq	800c834 <__aeabi_dmul+0x1dc>
 800c678:	442c      	add	r4, r5
 800c67a:	ea81 0603 	eor.w	r6, r1, r3
 800c67e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800c682:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800c686:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800c68a:	bf18      	it	ne
 800c68c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 800c690:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c694:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800c698:	d038      	beq.n	800c70c <__aeabi_dmul+0xb4>
 800c69a:	fba0 ce02 	umull	ip, lr, r0, r2
 800c69e:	f04f 0500 	mov.w	r5, #0
 800c6a2:	fbe1 e502 	umlal	lr, r5, r1, r2
 800c6a6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800c6aa:	fbe0 e503 	umlal	lr, r5, r0, r3
 800c6ae:	f04f 0600 	mov.w	r6, #0
 800c6b2:	fbe1 5603 	umlal	r5, r6, r1, r3
 800c6b6:	f09c 0f00 	teq	ip, #0
 800c6ba:	bf18      	it	ne
 800c6bc:	f04e 0e01 	orrne.w	lr, lr, #1
 800c6c0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 800c6c4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800c6c8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800c6cc:	d204      	bcs.n	800c6d8 <__aeabi_dmul+0x80>
 800c6ce:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800c6d2:	416d      	adcs	r5, r5
 800c6d4:	eb46 0606 	adc.w	r6, r6, r6
 800c6d8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800c6dc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 800c6e0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800c6e4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800c6e8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800c6ec:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800c6f0:	bf88      	it	hi
 800c6f2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800c6f6:	d81e      	bhi.n	800c736 <__aeabi_dmul+0xde>
 800c6f8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800c6fc:	bf08      	it	eq
 800c6fe:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800c702:	f150 0000 	adcs.w	r0, r0, #0
 800c706:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c70a:	bd70      	pop	{r4, r5, r6, pc}
 800c70c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800c710:	ea46 0101 	orr.w	r1, r6, r1
 800c714:	ea40 0002 	orr.w	r0, r0, r2
 800c718:	ea81 0103 	eor.w	r1, r1, r3
 800c71c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800c720:	bfc2      	ittt	gt
 800c722:	ebd4 050c 	rsbsgt	r5, r4, ip
 800c726:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800c72a:	bd70      	popgt	{r4, r5, r6, pc}
 800c72c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800c730:	f04f 0e00 	mov.w	lr, #0
 800c734:	3c01      	subs	r4, #1
 800c736:	f300 80ab 	bgt.w	800c890 <__aeabi_dmul+0x238>
 800c73a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800c73e:	bfde      	ittt	le
 800c740:	2000      	movle	r0, #0
 800c742:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800c746:	bd70      	pople	{r4, r5, r6, pc}
 800c748:	f1c4 0400 	rsb	r4, r4, #0
 800c74c:	3c20      	subs	r4, #32
 800c74e:	da35      	bge.n	800c7bc <__aeabi_dmul+0x164>
 800c750:	340c      	adds	r4, #12
 800c752:	dc1b      	bgt.n	800c78c <__aeabi_dmul+0x134>
 800c754:	f104 0414 	add.w	r4, r4, #20
 800c758:	f1c4 0520 	rsb	r5, r4, #32
 800c75c:	fa00 f305 	lsl.w	r3, r0, r5
 800c760:	fa20 f004 	lsr.w	r0, r0, r4
 800c764:	fa01 f205 	lsl.w	r2, r1, r5
 800c768:	ea40 0002 	orr.w	r0, r0, r2
 800c76c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800c770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800c774:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c778:	fa21 f604 	lsr.w	r6, r1, r4
 800c77c:	eb42 0106 	adc.w	r1, r2, r6
 800c780:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c784:	bf08      	it	eq
 800c786:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c78a:	bd70      	pop	{r4, r5, r6, pc}
 800c78c:	f1c4 040c 	rsb	r4, r4, #12
 800c790:	f1c4 0520 	rsb	r5, r4, #32
 800c794:	fa00 f304 	lsl.w	r3, r0, r4
 800c798:	fa20 f005 	lsr.w	r0, r0, r5
 800c79c:	fa01 f204 	lsl.w	r2, r1, r4
 800c7a0:	ea40 0002 	orr.w	r0, r0, r2
 800c7a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c7a8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800c7ac:	f141 0100 	adc.w	r1, r1, #0
 800c7b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c7b4:	bf08      	it	eq
 800c7b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c7ba:	bd70      	pop	{r4, r5, r6, pc}
 800c7bc:	f1c4 0520 	rsb	r5, r4, #32
 800c7c0:	fa00 f205 	lsl.w	r2, r0, r5
 800c7c4:	ea4e 0e02 	orr.w	lr, lr, r2
 800c7c8:	fa20 f304 	lsr.w	r3, r0, r4
 800c7cc:	fa01 f205 	lsl.w	r2, r1, r5
 800c7d0:	ea43 0302 	orr.w	r3, r3, r2
 800c7d4:	fa21 f004 	lsr.w	r0, r1, r4
 800c7d8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c7dc:	fa21 f204 	lsr.w	r2, r1, r4
 800c7e0:	ea20 0002 	bic.w	r0, r0, r2
 800c7e4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800c7e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800c7ec:	bf08      	it	eq
 800c7ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800c7f2:	bd70      	pop	{r4, r5, r6, pc}
 800c7f4:	f094 0f00 	teq	r4, #0
 800c7f8:	d10f      	bne.n	800c81a <__aeabi_dmul+0x1c2>
 800c7fa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800c7fe:	0040      	lsls	r0, r0, #1
 800c800:	eb41 0101 	adc.w	r1, r1, r1
 800c804:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800c808:	bf08      	it	eq
 800c80a:	3c01      	subeq	r4, #1
 800c80c:	d0f7      	beq.n	800c7fe <__aeabi_dmul+0x1a6>
 800c80e:	ea41 0106 	orr.w	r1, r1, r6
 800c812:	f095 0f00 	teq	r5, #0
 800c816:	bf18      	it	ne
 800c818:	4770      	bxne	lr
 800c81a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800c81e:	0052      	lsls	r2, r2, #1
 800c820:	eb43 0303 	adc.w	r3, r3, r3
 800c824:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 800c828:	bf08      	it	eq
 800c82a:	3d01      	subeq	r5, #1
 800c82c:	d0f7      	beq.n	800c81e <__aeabi_dmul+0x1c6>
 800c82e:	ea43 0306 	orr.w	r3, r3, r6
 800c832:	4770      	bx	lr
 800c834:	ea94 0f0c 	teq	r4, ip
 800c838:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800c83c:	bf18      	it	ne
 800c83e:	ea95 0f0c 	teqne	r5, ip
 800c842:	d00c      	beq.n	800c85e <__aeabi_dmul+0x206>
 800c844:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c848:	bf18      	it	ne
 800c84a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c84e:	d1d1      	bne.n	800c7f4 <__aeabi_dmul+0x19c>
 800c850:	ea81 0103 	eor.w	r1, r1, r3
 800c854:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c858:	f04f 0000 	mov.w	r0, #0
 800c85c:	bd70      	pop	{r4, r5, r6, pc}
 800c85e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800c862:	bf06      	itte	eq
 800c864:	4610      	moveq	r0, r2
 800c866:	4619      	moveq	r1, r3
 800c868:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800c86c:	d019      	beq.n	800c8a2 <__aeabi_dmul+0x24a>
 800c86e:	ea94 0f0c 	teq	r4, ip
 800c872:	d102      	bne.n	800c87a <__aeabi_dmul+0x222>
 800c874:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800c878:	d113      	bne.n	800c8a2 <__aeabi_dmul+0x24a>
 800c87a:	ea95 0f0c 	teq	r5, ip
 800c87e:	d105      	bne.n	800c88c <__aeabi_dmul+0x234>
 800c880:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800c884:	bf1c      	itt	ne
 800c886:	4610      	movne	r0, r2
 800c888:	4619      	movne	r1, r3
 800c88a:	d10a      	bne.n	800c8a2 <__aeabi_dmul+0x24a>
 800c88c:	ea81 0103 	eor.w	r1, r1, r3
 800c890:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800c894:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c898:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c89c:	f04f 0000 	mov.w	r0, #0
 800c8a0:	bd70      	pop	{r4, r5, r6, pc}
 800c8a2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800c8a6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800c8aa:	bd70      	pop	{r4, r5, r6, pc}

0800c8ac <__aeabi_ddiv>:
 800c8ac:	b570      	push	{r4, r5, r6, lr}
 800c8ae:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800c8b2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800c8b6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800c8ba:	bf1d      	ittte	ne
 800c8bc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800c8c0:	ea94 0f0c 	teqne	r4, ip
 800c8c4:	ea95 0f0c 	teqne	r5, ip
 800c8c8:	f000 f8a7 	bleq	800ca1a <__aeabi_ddiv+0x16e>
 800c8cc:	eba4 0405 	sub.w	r4, r4, r5
 800c8d0:	ea81 0e03 	eor.w	lr, r1, r3
 800c8d4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800c8d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800c8dc:	f000 8088 	beq.w	800c9f0 <__aeabi_ddiv+0x144>
 800c8e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800c8e4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800c8e8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800c8ec:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800c8f0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800c8f4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800c8f8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800c8fc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800c900:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800c904:	429d      	cmp	r5, r3
 800c906:	bf08      	it	eq
 800c908:	4296      	cmpeq	r6, r2
 800c90a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800c90e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800c912:	d202      	bcs.n	800c91a <__aeabi_ddiv+0x6e>
 800c914:	085b      	lsrs	r3, r3, #1
 800c916:	ea4f 0232 	mov.w	r2, r2, rrx
 800c91a:	1ab6      	subs	r6, r6, r2
 800c91c:	eb65 0503 	sbc.w	r5, r5, r3
 800c920:	085b      	lsrs	r3, r3, #1
 800c922:	ea4f 0232 	mov.w	r2, r2, rrx
 800c926:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800c92a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800c92e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c932:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c936:	bf22      	ittt	cs
 800c938:	1ab6      	subcs	r6, r6, r2
 800c93a:	4675      	movcs	r5, lr
 800c93c:	ea40 000c 	orrcs.w	r0, r0, ip
 800c940:	085b      	lsrs	r3, r3, #1
 800c942:	ea4f 0232 	mov.w	r2, r2, rrx
 800c946:	ebb6 0e02 	subs.w	lr, r6, r2
 800c94a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c94e:	bf22      	ittt	cs
 800c950:	1ab6      	subcs	r6, r6, r2
 800c952:	4675      	movcs	r5, lr
 800c954:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800c958:	085b      	lsrs	r3, r3, #1
 800c95a:	ea4f 0232 	mov.w	r2, r2, rrx
 800c95e:	ebb6 0e02 	subs.w	lr, r6, r2
 800c962:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c966:	bf22      	ittt	cs
 800c968:	1ab6      	subcs	r6, r6, r2
 800c96a:	4675      	movcs	r5, lr
 800c96c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800c970:	085b      	lsrs	r3, r3, #1
 800c972:	ea4f 0232 	mov.w	r2, r2, rrx
 800c976:	ebb6 0e02 	subs.w	lr, r6, r2
 800c97a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800c97e:	bf22      	ittt	cs
 800c980:	1ab6      	subcs	r6, r6, r2
 800c982:	4675      	movcs	r5, lr
 800c984:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800c988:	ea55 0e06 	orrs.w	lr, r5, r6
 800c98c:	d018      	beq.n	800c9c0 <__aeabi_ddiv+0x114>
 800c98e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800c992:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800c996:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800c99a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800c99e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800c9a2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800c9a6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800c9aa:	d1c0      	bne.n	800c92e <__aeabi_ddiv+0x82>
 800c9ac:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800c9b0:	d10b      	bne.n	800c9ca <__aeabi_ddiv+0x11e>
 800c9b2:	ea41 0100 	orr.w	r1, r1, r0
 800c9b6:	f04f 0000 	mov.w	r0, #0
 800c9ba:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800c9be:	e7b6      	b.n	800c92e <__aeabi_ddiv+0x82>
 800c9c0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800c9c4:	bf04      	itt	eq
 800c9c6:	4301      	orreq	r1, r0
 800c9c8:	2000      	moveq	r0, #0
 800c9ca:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800c9ce:	bf88      	it	hi
 800c9d0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800c9d4:	f63f aeaf 	bhi.w	800c736 <__aeabi_dmul+0xde>
 800c9d8:	ebb5 0c03 	subs.w	ip, r5, r3
 800c9dc:	bf04      	itt	eq
 800c9de:	ebb6 0c02 	subseq.w	ip, r6, r2
 800c9e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800c9e6:	f150 0000 	adcs.w	r0, r0, #0
 800c9ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800c9ee:	bd70      	pop	{r4, r5, r6, pc}
 800c9f0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800c9f4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800c9f8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800c9fc:	bfc2      	ittt	gt
 800c9fe:	ebd4 050c 	rsbsgt	r5, r4, ip
 800ca02:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800ca06:	bd70      	popgt	{r4, r5, r6, pc}
 800ca08:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800ca0c:	f04f 0e00 	mov.w	lr, #0
 800ca10:	3c01      	subs	r4, #1
 800ca12:	e690      	b.n	800c736 <__aeabi_dmul+0xde>
 800ca14:	ea45 0e06 	orr.w	lr, r5, r6
 800ca18:	e68d      	b.n	800c736 <__aeabi_dmul+0xde>
 800ca1a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800ca1e:	ea94 0f0c 	teq	r4, ip
 800ca22:	bf08      	it	eq
 800ca24:	ea95 0f0c 	teqeq	r5, ip
 800ca28:	f43f af3b 	beq.w	800c8a2 <__aeabi_dmul+0x24a>
 800ca2c:	ea94 0f0c 	teq	r4, ip
 800ca30:	d10a      	bne.n	800ca48 <__aeabi_ddiv+0x19c>
 800ca32:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800ca36:	f47f af34 	bne.w	800c8a2 <__aeabi_dmul+0x24a>
 800ca3a:	ea95 0f0c 	teq	r5, ip
 800ca3e:	f47f af25 	bne.w	800c88c <__aeabi_dmul+0x234>
 800ca42:	4610      	mov	r0, r2
 800ca44:	4619      	mov	r1, r3
 800ca46:	e72c      	b.n	800c8a2 <__aeabi_dmul+0x24a>
 800ca48:	ea95 0f0c 	teq	r5, ip
 800ca4c:	d106      	bne.n	800ca5c <__aeabi_ddiv+0x1b0>
 800ca4e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800ca52:	f43f aefd 	beq.w	800c850 <__aeabi_dmul+0x1f8>
 800ca56:	4610      	mov	r0, r2
 800ca58:	4619      	mov	r1, r3
 800ca5a:	e722      	b.n	800c8a2 <__aeabi_dmul+0x24a>
 800ca5c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800ca60:	bf18      	it	ne
 800ca62:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800ca66:	f47f aec5 	bne.w	800c7f4 <__aeabi_dmul+0x19c>
 800ca6a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800ca6e:	f47f af0d 	bne.w	800c88c <__aeabi_dmul+0x234>
 800ca72:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800ca76:	f47f aeeb 	bne.w	800c850 <__aeabi_dmul+0x1f8>
 800ca7a:	e712      	b.n	800c8a2 <__aeabi_dmul+0x24a>

0800ca7c <__gedf2>:
 800ca7c:	f04f 3cff 	mov.w	ip, #4294967295
 800ca80:	e006      	b.n	800ca90 <__cmpdf2+0x4>
 800ca82:	bf00      	nop

0800ca84 <__ledf2>:
 800ca84:	f04f 0c01 	mov.w	ip, #1
 800ca88:	e002      	b.n	800ca90 <__cmpdf2+0x4>
 800ca8a:	bf00      	nop

0800ca8c <__cmpdf2>:
 800ca8c:	f04f 0c01 	mov.w	ip, #1
 800ca90:	f84d cd04 	str.w	ip, [sp, #-4]!
 800ca94:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800ca98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800ca9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800caa0:	bf18      	it	ne
 800caa2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800caa6:	d01b      	beq.n	800cae0 <__cmpdf2+0x54>
 800caa8:	b001      	add	sp, #4
 800caaa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800caae:	bf0c      	ite	eq
 800cab0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800cab4:	ea91 0f03 	teqne	r1, r3
 800cab8:	bf02      	ittt	eq
 800caba:	ea90 0f02 	teqeq	r0, r2
 800cabe:	2000      	moveq	r0, #0
 800cac0:	4770      	bxeq	lr
 800cac2:	f110 0f00 	cmn.w	r0, #0
 800cac6:	ea91 0f03 	teq	r1, r3
 800caca:	bf58      	it	pl
 800cacc:	4299      	cmppl	r1, r3
 800cace:	bf08      	it	eq
 800cad0:	4290      	cmpeq	r0, r2
 800cad2:	bf2c      	ite	cs
 800cad4:	17d8      	asrcs	r0, r3, #31
 800cad6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800cada:	f040 0001 	orr.w	r0, r0, #1
 800cade:	4770      	bx	lr
 800cae0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cae8:	d102      	bne.n	800caf0 <__cmpdf2+0x64>
 800caea:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800caee:	d107      	bne.n	800cb00 <__cmpdf2+0x74>
 800caf0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800caf4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800caf8:	d1d6      	bne.n	800caa8 <__cmpdf2+0x1c>
 800cafa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800cafe:	d0d3      	beq.n	800caa8 <__cmpdf2+0x1c>
 800cb00:	f85d 0b04 	ldr.w	r0, [sp], #4
 800cb04:	4770      	bx	lr
 800cb06:	bf00      	nop

0800cb08 <__aeabi_cdrcmple>:
 800cb08:	4684      	mov	ip, r0
 800cb0a:	4610      	mov	r0, r2
 800cb0c:	4662      	mov	r2, ip
 800cb0e:	468c      	mov	ip, r1
 800cb10:	4619      	mov	r1, r3
 800cb12:	4663      	mov	r3, ip
 800cb14:	e000      	b.n	800cb18 <__aeabi_cdcmpeq>
 800cb16:	bf00      	nop

0800cb18 <__aeabi_cdcmpeq>:
 800cb18:	b501      	push	{r0, lr}
 800cb1a:	f7ff ffb7 	bl	800ca8c <__cmpdf2>
 800cb1e:	2800      	cmp	r0, #0
 800cb20:	bf48      	it	mi
 800cb22:	f110 0f00 	cmnmi.w	r0, #0
 800cb26:	bd01      	pop	{r0, pc}

0800cb28 <__aeabi_dcmpeq>:
 800cb28:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cb2c:	f7ff fff4 	bl	800cb18 <__aeabi_cdcmpeq>
 800cb30:	bf0c      	ite	eq
 800cb32:	2001      	moveq	r0, #1
 800cb34:	2000      	movne	r0, #0
 800cb36:	f85d fb08 	ldr.w	pc, [sp], #8
 800cb3a:	bf00      	nop

0800cb3c <__aeabi_dcmplt>:
 800cb3c:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cb40:	f7ff ffea 	bl	800cb18 <__aeabi_cdcmpeq>
 800cb44:	bf34      	ite	cc
 800cb46:	2001      	movcc	r0, #1
 800cb48:	2000      	movcs	r0, #0
 800cb4a:	f85d fb08 	ldr.w	pc, [sp], #8
 800cb4e:	bf00      	nop

0800cb50 <__aeabi_dcmple>:
 800cb50:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cb54:	f7ff ffe0 	bl	800cb18 <__aeabi_cdcmpeq>
 800cb58:	bf94      	ite	ls
 800cb5a:	2001      	movls	r0, #1
 800cb5c:	2000      	movhi	r0, #0
 800cb5e:	f85d fb08 	ldr.w	pc, [sp], #8
 800cb62:	bf00      	nop

0800cb64 <__aeabi_dcmpge>:
 800cb64:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cb68:	f7ff ffce 	bl	800cb08 <__aeabi_cdrcmple>
 800cb6c:	bf94      	ite	ls
 800cb6e:	2001      	movls	r0, #1
 800cb70:	2000      	movhi	r0, #0
 800cb72:	f85d fb08 	ldr.w	pc, [sp], #8
 800cb76:	bf00      	nop

0800cb78 <__aeabi_dcmpgt>:
 800cb78:	f84d ed08 	str.w	lr, [sp, #-8]!
 800cb7c:	f7ff ffc4 	bl	800cb08 <__aeabi_cdrcmple>
 800cb80:	bf34      	ite	cc
 800cb82:	2001      	movcc	r0, #1
 800cb84:	2000      	movcs	r0, #0
 800cb86:	f85d fb08 	ldr.w	pc, [sp], #8
 800cb8a:	bf00      	nop

0800cb8c <__aeabi_dcmpun>:
 800cb8c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800cb90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cb94:	d102      	bne.n	800cb9c <__aeabi_dcmpun+0x10>
 800cb96:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800cb9a:	d10a      	bne.n	800cbb2 <__aeabi_dcmpun+0x26>
 800cb9c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800cba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800cba4:	d102      	bne.n	800cbac <__aeabi_dcmpun+0x20>
 800cba6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800cbaa:	d102      	bne.n	800cbb2 <__aeabi_dcmpun+0x26>
 800cbac:	f04f 0000 	mov.w	r0, #0
 800cbb0:	4770      	bx	lr
 800cbb2:	f04f 0001 	mov.w	r0, #1
 800cbb6:	4770      	bx	lr

0800cbb8 <__aeabi_d2iz>:
 800cbb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800cbbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 800cbc0:	d215      	bcs.n	800cbee <__aeabi_d2iz+0x36>
 800cbc2:	d511      	bpl.n	800cbe8 <__aeabi_d2iz+0x30>
 800cbc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 800cbc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800cbcc:	d912      	bls.n	800cbf4 <__aeabi_d2iz+0x3c>
 800cbce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800cbd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800cbd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800cbda:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800cbde:	fa23 f002 	lsr.w	r0, r3, r2
 800cbe2:	bf18      	it	ne
 800cbe4:	4240      	negne	r0, r0
 800cbe6:	4770      	bx	lr
 800cbe8:	f04f 0000 	mov.w	r0, #0
 800cbec:	4770      	bx	lr
 800cbee:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800cbf2:	d105      	bne.n	800cc00 <__aeabi_d2iz+0x48>
 800cbf4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 800cbf8:	bf08      	it	eq
 800cbfa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800cbfe:	4770      	bx	lr
 800cc00:	f04f 0000 	mov.w	r0, #0
 800cc04:	4770      	bx	lr
 800cc06:	bf00      	nop

0800cc08 <i2c_wait_flag>:
#define I2C_TIMEOUT  100000UL

static int i2c_wait_flag(volatile uint32_t *reg,
                         uint32_t flag,
                         uint8_t set)
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b087      	sub	sp, #28
 800cc0c:	af00      	add	r7, sp, #0
 800cc0e:	60f8      	str	r0, [r7, #12]
 800cc10:	60b9      	str	r1, [r7, #8]
 800cc12:	4613      	mov	r3, r2
 800cc14:	71fb      	strb	r3, [r7, #7]
    uint32_t timeout = I2C_TIMEOUT;
 800cc16:	4b10      	ldr	r3, [pc, #64]	@ (800cc58 <i2c_wait_flag+0x50>)
 800cc18:	617b      	str	r3, [r7, #20]
    while (((*reg & flag) != 0U) != set)
 800cc1a:	e008      	b.n	800cc2e <i2c_wait_flag+0x26>
    {
        if (--timeout == 0U)
 800cc1c:	697b      	ldr	r3, [r7, #20]
 800cc1e:	3b01      	subs	r3, #1
 800cc20:	617b      	str	r3, [r7, #20]
 800cc22:	697b      	ldr	r3, [r7, #20]
 800cc24:	2b00      	cmp	r3, #0
 800cc26:	d102      	bne.n	800cc2e <i2c_wait_flag+0x26>
            return -1;
 800cc28:	f04f 33ff 	mov.w	r3, #4294967295
 800cc2c:	e00d      	b.n	800cc4a <i2c_wait_flag+0x42>
    while (((*reg & flag) != 0U) != set)
 800cc2e:	68fb      	ldr	r3, [r7, #12]
 800cc30:	681a      	ldr	r2, [r3, #0]
 800cc32:	68bb      	ldr	r3, [r7, #8]
 800cc34:	4013      	ands	r3, r2
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	bf14      	ite	ne
 800cc3a:	2301      	movne	r3, #1
 800cc3c:	2300      	moveq	r3, #0
 800cc3e:	b2db      	uxtb	r3, r3
 800cc40:	461a      	mov	r2, r3
 800cc42:	79fb      	ldrb	r3, [r7, #7]
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d1e9      	bne.n	800cc1c <i2c_wait_flag+0x14>
    }
    return 0;
 800cc48:	2300      	movs	r3, #0
}
 800cc4a:	4618      	mov	r0, r3
 800cc4c:	371c      	adds	r7, #28
 800cc4e:	46bd      	mov	sp, r7
 800cc50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc54:	4770      	bx	lr
 800cc56:	bf00      	nop
 800cc58:	000186a0 	.word	0x000186a0

0800cc5c <i2c2_write>:

/*
 * Blocking master transmit with timeout
 */
void i2c2_write(uint8_t addr, uint8_t *data, uint16_t len)
{
 800cc5c:	b580      	push	{r7, lr}
 800cc5e:	b084      	sub	sp, #16
 800cc60:	af00      	add	r7, sp, #0
 800cc62:	4603      	mov	r3, r0
 800cc64:	6039      	str	r1, [r7, #0]
 800cc66:	71fb      	strb	r3, [r7, #7]
 800cc68:	4613      	mov	r3, r2
 800cc6a:	80bb      	strh	r3, [r7, #4]
    if (!data || len == 0)
 800cc6c:	683b      	ldr	r3, [r7, #0]
 800cc6e:	2b00      	cmp	r3, #0
 800cc70:	d05f      	beq.n	800cd32 <i2c2_write+0xd6>
 800cc72:	88bb      	ldrh	r3, [r7, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d05c      	beq.n	800cd32 <i2c2_write+0xd6>
        return ;

    /* Wait until bus is free */
    if (i2c_wait_flag(&I2C2->SR2, I2C_SR2_BUSY, 0) < 0)
 800cc78:	2200      	movs	r2, #0
 800cc7a:	2102      	movs	r1, #2
 800cc7c:	4830      	ldr	r0, [pc, #192]	@ (800cd40 <i2c2_write+0xe4>)
 800cc7e:	f7ff ffc3 	bl	800cc08 <i2c_wait_flag>
 800cc82:	4603      	mov	r3, r0
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	db56      	blt.n	800cd36 <i2c2_write+0xda>
        return ;

    /* START condition */
    I2C2->CR1 |= I2C_CR1_START;
 800cc88:	4b2e      	ldr	r3, [pc, #184]	@ (800cd44 <i2c2_write+0xe8>)
 800cc8a:	681b      	ldr	r3, [r3, #0]
 800cc8c:	4a2d      	ldr	r2, [pc, #180]	@ (800cd44 <i2c2_write+0xe8>)
 800cc8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cc92:	6013      	str	r3, [r2, #0]
    if (i2c_wait_flag(&I2C2->SR1, I2C_SR1_SB, 1) < 0)
 800cc94:	2201      	movs	r2, #1
 800cc96:	2101      	movs	r1, #1
 800cc98:	482b      	ldr	r0, [pc, #172]	@ (800cd48 <i2c2_write+0xec>)
 800cc9a:	f7ff ffb5 	bl	800cc08 <i2c_wait_flag>
 800cc9e:	4603      	mov	r3, r0
 800cca0:	2b00      	cmp	r3, #0
 800cca2:	db38      	blt.n	800cd16 <i2c2_write+0xba>
        goto error;

    (void)I2C2->SR1;
 800cca4:	4b27      	ldr	r3, [pc, #156]	@ (800cd44 <i2c2_write+0xe8>)
 800cca6:	695b      	ldr	r3, [r3, #20]
    I2C2->DR = addr << 1;  /* write */
 800cca8:	79fb      	ldrb	r3, [r7, #7]
 800ccaa:	4a26      	ldr	r2, [pc, #152]	@ (800cd44 <i2c2_write+0xe8>)
 800ccac:	005b      	lsls	r3, r3, #1
 800ccae:	6113      	str	r3, [r2, #16]

    if (i2c_wait_flag(&I2C2->SR1, I2C_SR1_ADDR, 1) < 0)
 800ccb0:	2201      	movs	r2, #1
 800ccb2:	2102      	movs	r1, #2
 800ccb4:	4824      	ldr	r0, [pc, #144]	@ (800cd48 <i2c2_write+0xec>)
 800ccb6:	f7ff ffa7 	bl	800cc08 <i2c_wait_flag>
 800ccba:	4603      	mov	r3, r0
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	db2c      	blt.n	800cd1a <i2c2_write+0xbe>
        goto error;

    (void)I2C2->SR1;
 800ccc0:	4b20      	ldr	r3, [pc, #128]	@ (800cd44 <i2c2_write+0xe8>)
 800ccc2:	695b      	ldr	r3, [r3, #20]
    (void)I2C2->SR2;
 800ccc4:	4b1f      	ldr	r3, [pc, #124]	@ (800cd44 <i2c2_write+0xe8>)
 800ccc6:	699b      	ldr	r3, [r3, #24]

    for (uint16_t i = 0; i < len; i++)
 800ccc8:	2300      	movs	r3, #0
 800ccca:	81fb      	strh	r3, [r7, #14]
 800cccc:	e010      	b.n	800ccf0 <i2c2_write+0x94>
    {
        if (i2c_wait_flag(&I2C2->SR1, I2C_SR1_TXE, 1) < 0)
 800ccce:	2201      	movs	r2, #1
 800ccd0:	2180      	movs	r1, #128	@ 0x80
 800ccd2:	481d      	ldr	r0, [pc, #116]	@ (800cd48 <i2c2_write+0xec>)
 800ccd4:	f7ff ff98 	bl	800cc08 <i2c_wait_flag>
 800ccd8:	4603      	mov	r3, r0
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	db1f      	blt.n	800cd1e <i2c2_write+0xc2>
            goto error;

        I2C2->DR = data[i];
 800ccde:	89fb      	ldrh	r3, [r7, #14]
 800cce0:	683a      	ldr	r2, [r7, #0]
 800cce2:	4413      	add	r3, r2
 800cce4:	781a      	ldrb	r2, [r3, #0]
 800cce6:	4b17      	ldr	r3, [pc, #92]	@ (800cd44 <i2c2_write+0xe8>)
 800cce8:	611a      	str	r2, [r3, #16]
    for (uint16_t i = 0; i < len; i++)
 800ccea:	89fb      	ldrh	r3, [r7, #14]
 800ccec:	3301      	adds	r3, #1
 800ccee:	81fb      	strh	r3, [r7, #14]
 800ccf0:	89fa      	ldrh	r2, [r7, #14]
 800ccf2:	88bb      	ldrh	r3, [r7, #4]
 800ccf4:	429a      	cmp	r2, r3
 800ccf6:	d3ea      	bcc.n	800ccce <i2c2_write+0x72>
    }

    if (i2c_wait_flag(&I2C2->SR1, I2C_SR1_BTF, 1) < 0)
 800ccf8:	2201      	movs	r2, #1
 800ccfa:	2104      	movs	r1, #4
 800ccfc:	4812      	ldr	r0, [pc, #72]	@ (800cd48 <i2c2_write+0xec>)
 800ccfe:	f7ff ff83 	bl	800cc08 <i2c_wait_flag>
 800cd02:	4603      	mov	r3, r0
 800cd04:	2b00      	cmp	r3, #0
 800cd06:	db0c      	blt.n	800cd22 <i2c2_write+0xc6>
        goto error;

    I2C2->CR1 |= I2C_CR1_STOP;
 800cd08:	4b0e      	ldr	r3, [pc, #56]	@ (800cd44 <i2c2_write+0xe8>)
 800cd0a:	681b      	ldr	r3, [r3, #0]
 800cd0c:	4a0d      	ldr	r2, [pc, #52]	@ (800cd44 <i2c2_write+0xe8>)
 800cd0e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd12:	6013      	str	r3, [r2, #0]
    return ;
 800cd14:	e010      	b.n	800cd38 <i2c2_write+0xdc>
        goto error;
 800cd16:	bf00      	nop
 800cd18:	e004      	b.n	800cd24 <i2c2_write+0xc8>
        goto error;
 800cd1a:	bf00      	nop
 800cd1c:	e002      	b.n	800cd24 <i2c2_write+0xc8>
            goto error;
 800cd1e:	bf00      	nop
 800cd20:	e000      	b.n	800cd24 <i2c2_write+0xc8>
        goto error;
 800cd22:	bf00      	nop

error:
    I2C2->CR1 |= I2C_CR1_STOP;
 800cd24:	4b07      	ldr	r3, [pc, #28]	@ (800cd44 <i2c2_write+0xe8>)
 800cd26:	681b      	ldr	r3, [r3, #0]
 800cd28:	4a06      	ldr	r2, [pc, #24]	@ (800cd44 <i2c2_write+0xe8>)
 800cd2a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cd2e:	6013      	str	r3, [r2, #0]
    return ;
 800cd30:	e002      	b.n	800cd38 <i2c2_write+0xdc>
        return ;
 800cd32:	bf00      	nop
 800cd34:	e000      	b.n	800cd38 <i2c2_write+0xdc>
        return ;
 800cd36:	bf00      	nop
}
 800cd38:	3710      	adds	r7, #16
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	bd80      	pop	{r7, pc}
 800cd3e:	bf00      	nop
 800cd40:	40005818 	.word	0x40005818
 800cd44:	40005800 	.word	0x40005800
 800cd48:	40005814 	.word	0x40005814

0800cd4c <adc_delay>:
#define VREFINT_CAL_ADDR   ((uint16_t *)0x1FFF7A2A)
#define TEMP30_CAL_ADDR    ((uint16_t *)0x1FFF7A2C)
#define TEMP110_CAL_ADDR   ((uint16_t *)0x1FFF7A2E)

static void adc_delay(void)
{
 800cd4c:	b480      	push	{r7}
 800cd4e:	b083      	sub	sp, #12
 800cd50:	af00      	add	r7, sp, #0
    for (volatile uint32_t i = 0; i < 10000; i++);
 800cd52:	2300      	movs	r3, #0
 800cd54:	607b      	str	r3, [r7, #4]
 800cd56:	e002      	b.n	800cd5e <adc_delay+0x12>
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	3301      	adds	r3, #1
 800cd5c:	607b      	str	r3, [r7, #4]
 800cd5e:	687b      	ldr	r3, [r7, #4]
 800cd60:	f242 720f 	movw	r2, #9999	@ 0x270f
 800cd64:	4293      	cmp	r3, r2
 800cd66:	d9f7      	bls.n	800cd58 <adc_delay+0xc>
}
 800cd68:	bf00      	nop
 800cd6a:	bf00      	nop
 800cd6c:	370c      	adds	r7, #12
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd74:	4770      	bx	lr
	...

0800cd78 <adc1_init_temp_vref_dma>:

/*
 * Continuous ADC + DMA mode init
 */
void adc1_init_temp_vref_dma(void)
{
 800cd78:	b580      	push	{r7, lr}
 800cd7a:	af00      	add	r7, sp, #0
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 800cd7c:	4b33      	ldr	r3, [pc, #204]	@ (800ce4c <adc1_init_temp_vref_dma+0xd4>)
 800cd7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800cd80:	4a32      	ldr	r2, [pc, #200]	@ (800ce4c <adc1_init_temp_vref_dma+0xd4>)
 800cd82:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cd86:	6453      	str	r3, [r2, #68]	@ 0x44

    ADC->CCR &= ~ADC_CCR_ADCPRE_Msk;
 800cd88:	4b31      	ldr	r3, [pc, #196]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cd8a:	685b      	ldr	r3, [r3, #4]
 800cd8c:	4a30      	ldr	r2, [pc, #192]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cd8e:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 800cd92:	6053      	str	r3, [r2, #4]
    ADC->CCR |=  (0x1U << ADC_CCR_ADCPRE_Pos);
 800cd94:	4b2e      	ldr	r3, [pc, #184]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cd96:	685b      	ldr	r3, [r3, #4]
 800cd98:	4a2d      	ldr	r2, [pc, #180]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cd9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800cd9e:	6053      	str	r3, [r2, #4]
    ADC->CCR |=  ADC_CCR_TSVREFE;
 800cda0:	4b2b      	ldr	r3, [pc, #172]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cda2:	685b      	ldr	r3, [r3, #4]
 800cda4:	4a2a      	ldr	r2, [pc, #168]	@ (800ce50 <adc1_init_temp_vref_dma+0xd8>)
 800cda6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800cdaa:	6053      	str	r3, [r2, #4]

    ADC1->CR1 = 0;
 800cdac:	4b29      	ldr	r3, [pc, #164]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdae:	2200      	movs	r2, #0
 800cdb0:	605a      	str	r2, [r3, #4]
    ADC1->CR2 = 0;
 800cdb2:	4b28      	ldr	r3, [pc, #160]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdb4:	2200      	movs	r2, #0
 800cdb6:	609a      	str	r2, [r3, #8]

    ADC1->CR1 |= ADC_CR1_SCAN;
 800cdb8:	4b26      	ldr	r3, [pc, #152]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdba:	685b      	ldr	r3, [r3, #4]
 800cdbc:	4a25      	ldr	r2, [pc, #148]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdbe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cdc2:	6053      	str	r3, [r2, #4]

    ADC1->CR2 |= ADC_CR2_DMA;
 800cdc4:	4b23      	ldr	r3, [pc, #140]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdc6:	689b      	ldr	r3, [r3, #8]
 800cdc8:	4a22      	ldr	r2, [pc, #136]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cdce:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_DDS;
 800cdd0:	4b20      	ldr	r3, [pc, #128]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdd2:	689b      	ldr	r3, [r3, #8]
 800cdd4:	4a1f      	ldr	r2, [pc, #124]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdd6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cdda:	6093      	str	r3, [r2, #8]
    ADC1->CR2 |= ADC_CR2_CONT;
 800cddc:	4b1d      	ldr	r3, [pc, #116]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdde:	689b      	ldr	r3, [r3, #8]
 800cde0:	4a1c      	ldr	r2, [pc, #112]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cde2:	f043 0302 	orr.w	r3, r3, #2
 800cde6:	6093      	str	r3, [r2, #8]

    /* Ensure EOCS is cleared in DMA mode */
    ADC1->CR2 &= ~ADC_CR2_EOCS;
 800cde8:	4b1a      	ldr	r3, [pc, #104]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdea:	689b      	ldr	r3, [r3, #8]
 800cdec:	4a19      	ldr	r2, [pc, #100]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800cdf2:	6093      	str	r3, [r2, #8]

    ADC1->SMPR1 &= ~((7U << 18) | (7U << 21));
 800cdf4:	4b17      	ldr	r3, [pc, #92]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdf6:	68db      	ldr	r3, [r3, #12]
 800cdf8:	4a16      	ldr	r2, [pc, #88]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800cdfa:	f423 037c 	bic.w	r3, r3, #16515072	@ 0xfc0000
 800cdfe:	60d3      	str	r3, [r2, #12]
    ADC1->SMPR1 |=  (4U << 18) | (4U << 21);
 800ce00:	4b14      	ldr	r3, [pc, #80]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce02:	68db      	ldr	r3, [r3, #12]
 800ce04:	4a13      	ldr	r2, [pc, #76]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce06:	f443 0310 	orr.w	r3, r3, #9437184	@ 0x900000
 800ce0a:	60d3      	str	r3, [r2, #12]

    ADC1->SQR1 &= ~(0xFU << 20);
 800ce0c:	4b11      	ldr	r3, [pc, #68]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce10:	4a10      	ldr	r2, [pc, #64]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce12:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ce16:	62d3      	str	r3, [r2, #44]	@ 0x2c
    ADC1->SQR1 |=  (1U << 20);
 800ce18:	4b0e      	ldr	r3, [pc, #56]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ce1c:	4a0d      	ldr	r2, [pc, #52]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce1e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ce22:	62d3      	str	r3, [r2, #44]	@ 0x2c

    ADC1->SQR3 = (16U << 0) | (17U << 5);
 800ce24:	4b0b      	ldr	r3, [pc, #44]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce26:	f44f 720c 	mov.w	r2, #560	@ 0x230
 800ce2a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable ADC */
    ADC1->CR2 |= ADC_CR2_ADON;
 800ce2c:	4b09      	ldr	r3, [pc, #36]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce2e:	689b      	ldr	r3, [r3, #8]
 800ce30:	4a08      	ldr	r2, [pc, #32]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce32:	f043 0301 	orr.w	r3, r3, #1
 800ce36:	6093      	str	r3, [r2, #8]
    adc_delay();
 800ce38:	f7ff ff88 	bl	800cd4c <adc_delay>
    ADC1->CR2 |= ADC_CR2_ADON;
 800ce3c:	4b05      	ldr	r3, [pc, #20]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce3e:	689b      	ldr	r3, [r3, #8]
 800ce40:	4a04      	ldr	r2, [pc, #16]	@ (800ce54 <adc1_init_temp_vref_dma+0xdc>)
 800ce42:	f043 0301 	orr.w	r3, r3, #1
 800ce46:	6093      	str	r3, [r2, #8]
}
 800ce48:	bf00      	nop
 800ce4a:	bd80      	pop	{r7, pc}
 800ce4c:	40023800 	.word	0x40023800
 800ce50:	40012300 	.word	0x40012300
 800ce54:	40012000 	.word	0x40012000

0800ce58 <adc_compute_vref>:

/*
 * Conversion helpers (fault-safe)
 */
float adc_compute_vref(uint16_t vref_raw)
{
 800ce58:	b480      	push	{r7}
 800ce5a:	b083      	sub	sp, #12
 800ce5c:	af00      	add	r7, sp, #0
 800ce5e:	4603      	mov	r3, r0
 800ce60:	80fb      	strh	r3, [r7, #6]
    if (vref_raw == 0U)
 800ce62:	88fb      	ldrh	r3, [r7, #6]
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d102      	bne.n	800ce6e <adc_compute_vref+0x16>
        return 0.0f;
 800ce68:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 800cea0 <adc_compute_vref+0x48>
 800ce6c:	e010      	b.n	800ce90 <adc_compute_vref+0x38>

    return 3.3f * ((float)(*VREFINT_CAL_ADDR) / (float)vref_raw);
 800ce6e:	4b0d      	ldr	r3, [pc, #52]	@ (800cea4 <adc_compute_vref+0x4c>)
 800ce70:	881b      	ldrh	r3, [r3, #0]
 800ce72:	ee07 3a90 	vmov	s15, r3
 800ce76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800ce7a:	88fb      	ldrh	r3, [r7, #6]
 800ce7c:	ee07 3a90 	vmov	s15, r3
 800ce80:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800ce84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800ce88:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 800cea8 <adc_compute_vref+0x50>
 800ce8c:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800ce90:	eeb0 0a67 	vmov.f32	s0, s15
 800ce94:	370c      	adds	r7, #12
 800ce96:	46bd      	mov	sp, r7
 800ce98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce9c:	4770      	bx	lr
 800ce9e:	bf00      	nop
 800cea0:	00000000 	.word	0x00000000
 800cea4:	1fff7a2a 	.word	0x1fff7a2a
 800cea8:	40533333 	.word	0x40533333

0800ceac <adc_compute_temperature>:

float adc_compute_temperature(uint16_t temp_raw, float vref)
{
 800ceac:	b480      	push	{r7}
 800ceae:	b087      	sub	sp, #28
 800ceb0:	af00      	add	r7, sp, #0
 800ceb2:	4603      	mov	r3, r0
 800ceb4:	ed87 0a00 	vstr	s0, [r7]
 800ceb8:	80fb      	strh	r3, [r7, #6]
    if (vref <= 0.0f)
 800ceba:	edd7 7a00 	vldr	s15, [r7]
 800cebe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800cec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cec6:	d802      	bhi.n	800cece <adc_compute_temperature+0x22>
        return 0.0f;
 800cec8:	eddf 7a27 	vldr	s15, [pc, #156]	@ 800cf68 <adc_compute_temperature+0xbc>
 800cecc:	e044      	b.n	800cf58 <adc_compute_temperature+0xac>

    float vsense  = (temp_raw * vref) / 4095.0f;
 800cece:	88fb      	ldrh	r3, [r7, #6]
 800ced0:	ee07 3a90 	vmov	s15, r3
 800ced4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800ced8:	edd7 7a00 	vldr	s15, [r7]
 800cedc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cee0:	eddf 6a22 	vldr	s13, [pc, #136]	@ 800cf6c <adc_compute_temperature+0xc0>
 800cee4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cee8:	edc7 7a05 	vstr	s15, [r7, #20]
    float temp30  = (*TEMP30_CAL_ADDR  * vref) / 4095.0f;
 800ceec:	4b20      	ldr	r3, [pc, #128]	@ (800cf70 <adc_compute_temperature+0xc4>)
 800ceee:	881b      	ldrh	r3, [r3, #0]
 800cef0:	ee07 3a90 	vmov	s15, r3
 800cef4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cef8:	edd7 7a00 	vldr	s15, [r7]
 800cefc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf00:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 800cf6c <adc_compute_temperature+0xc0>
 800cf04:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cf08:	edc7 7a04 	vstr	s15, [r7, #16]
    float temp110 = (*TEMP110_CAL_ADDR * vref) / 4095.0f;
 800cf0c:	4b19      	ldr	r3, [pc, #100]	@ (800cf74 <adc_compute_temperature+0xc8>)
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	ee07 3a90 	vmov	s15, r3
 800cf14:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800cf18:	edd7 7a00 	vldr	s15, [r7]
 800cf1c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cf20:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800cf6c <adc_compute_temperature+0xc0>
 800cf24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800cf28:	edc7 7a03 	vstr	s15, [r7, #12]

    return ((vsense - temp30) * (110.0f - 30.0f) /
 800cf2c:	ed97 7a05 	vldr	s14, [r7, #20]
 800cf30:	edd7 7a04 	vldr	s15, [r7, #16]
 800cf34:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cf38:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800cf78 <adc_compute_temperature+0xcc>
 800cf3c:	ee67 6a87 	vmul.f32	s13, s15, s14
           (temp110 - temp30)) + 30.0f;
 800cf40:	ed97 7a03 	vldr	s14, [r7, #12]
 800cf44:	edd7 7a04 	vldr	s15, [r7, #16]
 800cf48:	ee37 7a67 	vsub.f32	s14, s14, s15
    return ((vsense - temp30) * (110.0f - 30.0f) /
 800cf4c:	eec6 7a87 	vdiv.f32	s15, s13, s14
           (temp110 - temp30)) + 30.0f;
 800cf50:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 800cf54:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 800cf58:	eeb0 0a67 	vmov.f32	s0, s15
 800cf5c:	371c      	adds	r7, #28
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr
 800cf66:	bf00      	nop
 800cf68:	00000000 	.word	0x00000000
 800cf6c:	457ff000 	.word	0x457ff000
 800cf70:	1fff7a2c 	.word	0x1fff7a2c
 800cf74:	1fff7a2e 	.word	0x1fff7a2e
 800cf78:	42a00000 	.word	0x42a00000

0800cf7c <cli_print_help>:
#include <stdlib.h>

/* ---------------- Helpers ---------------- */

static void cli_print_help(void)
{
 800cf7c:	b580      	push	{r7, lr}
 800cf7e:	af00      	add	r7, sp, #0
    uart_send_str(
 800cf80:	4802      	ldr	r0, [pc, #8]	@ (800cf8c <cli_print_help+0x10>)
 800cf82:	f000 ffff 	bl	800df84 <uart_send_str>
        "sensor pir               - Inject PIR event\r\n"
        "sensor impact            - Inject impact event\r\n"
        "sensor button            - Inject button event\r\n"
        "\r\n"
    );
}
 800cf86:	bf00      	nop
 800cf88:	bd80      	pop	{r7, pc}
 800cf8a:	bf00      	nop
 800cf8c:	08014cb8 	.word	0x08014cb8

0800cf90 <cmd_sys>:

/* ---------------- Core commands ---------------- */

static void cmd_sys(void)
{
 800cf90:	b5b0      	push	{r4, r5, r7, lr}
 800cf92:	b0a2      	sub	sp, #136	@ 0x88
 800cf94:	af02      	add	r7, sp, #8
    snprintf(buf, sizeof(buf),
             "\r\n[SYS]\r\n"
             "Uptime     : %lu sec\r\n"
             "Free Heap  : %u bytes\r\n"
             "Tasks      : %lu\r\n",
             xTaskGetTickCount() / configTICK_RATE_HZ,
 800cf96:	f003 f841 	bl	801001c <xTaskGetTickCount>
 800cf9a:	4603      	mov	r3, r0
    snprintf(buf, sizeof(buf),
 800cf9c:	4a0c      	ldr	r2, [pc, #48]	@ (800cfd0 <cmd_sys+0x40>)
 800cf9e:	fba2 2303 	umull	r2, r3, r2, r3
 800cfa2:	099c      	lsrs	r4, r3, #6
 800cfa4:	f004 fa14 	bl	80113d0 <xPortGetFreeHeapSize>
 800cfa8:	4605      	mov	r5, r0
 800cfaa:	f003 f859 	bl	8010060 <uxTaskGetNumberOfTasks>
 800cfae:	4603      	mov	r3, r0
 800cfb0:	4638      	mov	r0, r7
 800cfb2:	9301      	str	r3, [sp, #4]
 800cfb4:	9500      	str	r5, [sp, #0]
 800cfb6:	4623      	mov	r3, r4
 800cfb8:	4a06      	ldr	r2, [pc, #24]	@ (800cfd4 <cmd_sys+0x44>)
 800cfba:	2180      	movs	r1, #128	@ 0x80
 800cfbc:	f004 fffa 	bl	8011fb4 <sniprintf>
             xPortGetFreeHeapSize(),
             uxTaskGetNumberOfTasks());

    uart_send_str(buf);
 800cfc0:	463b      	mov	r3, r7
 800cfc2:	4618      	mov	r0, r3
 800cfc4:	f000 ffde 	bl	800df84 <uart_send_str>
}
 800cfc8:	bf00      	nop
 800cfca:	3780      	adds	r7, #128	@ 0x80
 800cfcc:	46bd      	mov	sp, r7
 800cfce:	bdb0      	pop	{r4, r5, r7, pc}
 800cfd0:	10624dd3 	.word	0x10624dd3
 800cfd4:	08014f8c 	.word	0x08014f8c

0800cfd8 <cmd_tasks>:

static void cmd_tasks(void)
{
 800cfd8:	b580      	push	{r7, lr}
 800cfda:	af00      	add	r7, sp, #0
    uart_send_str("\r\n[TASKS]\r\n");
 800cfdc:	4803      	ldr	r0, [pc, #12]	@ (800cfec <cmd_tasks+0x14>)
 800cfde:	f000 ffd1 	bl	800df84 <uart_send_str>
    uart_send_str("Use FreeRTOS trace tools for full details\r\n");
 800cfe2:	4803      	ldr	r0, [pc, #12]	@ (800cff0 <cmd_tasks+0x18>)
 800cfe4:	f000 ffce 	bl	800df84 <uart_send_str>
}
 800cfe8:	bf00      	nop
 800cfea:	bd80      	pop	{r7, pc}
 800cfec:	08014fd8 	.word	0x08014fd8
 800cff0:	08014fe4 	.word	0x08014fe4

0800cff4 <cmd_heap>:

static void cmd_heap(void)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b090      	sub	sp, #64	@ 0x40
 800cff8:	af00      	add	r7, sp, #0
    char buf[64];
    snprintf(buf, sizeof(buf),
 800cffa:	f004 f9e9 	bl	80113d0 <xPortGetFreeHeapSize>
 800cffe:	4603      	mov	r3, r0
 800d000:	4638      	mov	r0, r7
 800d002:	4a06      	ldr	r2, [pc, #24]	@ (800d01c <cmd_heap+0x28>)
 800d004:	2140      	movs	r1, #64	@ 0x40
 800d006:	f004 ffd5 	bl	8011fb4 <sniprintf>
             "Free Heap: %u bytes\r\n",
             xPortGetFreeHeapSize());
    uart_send_str(buf);
 800d00a:	463b      	mov	r3, r7
 800d00c:	4618      	mov	r0, r3
 800d00e:	f000 ffb9 	bl	800df84 <uart_send_str>
}
 800d012:	bf00      	nop
 800d014:	3740      	adds	r7, #64	@ 0x40
 800d016:	46bd      	mov	sp, r7
 800d018:	bd80      	pop	{r7, pc}
 800d01a:	bf00      	nop
 800d01c:	08015010 	.word	0x08015010

0800d020 <cmd_uptime>:

static void cmd_uptime(void)
{
 800d020:	b580      	push	{r7, lr}
 800d022:	b090      	sub	sp, #64	@ 0x40
 800d024:	af00      	add	r7, sp, #0
    char buf[64];
    snprintf(buf, sizeof(buf),
             "Uptime: %lu sec\r\n",
             xTaskGetTickCount() / configTICK_RATE_HZ);
 800d026:	f002 fff9 	bl	801001c <xTaskGetTickCount>
 800d02a:	4603      	mov	r3, r0
    snprintf(buf, sizeof(buf),
 800d02c:	4a08      	ldr	r2, [pc, #32]	@ (800d050 <cmd_uptime+0x30>)
 800d02e:	fba2 2303 	umull	r2, r3, r2, r3
 800d032:	099b      	lsrs	r3, r3, #6
 800d034:	4638      	mov	r0, r7
 800d036:	4a07      	ldr	r2, [pc, #28]	@ (800d054 <cmd_uptime+0x34>)
 800d038:	2140      	movs	r1, #64	@ 0x40
 800d03a:	f004 ffbb 	bl	8011fb4 <sniprintf>
    uart_send_str(buf);
 800d03e:	463b      	mov	r3, r7
 800d040:	4618      	mov	r0, r3
 800d042:	f000 ff9f 	bl	800df84 <uart_send_str>
}
 800d046:	bf00      	nop
 800d048:	3740      	adds	r7, #64	@ 0x40
 800d04a:	46bd      	mov	sp, r7
 800d04c:	bd80      	pop	{r7, pc}
 800d04e:	bf00      	nop
 800d050:	10624dd3 	.word	0x10624dd3
 800d054:	08015028 	.word	0x08015028

0800d058 <cmd_fault_dump>:

/* ---------------- Fault / reset ---------------- */

static void cmd_fault_dump(void)
{
 800d058:	b5b0      	push	{r4, r5, r7, lr}
 800d05a:	b0a0      	sub	sp, #128	@ 0x80
 800d05c:	af00      	add	r7, sp, #0
    if (!fault_record_is_valid())
 800d05e:	f001 f83b 	bl	800e0d8 <fault_record_is_valid>
 800d062:	4603      	mov	r3, r0
 800d064:	f083 0301 	eor.w	r3, r3, #1
 800d068:	b2db      	uxtb	r3, r3
 800d06a:	2b00      	cmp	r3, #0
 800d06c:	d003      	beq.n	800d076 <cmd_fault_dump+0x1e>
    {
        uart_send_str("No fault record present\r\n");
 800d06e:	4821      	ldr	r0, [pc, #132]	@ (800d0f4 <cmd_fault_dump+0x9c>)
 800d070:	f000 ff88 	bl	800df84 <uart_send_str>
 800d074:	e03b      	b.n	800d0ee <cmd_fault_dump+0x96>
        return;
    }

    fault_record_t rec = g_fault_record;
 800d076:	4b20      	ldr	r3, [pc, #128]	@ (800d0f8 <cmd_fault_dump+0xa0>)
 800d078:	f107 0444 	add.w	r4, r7, #68	@ 0x44
 800d07c:	461d      	mov	r5, r3
 800d07e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d080:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d082:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d084:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d086:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d088:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d08a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800d08e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    char buf[64];

    uart_send_str("\r\n===== HARDFAULT =====\r\n");
 800d092:	481a      	ldr	r0, [pc, #104]	@ (800d0fc <cmd_fault_dump+0xa4>)
 800d094:	f000 ff76 	bl	800df84 <uart_send_str>

    snprintf(buf, sizeof(buf), "PC   : 0x%08lX\r\n", rec.pc);   uart_send_str(buf);
 800d098:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d09a:	1d38      	adds	r0, r7, #4
 800d09c:	4a18      	ldr	r2, [pc, #96]	@ (800d100 <cmd_fault_dump+0xa8>)
 800d09e:	2140      	movs	r1, #64	@ 0x40
 800d0a0:	f004 ff88 	bl	8011fb4 <sniprintf>
 800d0a4:	1d3b      	adds	r3, r7, #4
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	f000 ff6c 	bl	800df84 <uart_send_str>
    snprintf(buf, sizeof(buf), "LR   : 0x%08lX\r\n", rec.lr);   uart_send_str(buf);
 800d0ac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0ae:	1d38      	adds	r0, r7, #4
 800d0b0:	4a14      	ldr	r2, [pc, #80]	@ (800d104 <cmd_fault_dump+0xac>)
 800d0b2:	2140      	movs	r1, #64	@ 0x40
 800d0b4:	f004 ff7e 	bl	8011fb4 <sniprintf>
 800d0b8:	1d3b      	adds	r3, r7, #4
 800d0ba:	4618      	mov	r0, r3
 800d0bc:	f000 ff62 	bl	800df84 <uart_send_str>
    snprintf(buf, sizeof(buf), "CFSR : 0x%08lX\r\n", rec.cfsr); uart_send_str(buf);
 800d0c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d0c2:	1d38      	adds	r0, r7, #4
 800d0c4:	4a10      	ldr	r2, [pc, #64]	@ (800d108 <cmd_fault_dump+0xb0>)
 800d0c6:	2140      	movs	r1, #64	@ 0x40
 800d0c8:	f004 ff74 	bl	8011fb4 <sniprintf>
 800d0cc:	1d3b      	adds	r3, r7, #4
 800d0ce:	4618      	mov	r0, r3
 800d0d0:	f000 ff58 	bl	800df84 <uart_send_str>
    snprintf(buf, sizeof(buf), "HFSR : 0x%08lX\r\n", rec.hfsr); uart_send_str(buf);
 800d0d4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0d6:	1d38      	adds	r0, r7, #4
 800d0d8:	4a0c      	ldr	r2, [pc, #48]	@ (800d10c <cmd_fault_dump+0xb4>)
 800d0da:	2140      	movs	r1, #64	@ 0x40
 800d0dc:	f004 ff6a 	bl	8011fb4 <sniprintf>
 800d0e0:	1d3b      	adds	r3, r7, #4
 800d0e2:	4618      	mov	r0, r3
 800d0e4:	f000 ff4e 	bl	800df84 <uart_send_str>

    uart_send_str("=====================\r\n");
 800d0e8:	4809      	ldr	r0, [pc, #36]	@ (800d110 <cmd_fault_dump+0xb8>)
 800d0ea:	f000 ff4b 	bl	800df84 <uart_send_str>
}
 800d0ee:	3780      	adds	r7, #128	@ 0x80
 800d0f0:	46bd      	mov	sp, r7
 800d0f2:	bdb0      	pop	{r4, r5, r7, pc}
 800d0f4:	0801503c 	.word	0x0801503c
 800d0f8:	20004400 	.word	0x20004400
 800d0fc:	08015058 	.word	0x08015058
 800d100:	08015074 	.word	0x08015074
 800d104:	08015088 	.word	0x08015088
 800d108:	0801509c 	.word	0x0801509c
 800d10c:	080150b0 	.word	0x080150b0
 800d110:	080150c4 	.word	0x080150c4

0800d114 <cmd_fault_clear>:

static void cmd_fault_clear(void)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	af00      	add	r7, sp, #0
    fault_record_clear();
 800d118:	f000 fff2 	bl	800e100 <fault_record_clear>
    uart_send_str("Fault record cleared\r\n");
 800d11c:	4802      	ldr	r0, [pc, #8]	@ (800d128 <cmd_fault_clear+0x14>)
 800d11e:	f000 ff31 	bl	800df84 <uart_send_str>
}
 800d122:	bf00      	nop
 800d124:	bd80      	pop	{r7, pc}
 800d126:	bf00      	nop
 800d128:	080150dc 	.word	0x080150dc

0800d12c <cmd_reset_info>:

static void cmd_reset_info(void)
{
 800d12c:	b580      	push	{r7, lr}
 800d12e:	b092      	sub	sp, #72	@ 0x48
 800d130:	af00      	add	r7, sp, #0
    char buf[64];
    reset_cause_t c = reset_cause_get();
 800d132:	f000 fd4d 	bl	800dbd0 <reset_cause_get>
 800d136:	4603      	mov	r3, r0
 800d138:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    snprintf(buf, sizeof(buf),
 800d13c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d140:	4618      	mov	r0, r3
 800d142:	f000 fd51 	bl	800dbe8 <reset_cause_str>
 800d146:	4603      	mov	r3, r0
 800d148:	1d38      	adds	r0, r7, #4
 800d14a:	4a06      	ldr	r2, [pc, #24]	@ (800d164 <cmd_reset_info+0x38>)
 800d14c:	2140      	movs	r1, #64	@ 0x40
 800d14e:	f004 ff31 	bl	8011fb4 <sniprintf>
             "Reset Cause: %s\r\n",
             reset_cause_str(c));
    uart_send_str(buf);
 800d152:	1d3b      	adds	r3, r7, #4
 800d154:	4618      	mov	r0, r3
 800d156:	f000 ff15 	bl	800df84 <uart_send_str>
}
 800d15a:	bf00      	nop
 800d15c:	3748      	adds	r7, #72	@ 0x48
 800d15e:	46bd      	mov	sp, r7
 800d160:	bd80      	pop	{r7, pc}
 800d162:	bf00      	nop
 800d164:	080150f4 	.word	0x080150f4

0800d168 <cmd_adc>:

/* ---------------- Peripheral commands ---------------- */

static void cmd_adc(void)
{
 800d168:	b5b0      	push	{r4, r5, r7, lr}
 800d16a:	b0a0      	sub	sp, #128	@ 0x80
 800d16c:	af04      	add	r7, sp, #16
    extern volatile uint16_t adc_dma_buffer[];

    uint16_t t = adc_dma_buffer[0];
 800d16e:	4b19      	ldr	r3, [pc, #100]	@ (800d1d4 <cmd_adc+0x6c>)
 800d170:	881b      	ldrh	r3, [r3, #0]
 800d172:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t v = adc_dma_buffer[1];
 800d176:	4b17      	ldr	r3, [pc, #92]	@ (800d1d4 <cmd_adc+0x6c>)
 800d178:	885b      	ldrh	r3, [r3, #2]
 800d17a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    float vref = adc_compute_vref(v);
 800d17e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d182:	4618      	mov	r0, r3
 800d184:	f7ff fe68 	bl	800ce58 <adc_compute_vref>
 800d188:	ed87 0a1a 	vstr	s0, [r7, #104]	@ 0x68
    float temp = adc_compute_temperature(t, vref);
 800d18c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d190:	ed97 0a1a 	vldr	s0, [r7, #104]	@ 0x68
 800d194:	4618      	mov	r0, r3
 800d196:	f7ff fe89 	bl	800ceac <adc_compute_temperature>
 800d19a:	ed87 0a19 	vstr	s0, [r7, #100]	@ 0x64

    char buf[96];
    snprintf(buf, sizeof(buf),
 800d19e:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 800d1a0:	f7ff fa02 	bl	800c5a8 <__aeabi_f2d>
 800d1a4:	4604      	mov	r4, r0
 800d1a6:	460d      	mov	r5, r1
 800d1a8:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 800d1aa:	f7ff f9fd 	bl	800c5a8 <__aeabi_f2d>
 800d1ae:	4602      	mov	r2, r0
 800d1b0:	460b      	mov	r3, r1
 800d1b2:	1d38      	adds	r0, r7, #4
 800d1b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800d1b8:	e9cd 4500 	strd	r4, r5, [sp]
 800d1bc:	4a06      	ldr	r2, [pc, #24]	@ (800d1d8 <cmd_adc+0x70>)
 800d1be:	2160      	movs	r1, #96	@ 0x60
 800d1c0:	f004 fef8 	bl	8011fb4 <sniprintf>
             "ADC: Temp=%.2f C  Vref=%.2f V\r\n",
             temp, vref);

    uart_send_str(buf);
 800d1c4:	1d3b      	adds	r3, r7, #4
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	f000 fedc 	bl	800df84 <uart_send_str>
}
 800d1cc:	bf00      	nop
 800d1ce:	3770      	adds	r7, #112	@ 0x70
 800d1d0:	46bd      	mov	sp, r7
 800d1d2:	bdb0      	pop	{r4, r5, r7, pc}
 800d1d4:	200001f0 	.word	0x200001f0
 800d1d8:	08015108 	.word	0x08015108

0800d1dc <cmd_oled>:

static void cmd_oled(char *args)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b08c      	sub	sp, #48	@ 0x30
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
    if (!args)
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	2b00      	cmp	r3, #0
 800d1e8:	d030      	beq.n	800d24c <cmd_oled+0x70>
        return;

    if (strncmp(args, "clear", 5) == 0)
 800d1ea:	2205      	movs	r2, #5
 800d1ec:	4919      	ldr	r1, [pc, #100]	@ (800d254 <cmd_oled+0x78>)
 800d1ee:	6878      	ldr	r0, [r7, #4]
 800d1f0:	f004 ff8f 	bl	8012112 <strncmp>
 800d1f4:	4603      	mov	r3, r0
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d105      	bne.n	800d206 <cmd_oled+0x2a>
    {
        oled_clear();
 800d1fa:	f000 fc23 	bl	800da44 <oled_clear>
        uart_send_str("OLED cleared\r\n");
 800d1fe:	4816      	ldr	r0, [pc, #88]	@ (800d258 <cmd_oled+0x7c>)
 800d200:	f000 fec0 	bl	800df84 <uart_send_str>
        return;
 800d204:	e023      	b.n	800d24e <cmd_oled+0x72>
    }

    if (strncmp(args, "msg", 3) == 0)
 800d206:	2203      	movs	r2, #3
 800d208:	4914      	ldr	r1, [pc, #80]	@ (800d25c <cmd_oled+0x80>)
 800d20a:	6878      	ldr	r0, [r7, #4]
 800d20c:	f004 ff81 	bl	8012112 <strncmp>
 800d210:	4603      	mov	r3, r0
 800d212:	2b00      	cmp	r3, #0
 800d214:	d11b      	bne.n	800d24e <cmd_oled+0x72>
    {
        int row;
        char text[32];

        if (sscanf(args, "msg %d %[^\n]", &row, text) == 2)
 800d216:	f107 030c 	add.w	r3, r7, #12
 800d21a:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 800d21e:	4910      	ldr	r1, [pc, #64]	@ (800d260 <cmd_oled+0x84>)
 800d220:	6878      	ldr	r0, [r7, #4]
 800d222:	f004 fefd 	bl	8012020 <siscanf>
 800d226:	4603      	mov	r3, r0
 800d228:	2b02      	cmp	r3, #2
 800d22a:	d10b      	bne.n	800d244 <cmd_oled+0x68>
        {
            OLED_PrintAsync(row, text);
 800d22c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d22e:	b2db      	uxtb	r3, r3
 800d230:	f107 020c 	add.w	r2, r7, #12
 800d234:	4611      	mov	r1, r2
 800d236:	4618      	mov	r0, r3
 800d238:	f001 fb9c 	bl	800e974 <OLED_PrintAsync>
            uart_send_str("OLED message queued\r\n");
 800d23c:	4809      	ldr	r0, [pc, #36]	@ (800d264 <cmd_oled+0x88>)
 800d23e:	f000 fea1 	bl	800df84 <uart_send_str>
 800d242:	e004      	b.n	800d24e <cmd_oled+0x72>
        }
        else
        {
            uart_send_str("Usage: oled msg <row> <text>\r\n");
 800d244:	4808      	ldr	r0, [pc, #32]	@ (800d268 <cmd_oled+0x8c>)
 800d246:	f000 fe9d 	bl	800df84 <uart_send_str>
 800d24a:	e000      	b.n	800d24e <cmd_oled+0x72>
        return;
 800d24c:	bf00      	nop
        }
    }
}
 800d24e:	3730      	adds	r7, #48	@ 0x30
 800d250:	46bd      	mov	sp, r7
 800d252:	bd80      	pop	{r7, pc}
 800d254:	08015128 	.word	0x08015128
 800d258:	08015130 	.word	0x08015130
 800d25c:	08015140 	.word	0x08015140
 800d260:	08015144 	.word	0x08015144
 800d264:	08015154 	.word	0x08015154
 800d268:	0801516c 	.word	0x0801516c

0800d26c <cmd_sensor>:

static void cmd_sensor(char *args)
{
 800d26c:	b580      	push	{r7, lr}
 800d26e:	b084      	sub	sp, #16
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
    if (!args)
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	2b00      	cmp	r3, #0
 800d278:	d031      	beq.n	800d2de <cmd_sensor+0x72>
        return;

    sensor_event_t ev = SENSOR_NONE;
 800d27a:	230f      	movs	r3, #15
 800d27c:	73fb      	strb	r3, [r7, #15]

    if (strcmp(args, "pir") == 0)       ev = SENSOR_PIR;
 800d27e:	491a      	ldr	r1, [pc, #104]	@ (800d2e8 <cmd_sensor+0x7c>)
 800d280:	6878      	ldr	r0, [r7, #4]
 800d282:	f7fe ffc5 	bl	800c210 <strcmp>
 800d286:	4603      	mov	r3, r0
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d102      	bne.n	800d292 <cmd_sensor+0x26>
 800d28c:	2300      	movs	r3, #0
 800d28e:	73fb      	strb	r3, [r7, #15]
 800d290:	e012      	b.n	800d2b8 <cmd_sensor+0x4c>
    else if (strcmp(args, "impact") == 0) ev = SENSOR_IMPACT;
 800d292:	4916      	ldr	r1, [pc, #88]	@ (800d2ec <cmd_sensor+0x80>)
 800d294:	6878      	ldr	r0, [r7, #4]
 800d296:	f7fe ffbb 	bl	800c210 <strcmp>
 800d29a:	4603      	mov	r3, r0
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d102      	bne.n	800d2a6 <cmd_sensor+0x3a>
 800d2a0:	2305      	movs	r3, #5
 800d2a2:	73fb      	strb	r3, [r7, #15]
 800d2a4:	e008      	b.n	800d2b8 <cmd_sensor+0x4c>
    else if (strcmp(args, "button") == 0) ev = SENSOR_BUTTON;
 800d2a6:	4912      	ldr	r1, [pc, #72]	@ (800d2f0 <cmd_sensor+0x84>)
 800d2a8:	6878      	ldr	r0, [r7, #4]
 800d2aa:	f7fe ffb1 	bl	800c210 <strcmp>
 800d2ae:	4603      	mov	r3, r0
 800d2b0:	2b00      	cmp	r3, #0
 800d2b2:	d101      	bne.n	800d2b8 <cmd_sensor+0x4c>
 800d2b4:	230d      	movs	r3, #13
 800d2b6:	73fb      	strb	r3, [r7, #15]

    if (ev == SENSOR_NONE)
 800d2b8:	7bfb      	ldrb	r3, [r7, #15]
 800d2ba:	2b0f      	cmp	r3, #15
 800d2bc:	d103      	bne.n	800d2c6 <cmd_sensor+0x5a>
    {
        uart_send_str("Invalid sensor\r\n");
 800d2be:	480d      	ldr	r0, [pc, #52]	@ (800d2f4 <cmd_sensor+0x88>)
 800d2c0:	f000 fe60 	bl	800df84 <uart_send_str>
        return;
 800d2c4:	e00c      	b.n	800d2e0 <cmd_sensor+0x74>
    }

    xQueueSend(q_sensors, &ev, 0);
 800d2c6:	4b0c      	ldr	r3, [pc, #48]	@ (800d2f8 <cmd_sensor+0x8c>)
 800d2c8:	6818      	ldr	r0, [r3, #0]
 800d2ca:	f107 010f 	add.w	r1, r7, #15
 800d2ce:	2300      	movs	r3, #0
 800d2d0:	2200      	movs	r2, #0
 800d2d2:	f001 fe6f 	bl	800efb4 <xQueueGenericSend>
    uart_send_str("Sensor event injected\r\n");
 800d2d6:	4809      	ldr	r0, [pc, #36]	@ (800d2fc <cmd_sensor+0x90>)
 800d2d8:	f000 fe54 	bl	800df84 <uart_send_str>
 800d2dc:	e000      	b.n	800d2e0 <cmd_sensor+0x74>
        return;
 800d2de:	bf00      	nop
}
 800d2e0:	3710      	adds	r7, #16
 800d2e2:	46bd      	mov	sp, r7
 800d2e4:	bd80      	pop	{r7, pc}
 800d2e6:	bf00      	nop
 800d2e8:	0801518c 	.word	0x0801518c
 800d2ec:	08015190 	.word	0x08015190
 800d2f0:	08015198 	.word	0x08015198
 800d2f4:	080151a0 	.word	0x080151a0
 800d2f8:	20000564 	.word	0x20000564
 800d2fc:	080151b4 	.word	0x080151b4

0800d300 <cli_dispatch>:

/* ---------------- Command dispatcher ---------------- */

void cli_dispatch(char *line)
{
 800d300:	b580      	push	{r7, lr}
 800d302:	b084      	sub	sp, #16
 800d304:	af00      	add	r7, sp, #0
 800d306:	6078      	str	r0, [r7, #4]
    char *cmd = strtok(line, " ");
 800d308:	4942      	ldr	r1, [pc, #264]	@ (800d414 <cli_dispatch+0x114>)
 800d30a:	6878      	ldr	r0, [r7, #4]
 800d30c:	f004 ff26 	bl	801215c <strtok>
 800d310:	60f8      	str	r0, [r7, #12]
    char *args = strtok(NULL, "");
 800d312:	4941      	ldr	r1, [pc, #260]	@ (800d418 <cli_dispatch+0x118>)
 800d314:	2000      	movs	r0, #0
 800d316:	f004 ff21 	bl	801215c <strtok>
 800d31a:	60b8      	str	r0, [r7, #8]

    if (!cmd)
 800d31c:	68fb      	ldr	r3, [r7, #12]
 800d31e:	2b00      	cmp	r3, #0
 800d320:	d073      	beq.n	800d40a <cli_dispatch+0x10a>
        return;

    if (strcmp(cmd, "help") == 0)          cli_print_help();
 800d322:	493e      	ldr	r1, [pc, #248]	@ (800d41c <cli_dispatch+0x11c>)
 800d324:	68f8      	ldr	r0, [r7, #12]
 800d326:	f7fe ff73 	bl	800c210 <strcmp>
 800d32a:	4603      	mov	r3, r0
 800d32c:	2b00      	cmp	r3, #0
 800d32e:	d102      	bne.n	800d336 <cli_dispatch+0x36>
 800d330:	f7ff fe24 	bl	800cf7c <cli_print_help>
 800d334:	e06a      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "sys") == 0)      cmd_sys();
 800d336:	493a      	ldr	r1, [pc, #232]	@ (800d420 <cli_dispatch+0x120>)
 800d338:	68f8      	ldr	r0, [r7, #12]
 800d33a:	f7fe ff69 	bl	800c210 <strcmp>
 800d33e:	4603      	mov	r3, r0
 800d340:	2b00      	cmp	r3, #0
 800d342:	d102      	bne.n	800d34a <cli_dispatch+0x4a>
 800d344:	f7ff fe24 	bl	800cf90 <cmd_sys>
 800d348:	e060      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "tasks") == 0)    cmd_tasks();
 800d34a:	4936      	ldr	r1, [pc, #216]	@ (800d424 <cli_dispatch+0x124>)
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f7fe ff5f 	bl	800c210 <strcmp>
 800d352:	4603      	mov	r3, r0
 800d354:	2b00      	cmp	r3, #0
 800d356:	d102      	bne.n	800d35e <cli_dispatch+0x5e>
 800d358:	f7ff fe3e 	bl	800cfd8 <cmd_tasks>
 800d35c:	e056      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "heap") == 0)     cmd_heap();
 800d35e:	4932      	ldr	r1, [pc, #200]	@ (800d428 <cli_dispatch+0x128>)
 800d360:	68f8      	ldr	r0, [r7, #12]
 800d362:	f7fe ff55 	bl	800c210 <strcmp>
 800d366:	4603      	mov	r3, r0
 800d368:	2b00      	cmp	r3, #0
 800d36a:	d102      	bne.n	800d372 <cli_dispatch+0x72>
 800d36c:	f7ff fe42 	bl	800cff4 <cmd_heap>
 800d370:	e04c      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "uptime") == 0)   cmd_uptime();
 800d372:	492e      	ldr	r1, [pc, #184]	@ (800d42c <cli_dispatch+0x12c>)
 800d374:	68f8      	ldr	r0, [r7, #12]
 800d376:	f7fe ff4b 	bl	800c210 <strcmp>
 800d37a:	4603      	mov	r3, r0
 800d37c:	2b00      	cmp	r3, #0
 800d37e:	d102      	bne.n	800d386 <cli_dispatch+0x86>
 800d380:	f7ff fe4e 	bl	800d020 <cmd_uptime>
 800d384:	e042      	b.n	800d40c <cli_dispatch+0x10c>

    else if (strcmp(cmd, "fault") == 0)    cmd_fault_dump();
 800d386:	492a      	ldr	r1, [pc, #168]	@ (800d430 <cli_dispatch+0x130>)
 800d388:	68f8      	ldr	r0, [r7, #12]
 800d38a:	f7fe ff41 	bl	800c210 <strcmp>
 800d38e:	4603      	mov	r3, r0
 800d390:	2b00      	cmp	r3, #0
 800d392:	d102      	bne.n	800d39a <cli_dispatch+0x9a>
 800d394:	f7ff fe60 	bl	800d058 <cmd_fault_dump>
 800d398:	e038      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "fclear") == 0)   cmd_fault_clear();
 800d39a:	4926      	ldr	r1, [pc, #152]	@ (800d434 <cli_dispatch+0x134>)
 800d39c:	68f8      	ldr	r0, [r7, #12]
 800d39e:	f7fe ff37 	bl	800c210 <strcmp>
 800d3a2:	4603      	mov	r3, r0
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d102      	bne.n	800d3ae <cli_dispatch+0xae>
 800d3a8:	f7ff feb4 	bl	800d114 <cmd_fault_clear>
 800d3ac:	e02e      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "reset") == 0)    cmd_reset_info();
 800d3ae:	4922      	ldr	r1, [pc, #136]	@ (800d438 <cli_dispatch+0x138>)
 800d3b0:	68f8      	ldr	r0, [r7, #12]
 800d3b2:	f7fe ff2d 	bl	800c210 <strcmp>
 800d3b6:	4603      	mov	r3, r0
 800d3b8:	2b00      	cmp	r3, #0
 800d3ba:	d102      	bne.n	800d3c2 <cli_dispatch+0xc2>
 800d3bc:	f7ff feb6 	bl	800d12c <cmd_reset_info>
 800d3c0:	e024      	b.n	800d40c <cli_dispatch+0x10c>

    else if (strcmp(cmd, "adc") == 0)      cmd_adc();
 800d3c2:	491e      	ldr	r1, [pc, #120]	@ (800d43c <cli_dispatch+0x13c>)
 800d3c4:	68f8      	ldr	r0, [r7, #12]
 800d3c6:	f7fe ff23 	bl	800c210 <strcmp>
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d102      	bne.n	800d3d6 <cli_dispatch+0xd6>
 800d3d0:	f7ff feca 	bl	800d168 <cmd_adc>
 800d3d4:	e01a      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "oled") == 0)     cmd_oled(args);
 800d3d6:	491a      	ldr	r1, [pc, #104]	@ (800d440 <cli_dispatch+0x140>)
 800d3d8:	68f8      	ldr	r0, [r7, #12]
 800d3da:	f7fe ff19 	bl	800c210 <strcmp>
 800d3de:	4603      	mov	r3, r0
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d103      	bne.n	800d3ec <cli_dispatch+0xec>
 800d3e4:	68b8      	ldr	r0, [r7, #8]
 800d3e6:	f7ff fef9 	bl	800d1dc <cmd_oled>
 800d3ea:	e00f      	b.n	800d40c <cli_dispatch+0x10c>
    else if (strcmp(cmd, "sensor") == 0)   cmd_sensor(args);
 800d3ec:	4915      	ldr	r1, [pc, #84]	@ (800d444 <cli_dispatch+0x144>)
 800d3ee:	68f8      	ldr	r0, [r7, #12]
 800d3f0:	f7fe ff0e 	bl	800c210 <strcmp>
 800d3f4:	4603      	mov	r3, r0
 800d3f6:	2b00      	cmp	r3, #0
 800d3f8:	d103      	bne.n	800d402 <cli_dispatch+0x102>
 800d3fa:	68b8      	ldr	r0, [r7, #8]
 800d3fc:	f7ff ff36 	bl	800d26c <cmd_sensor>
 800d400:	e004      	b.n	800d40c <cli_dispatch+0x10c>

    else
        uart_send_str("Unknown command. Type 'help'\r\n");
 800d402:	4811      	ldr	r0, [pc, #68]	@ (800d448 <cli_dispatch+0x148>)
 800d404:	f000 fdbe 	bl	800df84 <uart_send_str>
 800d408:	e000      	b.n	800d40c <cli_dispatch+0x10c>
        return;
 800d40a:	bf00      	nop
}
 800d40c:	3710      	adds	r7, #16
 800d40e:	46bd      	mov	sp, r7
 800d410:	bd80      	pop	{r7, pc}
 800d412:	bf00      	nop
 800d414:	080151cc 	.word	0x080151cc
 800d418:	080151d0 	.word	0x080151d0
 800d41c:	080151d4 	.word	0x080151d4
 800d420:	080151dc 	.word	0x080151dc
 800d424:	080151e0 	.word	0x080151e0
 800d428:	080151e8 	.word	0x080151e8
 800d42c:	080151f0 	.word	0x080151f0
 800d430:	080151f8 	.word	0x080151f8
 800d434:	08015200 	.word	0x08015200
 800d438:	08015208 	.word	0x08015208
 800d43c:	08015210 	.word	0x08015210
 800d440:	08015214 	.word	0x08015214
 800d444:	0801521c 	.word	0x0801521c
 800d448:	08015224 	.word	0x08015224

0800d44c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800d44c:	b480      	push	{r7}
 800d44e:	b083      	sub	sp, #12
 800d450:	af00      	add	r7, sp, #0
 800d452:	4603      	mov	r3, r0
 800d454:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d45a:	2b00      	cmp	r3, #0
 800d45c:	db0b      	blt.n	800d476 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d45e:	79fb      	ldrb	r3, [r7, #7]
 800d460:	f003 021f 	and.w	r2, r3, #31
 800d464:	4907      	ldr	r1, [pc, #28]	@ (800d484 <__NVIC_EnableIRQ+0x38>)
 800d466:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d46a:	095b      	lsrs	r3, r3, #5
 800d46c:	2001      	movs	r0, #1
 800d46e:	fa00 f202 	lsl.w	r2, r0, r2
 800d472:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800d476:	bf00      	nop
 800d478:	370c      	adds	r7, #12
 800d47a:	46bd      	mov	sp, r7
 800d47c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d480:	4770      	bx	lr
 800d482:	bf00      	nop
 800d484:	e000e100 	.word	0xe000e100

0800d488 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800d488:	b480      	push	{r7}
 800d48a:	b083      	sub	sp, #12
 800d48c:	af00      	add	r7, sp, #0
 800d48e:	4603      	mov	r3, r0
 800d490:	6039      	str	r1, [r7, #0]
 800d492:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d494:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d498:	2b00      	cmp	r3, #0
 800d49a:	db0a      	blt.n	800d4b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d49c:	683b      	ldr	r3, [r7, #0]
 800d49e:	b2da      	uxtb	r2, r3
 800d4a0:	490c      	ldr	r1, [pc, #48]	@ (800d4d4 <__NVIC_SetPriority+0x4c>)
 800d4a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d4a6:	0112      	lsls	r2, r2, #4
 800d4a8:	b2d2      	uxtb	r2, r2
 800d4aa:	440b      	add	r3, r1
 800d4ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800d4b0:	e00a      	b.n	800d4c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d4b2:	683b      	ldr	r3, [r7, #0]
 800d4b4:	b2da      	uxtb	r2, r3
 800d4b6:	4908      	ldr	r1, [pc, #32]	@ (800d4d8 <__NVIC_SetPriority+0x50>)
 800d4b8:	79fb      	ldrb	r3, [r7, #7]
 800d4ba:	f003 030f 	and.w	r3, r3, #15
 800d4be:	3b04      	subs	r3, #4
 800d4c0:	0112      	lsls	r2, r2, #4
 800d4c2:	b2d2      	uxtb	r2, r2
 800d4c4:	440b      	add	r3, r1
 800d4c6:	761a      	strb	r2, [r3, #24]
}
 800d4c8:	bf00      	nop
 800d4ca:	370c      	adds	r7, #12
 800d4cc:	46bd      	mov	sp, r7
 800d4ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d2:	4770      	bx	lr
 800d4d4:	e000e100 	.word	0xe000e100
 800d4d8:	e000ed00 	.word	0xe000ed00

0800d4dc <dma2_adc1_init>:

/* Notify ADC task every N DMA cycles */
#define ADC_DMA_NOTIFY_PERIOD   100U

void dma2_adc1_init(void)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	af00      	add	r7, sp, #0
    /* Enable DMA2 clock */
    RCC->AHB1ENR |= RCC_AHB1ENR_DMA2EN;
 800d4e0:	4b1b      	ldr	r3, [pc, #108]	@ (800d550 <dma2_adc1_init+0x74>)
 800d4e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d4e4:	4a1a      	ldr	r2, [pc, #104]	@ (800d550 <dma2_adc1_init+0x74>)
 800d4e6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800d4ea:	6313      	str	r3, [r2, #48]	@ 0x30

    /* Disable stream before configuration */
    DMA2_Stream0->CR &= ~DMA_SxCR_EN;
 800d4ec:	4b19      	ldr	r3, [pc, #100]	@ (800d554 <dma2_adc1_init+0x78>)
 800d4ee:	681b      	ldr	r3, [r3, #0]
 800d4f0:	4a18      	ldr	r2, [pc, #96]	@ (800d554 <dma2_adc1_init+0x78>)
 800d4f2:	f023 0301 	bic.w	r3, r3, #1
 800d4f6:	6013      	str	r3, [r2, #0]
    while (DMA2_Stream0->CR & DMA_SxCR_EN);
 800d4f8:	bf00      	nop
 800d4fa:	4b16      	ldr	r3, [pc, #88]	@ (800d554 <dma2_adc1_init+0x78>)
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	f003 0301 	and.w	r3, r3, #1
 800d502:	2b00      	cmp	r3, #0
 800d504:	d1f9      	bne.n	800d4fa <dma2_adc1_init+0x1e>

    /* Peripheral address: ADC1 data register */
    DMA2_Stream0->PAR  = (uint32_t)&ADC1->DR;
 800d506:	4b13      	ldr	r3, [pc, #76]	@ (800d554 <dma2_adc1_init+0x78>)
 800d508:	4a13      	ldr	r2, [pc, #76]	@ (800d558 <dma2_adc1_init+0x7c>)
 800d50a:	609a      	str	r2, [r3, #8]

    /* Memory address */
    DMA2_Stream0->M0AR = (uint32_t)adc_dma_buffer;
 800d50c:	4b11      	ldr	r3, [pc, #68]	@ (800d554 <dma2_adc1_init+0x78>)
 800d50e:	4a13      	ldr	r2, [pc, #76]	@ (800d55c <dma2_adc1_init+0x80>)
 800d510:	60da      	str	r2, [r3, #12]

    /* Number of transfers */
    DMA2_Stream0->NDTR = ADC_DMA_BUF_LEN;
 800d512:	4b10      	ldr	r3, [pc, #64]	@ (800d554 <dma2_adc1_init+0x78>)
 800d514:	2240      	movs	r2, #64	@ 0x40
 800d516:	605a      	str	r2, [r3, #4]

    /* Clear all pending interrupt flags */
    DMA2->LIFCR =
 800d518:	4b11      	ldr	r3, [pc, #68]	@ (800d560 <dma2_adc1_init+0x84>)
 800d51a:	223d      	movs	r2, #61	@ 0x3d
 800d51c:	609a      	str	r2, [r3, #8]
        DMA_LIFCR_CTEIF0 |
        DMA_LIFCR_CDMEIF0 |
        DMA_LIFCR_CFEIF0;

    /* Configure DMA stream */
    DMA2_Stream0->CR =
 800d51e:	4b0d      	ldr	r3, [pc, #52]	@ (800d554 <dma2_adc1_init+0x78>)
 800d520:	4a10      	ldr	r2, [pc, #64]	@ (800d564 <dma2_adc1_init+0x88>)
 800d522:	601a      	str	r2, [r3, #0]
          DMA_SxCR_MINC              |   /* Memory increment */
          DMA_SxCR_CIRC              |   /* Circular mode */
          DMA_SxCR_TCIE;                 /* Transfer complete IRQ */

    /* Peripheral-to-memory */
    DMA2_Stream0->CR &= ~DMA_SxCR_DIR;
 800d524:	4b0b      	ldr	r3, [pc, #44]	@ (800d554 <dma2_adc1_init+0x78>)
 800d526:	681b      	ldr	r3, [r3, #0]
 800d528:	4a0a      	ldr	r2, [pc, #40]	@ (800d554 <dma2_adc1_init+0x78>)
 800d52a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800d52e:	6013      	str	r3, [r2, #0]

    /* Enable DMA stream */
    DMA2_Stream0->CR |= DMA_SxCR_EN;
 800d530:	4b08      	ldr	r3, [pc, #32]	@ (800d554 <dma2_adc1_init+0x78>)
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	4a07      	ldr	r2, [pc, #28]	@ (800d554 <dma2_adc1_init+0x78>)
 800d536:	f043 0301 	orr.w	r3, r3, #1
 800d53a:	6013      	str	r3, [r2, #0]

    /* Configure NVIC */
    NVIC_SetPriority(DMA2_Stream0_IRQn, 7);
 800d53c:	2107      	movs	r1, #7
 800d53e:	2038      	movs	r0, #56	@ 0x38
 800d540:	f7ff ffa2 	bl	800d488 <__NVIC_SetPriority>
    NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800d544:	2038      	movs	r0, #56	@ 0x38
 800d546:	f7ff ff81 	bl	800d44c <__NVIC_EnableIRQ>
}
 800d54a:	bf00      	nop
 800d54c:	bd80      	pop	{r7, pc}
 800d54e:	bf00      	nop
 800d550:	40023800 	.word	0x40023800
 800d554:	40026410 	.word	0x40026410
 800d558:	4001204c 	.word	0x4001204c
 800d55c:	200001f0 	.word	0x200001f0
 800d560:	40026400 	.word	0x40026400
 800d564:	00022d10 	.word	0x00022d10

0800d568 <DMA2_Stream0_IRQHandler>:

void DMA2_Stream0_IRQHandler(void)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
    static uint32_t tc_count = 0;
    BaseType_t higher_prio_woken = pdFALSE;
 800d56e:	2300      	movs	r3, #0
 800d570:	607b      	str	r3, [r7, #4]

    /* Transfer complete interrupt */
    if (DMA2->LISR & DMA_LISR_TCIF0)
 800d572:	4b17      	ldr	r3, [pc, #92]	@ (800d5d0 <DMA2_Stream0_IRQHandler+0x68>)
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	f003 0320 	and.w	r3, r3, #32
 800d57a:	2b00      	cmp	r3, #0
 800d57c:	d019      	beq.n	800d5b2 <DMA2_Stream0_IRQHandler+0x4a>
    {
        /* Clear TC flag first */
        DMA2->LIFCR = DMA_LIFCR_CTCIF0;
 800d57e:	4b14      	ldr	r3, [pc, #80]	@ (800d5d0 <DMA2_Stream0_IRQHandler+0x68>)
 800d580:	2220      	movs	r2, #32
 800d582:	609a      	str	r2, [r3, #8]

        tc_count++;
 800d584:	4b13      	ldr	r3, [pc, #76]	@ (800d5d4 <DMA2_Stream0_IRQHandler+0x6c>)
 800d586:	681b      	ldr	r3, [r3, #0]
 800d588:	3301      	adds	r3, #1
 800d58a:	4a12      	ldr	r2, [pc, #72]	@ (800d5d4 <DMA2_Stream0_IRQHandler+0x6c>)
 800d58c:	6013      	str	r3, [r2, #0]

        if (tc_count >= ADC_DMA_NOTIFY_PERIOD)
 800d58e:	4b11      	ldr	r3, [pc, #68]	@ (800d5d4 <DMA2_Stream0_IRQHandler+0x6c>)
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	2b63      	cmp	r3, #99	@ 0x63
 800d594:	d90d      	bls.n	800d5b2 <DMA2_Stream0_IRQHandler+0x4a>
        {
            tc_count = 0;
 800d596:	4b0f      	ldr	r3, [pc, #60]	@ (800d5d4 <DMA2_Stream0_IRQHandler+0x6c>)
 800d598:	2200      	movs	r2, #0
 800d59a:	601a      	str	r2, [r3, #0]

            if (adcTaskHandle != NULL)
 800d59c:	4b0e      	ldr	r3, [pc, #56]	@ (800d5d8 <DMA2_Stream0_IRQHandler+0x70>)
 800d59e:	681b      	ldr	r3, [r3, #0]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d006      	beq.n	800d5b2 <DMA2_Stream0_IRQHandler+0x4a>
            {
                vTaskNotifyGiveFromISR(adcTaskHandle,
 800d5a4:	4b0c      	ldr	r3, [pc, #48]	@ (800d5d8 <DMA2_Stream0_IRQHandler+0x70>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	1d3a      	adds	r2, r7, #4
 800d5aa:	4611      	mov	r1, r2
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	f003 fa93 	bl	8010ad8 <vTaskNotifyGiveFromISR>
                                       &higher_prio_woken);
            }
        }
    }

    portYIELD_FROM_ISR(higher_prio_woken);
 800d5b2:	687b      	ldr	r3, [r7, #4]
 800d5b4:	2b00      	cmp	r3, #0
 800d5b6:	d007      	beq.n	800d5c8 <DMA2_Stream0_IRQHandler+0x60>
 800d5b8:	4b08      	ldr	r3, [pc, #32]	@ (800d5dc <DMA2_Stream0_IRQHandler+0x74>)
 800d5ba:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d5be:	601a      	str	r2, [r3, #0]
 800d5c0:	f3bf 8f4f 	dsb	sy
 800d5c4:	f3bf 8f6f 	isb	sy
}
 800d5c8:	bf00      	nop
 800d5ca:	3708      	adds	r7, #8
 800d5cc:	46bd      	mov	sp, r7
 800d5ce:	bd80      	pop	{r7, pc}
 800d5d0:	40026400 	.word	0x40026400
 800d5d4:	20000270 	.word	0x20000270
 800d5d8:	20000568 	.word	0x20000568
 800d5dc:	e000ed04 	.word	0xe000ed04

0800d5e0 <dwt_init>:
 */
#include "dwt.h"
#include "stm32f4xx.h"

void dwt_init(void)
{
 800d5e0:	b480      	push	{r7}
 800d5e2:	af00      	add	r7, sp, #0
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 800d5e4:	4b09      	ldr	r3, [pc, #36]	@ (800d60c <dwt_init+0x2c>)
 800d5e6:	68db      	ldr	r3, [r3, #12]
 800d5e8:	4a08      	ldr	r2, [pc, #32]	@ (800d60c <dwt_init+0x2c>)
 800d5ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5ee:	60d3      	str	r3, [r2, #12]
    DWT->CYCCNT = 0;
 800d5f0:	4b07      	ldr	r3, [pc, #28]	@ (800d610 <dwt_init+0x30>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	605a      	str	r2, [r3, #4]
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 800d5f6:	4b06      	ldr	r3, [pc, #24]	@ (800d610 <dwt_init+0x30>)
 800d5f8:	681b      	ldr	r3, [r3, #0]
 800d5fa:	4a05      	ldr	r2, [pc, #20]	@ (800d610 <dwt_init+0x30>)
 800d5fc:	f043 0301 	orr.w	r3, r3, #1
 800d600:	6013      	str	r3, [r2, #0]
}
 800d602:	bf00      	nop
 800d604:	46bd      	mov	sp, r7
 800d606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60a:	4770      	bx	lr
 800d60c:	e000edf0 	.word	0xe000edf0
 800d610:	e0001000 	.word	0xe0001000

0800d614 <gpio_init_led>:
#define RCC_AHB1ENR       (*(volatile uint32_t*)0x40023830)
#define GPIOA_MODER       (*(volatile uint32_t*)0x40020000)
#define GPIOA_ODR         (*(volatile uint32_t*)0x40020014)

void gpio_init_led(void)
{
 800d614:	b480      	push	{r7}
 800d616:	af00      	add	r7, sp, #0
    RCC_AHB1ENR |= (1<<0);            // Enable GPIOA clock
 800d618:	4b0b      	ldr	r3, [pc, #44]	@ (800d648 <gpio_init_led+0x34>)
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	4a0a      	ldr	r2, [pc, #40]	@ (800d648 <gpio_init_led+0x34>)
 800d61e:	f043 0301 	orr.w	r3, r3, #1
 800d622:	6013      	str	r3, [r2, #0]

    GPIOA_MODER &= ~(3<<(5*2));       // Clear mode bits
 800d624:	4b09      	ldr	r3, [pc, #36]	@ (800d64c <gpio_init_led+0x38>)
 800d626:	681b      	ldr	r3, [r3, #0]
 800d628:	4a08      	ldr	r2, [pc, #32]	@ (800d64c <gpio_init_led+0x38>)
 800d62a:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d62e:	6013      	str	r3, [r2, #0]
    GPIOA_MODER |=  (1<<(5*2));       // PA5 = Output
 800d630:	4b06      	ldr	r3, [pc, #24]	@ (800d64c <gpio_init_led+0x38>)
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	4a05      	ldr	r2, [pc, #20]	@ (800d64c <gpio_init_led+0x38>)
 800d636:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d63a:	6013      	str	r3, [r2, #0]
}
 800d63c:	bf00      	nop
 800d63e:	46bd      	mov	sp, r7
 800d640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d644:	4770      	bx	lr
 800d646:	bf00      	nop
 800d648:	40023830 	.word	0x40023830
 800d64c:	40020000 	.word	0x40020000

0800d650 <__NVIC_EnableIRQ>:
{
 800d650:	b480      	push	{r7}
 800d652:	b083      	sub	sp, #12
 800d654:	af00      	add	r7, sp, #0
 800d656:	4603      	mov	r3, r0
 800d658:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d65a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	db0b      	blt.n	800d67a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800d662:	79fb      	ldrb	r3, [r7, #7]
 800d664:	f003 021f 	and.w	r2, r3, #31
 800d668:	4907      	ldr	r1, [pc, #28]	@ (800d688 <__NVIC_EnableIRQ+0x38>)
 800d66a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d66e:	095b      	lsrs	r3, r3, #5
 800d670:	2001      	movs	r0, #1
 800d672:	fa00 f202 	lsl.w	r2, r0, r2
 800d676:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800d67a:	bf00      	nop
 800d67c:	370c      	adds	r7, #12
 800d67e:	46bd      	mov	sp, r7
 800d680:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d684:	4770      	bx	lr
 800d686:	bf00      	nop
 800d688:	e000e100 	.word	0xe000e100

0800d68c <__NVIC_SetPriority>:
{
 800d68c:	b480      	push	{r7}
 800d68e:	b083      	sub	sp, #12
 800d690:	af00      	add	r7, sp, #0
 800d692:	4603      	mov	r3, r0
 800d694:	6039      	str	r1, [r7, #0]
 800d696:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800d698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	db0a      	blt.n	800d6b6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d6a0:	683b      	ldr	r3, [r7, #0]
 800d6a2:	b2da      	uxtb	r2, r3
 800d6a4:	490c      	ldr	r1, [pc, #48]	@ (800d6d8 <__NVIC_SetPriority+0x4c>)
 800d6a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d6aa:	0112      	lsls	r2, r2, #4
 800d6ac:	b2d2      	uxtb	r2, r2
 800d6ae:	440b      	add	r3, r1
 800d6b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800d6b4:	e00a      	b.n	800d6cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800d6b6:	683b      	ldr	r3, [r7, #0]
 800d6b8:	b2da      	uxtb	r2, r3
 800d6ba:	4908      	ldr	r1, [pc, #32]	@ (800d6dc <__NVIC_SetPriority+0x50>)
 800d6bc:	79fb      	ldrb	r3, [r7, #7]
 800d6be:	f003 030f 	and.w	r3, r3, #15
 800d6c2:	3b04      	subs	r3, #4
 800d6c4:	0112      	lsls	r2, r2, #4
 800d6c6:	b2d2      	uxtb	r2, r2
 800d6c8:	440b      	add	r3, r1
 800d6ca:	761a      	strb	r2, [r3, #24]
}
 800d6cc:	bf00      	nop
 800d6ce:	370c      	adds	r7, #12
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6d6:	4770      	bx	lr
 800d6d8:	e000e100 	.word	0xe000e100
 800d6dc:	e000ed00 	.word	0xe000ed00

0800d6e0 <GPIO_EXTI_Init>:
#define GPIO_ENABLE_PORTA()  (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN)
#define GPIO_ENABLE_PORTB()  (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN)
#define GPIO_ENABLE_PORTC()  (RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN)

void GPIO_EXTI_Init(void)
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	af00      	add	r7, sp, #0
    GPIO_ENABLE_PORTA();
 800d6e4:	4b4d      	ldr	r3, [pc, #308]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d6e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6e8:	4a4c      	ldr	r2, [pc, #304]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d6ea:	f043 0301 	orr.w	r3, r3, #1
 800d6ee:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIO_ENABLE_PORTB();
 800d6f0:	4b4a      	ldr	r3, [pc, #296]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d6f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d6f4:	4a49      	ldr	r2, [pc, #292]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d6f6:	f043 0302 	orr.w	r3, r3, #2
 800d6fa:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIO_ENABLE_PORTC();
 800d6fc:	4b47      	ldr	r3, [pc, #284]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d6fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d700:	4a46      	ldr	r2, [pc, #280]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d702:	f043 0304 	orr.w	r3, r3, #4
 800d706:	6313      	str	r3, [r2, #48]	@ 0x30

    /* ---- GPIO INPUT CONFIG ---- */

    /* PIR: PA0 */
    GPIOA->MODER &= ~(3U << (0 * 2));
 800d708:	4b45      	ldr	r3, [pc, #276]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d70a:	681b      	ldr	r3, [r3, #0]
 800d70c:	4a44      	ldr	r2, [pc, #272]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d70e:	f023 0303 	bic.w	r3, r3, #3
 800d712:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (0 * 2));
 800d714:	4b42      	ldr	r3, [pc, #264]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d716:	68db      	ldr	r3, [r3, #12]
 800d718:	4a41      	ldr	r2, [pc, #260]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d71a:	f023 0303 	bic.w	r3, r3, #3
 800d71e:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR |=  (1U << (0 * 2));   /* Pull-up */
 800d720:	4b3f      	ldr	r3, [pc, #252]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d722:	68db      	ldr	r3, [r3, #12]
 800d724:	4a3e      	ldr	r2, [pc, #248]	@ (800d820 <GPIO_EXTI_Init+0x140>)
 800d726:	f043 0301 	orr.w	r3, r3, #1
 800d72a:	60d3      	str	r3, [r2, #12]

    /* Impact sensor: PB5 */
    GPIOB->MODER &= ~(3U << (5 * 2));
 800d72c:	4b3d      	ldr	r3, [pc, #244]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	4a3c      	ldr	r2, [pc, #240]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d732:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d736:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(3U << (5 * 2));
 800d738:	4b3a      	ldr	r3, [pc, #232]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d73a:	68db      	ldr	r3, [r3, #12]
 800d73c:	4a39      	ldr	r2, [pc, #228]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d73e:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 800d742:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR |=  (1U << (5 * 2));
 800d744:	4b37      	ldr	r3, [pc, #220]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d746:	68db      	ldr	r3, [r3, #12]
 800d748:	4a36      	ldr	r2, [pc, #216]	@ (800d824 <GPIO_EXTI_Init+0x144>)
 800d74a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d74e:	60d3      	str	r3, [r2, #12]

    /* User button: PC13 */
    GPIOC->MODER &= ~(3U << (13 * 2));
 800d750:	4b35      	ldr	r3, [pc, #212]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	4a34      	ldr	r2, [pc, #208]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d756:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800d75a:	6013      	str	r3, [r2, #0]
    GPIOC->PUPDR &= ~(3U << (13 * 2));
 800d75c:	4b32      	ldr	r3, [pc, #200]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d75e:	68db      	ldr	r3, [r3, #12]
 800d760:	4a31      	ldr	r2, [pc, #196]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d762:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800d766:	60d3      	str	r3, [r2, #12]
    GPIOC->PUPDR |=  (1U << (13 * 2));
 800d768:	4b2f      	ldr	r3, [pc, #188]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d76a:	68db      	ldr	r3, [r3, #12]
 800d76c:	4a2e      	ldr	r2, [pc, #184]	@ (800d828 <GPIO_EXTI_Init+0x148>)
 800d76e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d772:	60d3      	str	r3, [r2, #12]

    /* ---- EXTI MUX ---- */
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 800d774:	4b29      	ldr	r3, [pc, #164]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d778:	4a28      	ldr	r2, [pc, #160]	@ (800d81c <GPIO_EXTI_Init+0x13c>)
 800d77a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d77e:	6453      	str	r3, [r2, #68]	@ 0x44

    SYSCFG->EXTICR[0] &= ~SYSCFG_EXTICR1_EXTI0;          /* PA0 */
 800d780:	4b2a      	ldr	r3, [pc, #168]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d782:	689b      	ldr	r3, [r3, #8]
 800d784:	4a29      	ldr	r2, [pc, #164]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d786:	f023 030f 	bic.w	r3, r3, #15
 800d78a:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[1] &= ~SYSCFG_EXTICR2_EXTI5;
 800d78c:	4b27      	ldr	r3, [pc, #156]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d78e:	68db      	ldr	r3, [r3, #12]
 800d790:	4a26      	ldr	r2, [pc, #152]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d792:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d796:	60d3      	str	r3, [r2, #12]
    SYSCFG->EXTICR[1] |=  SYSCFG_EXTICR2_EXTI5_PB;       /* PB5 */
 800d798:	4b24      	ldr	r3, [pc, #144]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d79a:	68db      	ldr	r3, [r3, #12]
 800d79c:	4a23      	ldr	r2, [pc, #140]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d79e:	f043 0310 	orr.w	r3, r3, #16
 800d7a2:	60d3      	str	r3, [r2, #12]
    SYSCFG->EXTICR[3] &= ~SYSCFG_EXTICR4_EXTI13;
 800d7a4:	4b21      	ldr	r3, [pc, #132]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d7a6:	695b      	ldr	r3, [r3, #20]
 800d7a8:	4a20      	ldr	r2, [pc, #128]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d7aa:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d7ae:	6153      	str	r3, [r2, #20]
    SYSCFG->EXTICR[3] |=  SYSCFG_EXTICR4_EXTI13_PC;      /* PC13 */
 800d7b0:	4b1e      	ldr	r3, [pc, #120]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d7b2:	695b      	ldr	r3, [r3, #20]
 800d7b4:	4a1d      	ldr	r2, [pc, #116]	@ (800d82c <GPIO_EXTI_Init+0x14c>)
 800d7b6:	f043 0320 	orr.w	r3, r3, #32
 800d7ba:	6153      	str	r3, [r2, #20]

    /* ---- EXTI TRIGGERS ---- */
    EXTI->IMR  |= (1U << 0) | (1U << 5) | (1U << 13);
 800d7bc:	4b1c      	ldr	r3, [pc, #112]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7be:	681b      	ldr	r3, [r3, #0]
 800d7c0:	4a1b      	ldr	r2, [pc, #108]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7c2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d7c6:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 800d7ca:	6013      	str	r3, [r2, #0]
    EXTI->RTSR |= (1U << 0) | (1U << 5) | (1U << 13);
 800d7cc:	4b18      	ldr	r3, [pc, #96]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7ce:	689b      	ldr	r3, [r3, #8]
 800d7d0:	4a17      	ldr	r2, [pc, #92]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7d2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800d7d6:	f043 0321 	orr.w	r3, r3, #33	@ 0x21
 800d7da:	6093      	str	r3, [r2, #8]
    EXTI->FTSR &= ~((1U << 0) | (1U << 5) | (1U << 13));
 800d7dc:	4b14      	ldr	r3, [pc, #80]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7de:	68db      	ldr	r3, [r3, #12]
 800d7e0:	4a13      	ldr	r2, [pc, #76]	@ (800d830 <GPIO_EXTI_Init+0x150>)
 800d7e2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800d7e6:	f023 0321 	bic.w	r3, r3, #33	@ 0x21
 800d7ea:	60d3      	str	r3, [r2, #12]

    /* ---- NVIC ---- */
    NVIC_SetPriority(EXTI0_IRQn,     8);
 800d7ec:	2108      	movs	r1, #8
 800d7ee:	2006      	movs	r0, #6
 800d7f0:	f7ff ff4c 	bl	800d68c <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI9_5_IRQn,   8);
 800d7f4:	2108      	movs	r1, #8
 800d7f6:	2017      	movs	r0, #23
 800d7f8:	f7ff ff48 	bl	800d68c <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI15_10_IRQn, 8);
 800d7fc:	2108      	movs	r1, #8
 800d7fe:	2028      	movs	r0, #40	@ 0x28
 800d800:	f7ff ff44 	bl	800d68c <__NVIC_SetPriority>

    NVIC_EnableIRQ(EXTI0_IRQn);
 800d804:	2006      	movs	r0, #6
 800d806:	f7ff ff23 	bl	800d650 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI9_5_IRQn);
 800d80a:	2017      	movs	r0, #23
 800d80c:	f7ff ff20 	bl	800d650 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 800d810:	2028      	movs	r0, #40	@ 0x28
 800d812:	f7ff ff1d 	bl	800d650 <__NVIC_EnableIRQ>
}
 800d816:	bf00      	nop
 800d818:	bd80      	pop	{r7, pc}
 800d81a:	bf00      	nop
 800d81c:	40023800 	.word	0x40023800
 800d820:	40020000 	.word	0x40020000
 800d824:	40020400 	.word	0x40020400
 800d828:	40020800 	.word	0x40020800
 800d82c:	40013800 	.word	0x40013800
 800d830:	40013c00 	.word	0x40013c00

0800d834 <EXTI0_IRQHandler>:

/* ---- ISRs ---- */

void EXTI0_IRQHandler(void)
{
 800d834:	b580      	push	{r7, lr}
 800d836:	b082      	sub	sp, #8
 800d838:	af00      	add	r7, sp, #0
    BaseType_t hp = pdFALSE;
 800d83a:	2300      	movs	r3, #0
 800d83c:	607b      	str	r3, [r7, #4]

    if (EXTI->PR & (1U << 0))
 800d83e:	4b0d      	ldr	r3, [pc, #52]	@ (800d874 <EXTI0_IRQHandler+0x40>)
 800d840:	695b      	ldr	r3, [r3, #20]
 800d842:	f003 0301 	and.w	r3, r3, #1
 800d846:	2b00      	cmp	r3, #0
 800d848:	d005      	beq.n	800d856 <EXTI0_IRQHandler+0x22>
    {
        EXTI->PR = (1U << 0);                 /* Clear pending */
 800d84a:	4b0a      	ldr	r3, [pc, #40]	@ (800d874 <EXTI0_IRQHandler+0x40>)
 800d84c:	2201      	movs	r2, #1
 800d84e:	615a      	str	r2, [r3, #20]
        Sensors_ISR_Handler(0);          /* Signal task */
 800d850:	2000      	movs	r0, #0
 800d852:	f001 f931 	bl	800eab8 <Sensors_ISR_Handler>
    }

    portYIELD_FROM_ISR(hp);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	2b00      	cmp	r3, #0
 800d85a:	d007      	beq.n	800d86c <EXTI0_IRQHandler+0x38>
 800d85c:	4b06      	ldr	r3, [pc, #24]	@ (800d878 <EXTI0_IRQHandler+0x44>)
 800d85e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d862:	601a      	str	r2, [r3, #0]
 800d864:	f3bf 8f4f 	dsb	sy
 800d868:	f3bf 8f6f 	isb	sy
}
 800d86c:	bf00      	nop
 800d86e:	3708      	adds	r7, #8
 800d870:	46bd      	mov	sp, r7
 800d872:	bd80      	pop	{r7, pc}
 800d874:	40013c00 	.word	0x40013c00
 800d878:	e000ed04 	.word	0xe000ed04

0800d87c <EXTI9_5_IRQHandler>:

void EXTI9_5_IRQHandler(void)
{
 800d87c:	b580      	push	{r7, lr}
 800d87e:	b082      	sub	sp, #8
 800d880:	af00      	add	r7, sp, #0
    BaseType_t hp = pdFALSE;
 800d882:	2300      	movs	r3, #0
 800d884:	607b      	str	r3, [r7, #4]

    if (EXTI->PR & (1U << 5))
 800d886:	4b0d      	ldr	r3, [pc, #52]	@ (800d8bc <EXTI9_5_IRQHandler+0x40>)
 800d888:	695b      	ldr	r3, [r3, #20]
 800d88a:	f003 0320 	and.w	r3, r3, #32
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d005      	beq.n	800d89e <EXTI9_5_IRQHandler+0x22>
    {
        EXTI->PR = (1U << 5);
 800d892:	4b0a      	ldr	r3, [pc, #40]	@ (800d8bc <EXTI9_5_IRQHandler+0x40>)
 800d894:	2220      	movs	r2, #32
 800d896:	615a      	str	r2, [r3, #20]
        Sensors_ISR_Handler(5);
 800d898:	2005      	movs	r0, #5
 800d89a:	f001 f90d 	bl	800eab8 <Sensors_ISR_Handler>
    }

    portYIELD_FROM_ISR(hp);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d007      	beq.n	800d8b4 <EXTI9_5_IRQHandler+0x38>
 800d8a4:	4b06      	ldr	r3, [pc, #24]	@ (800d8c0 <EXTI9_5_IRQHandler+0x44>)
 800d8a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8aa:	601a      	str	r2, [r3, #0]
 800d8ac:	f3bf 8f4f 	dsb	sy
 800d8b0:	f3bf 8f6f 	isb	sy
}
 800d8b4:	bf00      	nop
 800d8b6:	3708      	adds	r7, #8
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bd80      	pop	{r7, pc}
 800d8bc:	40013c00 	.word	0x40013c00
 800d8c0:	e000ed04 	.word	0xe000ed04

0800d8c4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b082      	sub	sp, #8
 800d8c8:	af00      	add	r7, sp, #0
    BaseType_t hp = pdFALSE;
 800d8ca:	2300      	movs	r3, #0
 800d8cc:	607b      	str	r3, [r7, #4]

    if (EXTI->PR & (1U << 13))
 800d8ce:	4b0e      	ldr	r3, [pc, #56]	@ (800d908 <EXTI15_10_IRQHandler+0x44>)
 800d8d0:	695b      	ldr	r3, [r3, #20]
 800d8d2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	d006      	beq.n	800d8e8 <EXTI15_10_IRQHandler+0x24>
    {
        EXTI->PR = (1U << 13);
 800d8da:	4b0b      	ldr	r3, [pc, #44]	@ (800d908 <EXTI15_10_IRQHandler+0x44>)
 800d8dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800d8e0:	615a      	str	r2, [r3, #20]
        Sensors_ISR_Handler(13);
 800d8e2:	200d      	movs	r0, #13
 800d8e4:	f001 f8e8 	bl	800eab8 <Sensors_ISR_Handler>
    }

    portYIELD_FROM_ISR(hp);
 800d8e8:	687b      	ldr	r3, [r7, #4]
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d007      	beq.n	800d8fe <EXTI15_10_IRQHandler+0x3a>
 800d8ee:	4b07      	ldr	r3, [pc, #28]	@ (800d90c <EXTI15_10_IRQHandler+0x48>)
 800d8f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800d8f4:	601a      	str	r2, [r3, #0]
 800d8f6:	f3bf 8f4f 	dsb	sy
 800d8fa:	f3bf 8f6f 	isb	sy
}
 800d8fe:	bf00      	nop
 800d900:	3708      	adds	r7, #8
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	40013c00 	.word	0x40013c00
 800d90c:	e000ed04 	.word	0xe000ed04

0800d910 <oled_cmd>:

static bool oled_present = false;

/* Low-level helpers */
static void oled_cmd(uint8_t cmd)
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b084      	sub	sp, #16
 800d914:	af00      	add	r7, sp, #0
 800d916:	4603      	mov	r3, r0
 800d918:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2] = { 0x00, cmd };
 800d91a:	2300      	movs	r3, #0
 800d91c:	733b      	strb	r3, [r7, #12]
 800d91e:	79fb      	ldrb	r3, [r7, #7]
 800d920:	737b      	strb	r3, [r7, #13]
    i2c2_write(OLED_ADDR, buf, 2);
 800d922:	f107 030c 	add.w	r3, r7, #12
 800d926:	2202      	movs	r2, #2
 800d928:	4619      	mov	r1, r3
 800d92a:	203d      	movs	r0, #61	@ 0x3d
 800d92c:	f7ff f996 	bl	800cc5c <i2c2_write>
}
 800d930:	bf00      	nop
 800d932:	3710      	adds	r7, #16
 800d934:	46bd      	mov	sp, r7
 800d936:	bd80      	pop	{r7, pc}

0800d938 <oled_data>:

static void oled_data(uint8_t data)
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b084      	sub	sp, #16
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	4603      	mov	r3, r0
 800d940:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[2] = { 0x40, data };
 800d942:	2340      	movs	r3, #64	@ 0x40
 800d944:	733b      	strb	r3, [r7, #12]
 800d946:	79fb      	ldrb	r3, [r7, #7]
 800d948:	737b      	strb	r3, [r7, #13]
    i2c2_write(OLED_ADDR, buf, 2);
 800d94a:	f107 030c 	add.w	r3, r7, #12
 800d94e:	2202      	movs	r2, #2
 800d950:	4619      	mov	r1, r3
 800d952:	203d      	movs	r0, #61	@ 0x3d
 800d954:	f7ff f982 	bl	800cc5c <i2c2_write>
}
 800d958:	bf00      	nop
 800d95a:	3710      	adds	r7, #16
 800d95c:	46bd      	mov	sp, r7
 800d95e:	bd80      	pop	{r7, pc}

0800d960 <oled_is_present>:

bool oled_is_present(void)
{
 800d960:	b480      	push	{r7}
 800d962:	af00      	add	r7, sp, #0
    return oled_present;
 800d964:	4b03      	ldr	r3, [pc, #12]	@ (800d974 <oled_is_present+0x14>)
 800d966:	781b      	ldrb	r3, [r3, #0]
}
 800d968:	4618      	mov	r0, r3
 800d96a:	46bd      	mov	sp, r7
 800d96c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d970:	4770      	bx	lr
 800d972:	bf00      	nop
 800d974:	20000274 	.word	0x20000274

0800d978 <oled_init>:

void oled_init(void)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b082      	sub	sp, #8
 800d97c:	af00      	add	r7, sp, #0
    /* Power-up delay */
    for (volatile uint32_t i = 0; i < 100000; i++);
 800d97e:	2300      	movs	r3, #0
 800d980:	607b      	str	r3, [r7, #4]
 800d982:	e002      	b.n	800d98a <oled_init+0x12>
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	3301      	adds	r3, #1
 800d988:	607b      	str	r3, [r7, #4]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	4a2b      	ldr	r2, [pc, #172]	@ (800da3c <oled_init+0xc4>)
 800d98e:	4293      	cmp	r3, r2
 800d990:	d9f8      	bls.n	800d984 <oled_init+0xc>

    oled_cmd(0xAE); /* Display OFF */
 800d992:	20ae      	movs	r0, #174	@ 0xae
 800d994:	f7ff ffbc 	bl	800d910 <oled_cmd>

    oled_cmd(0xD5); oled_cmd(0x80);
 800d998:	20d5      	movs	r0, #213	@ 0xd5
 800d99a:	f7ff ffb9 	bl	800d910 <oled_cmd>
 800d99e:	2080      	movs	r0, #128	@ 0x80
 800d9a0:	f7ff ffb6 	bl	800d910 <oled_cmd>
    oled_cmd(0xA8); oled_cmd(0x3F);
 800d9a4:	20a8      	movs	r0, #168	@ 0xa8
 800d9a6:	f7ff ffb3 	bl	800d910 <oled_cmd>
 800d9aa:	203f      	movs	r0, #63	@ 0x3f
 800d9ac:	f7ff ffb0 	bl	800d910 <oled_cmd>
    oled_cmd(0xD3); oled_cmd(0x00);
 800d9b0:	20d3      	movs	r0, #211	@ 0xd3
 800d9b2:	f7ff ffad 	bl	800d910 <oled_cmd>
 800d9b6:	2000      	movs	r0, #0
 800d9b8:	f7ff ffaa 	bl	800d910 <oled_cmd>
    oled_cmd(0x40);
 800d9bc:	2040      	movs	r0, #64	@ 0x40
 800d9be:	f7ff ffa7 	bl	800d910 <oled_cmd>
    oled_cmd(0x8D); oled_cmd(0x14);
 800d9c2:	208d      	movs	r0, #141	@ 0x8d
 800d9c4:	f7ff ffa4 	bl	800d910 <oled_cmd>
 800d9c8:	2014      	movs	r0, #20
 800d9ca:	f7ff ffa1 	bl	800d910 <oled_cmd>
    oled_cmd(0x20); oled_cmd(0x00);
 800d9ce:	2020      	movs	r0, #32
 800d9d0:	f7ff ff9e 	bl	800d910 <oled_cmd>
 800d9d4:	2000      	movs	r0, #0
 800d9d6:	f7ff ff9b 	bl	800d910 <oled_cmd>
    oled_cmd(0xA1);
 800d9da:	20a1      	movs	r0, #161	@ 0xa1
 800d9dc:	f7ff ff98 	bl	800d910 <oled_cmd>
    oled_cmd(0xC8);
 800d9e0:	20c8      	movs	r0, #200	@ 0xc8
 800d9e2:	f7ff ff95 	bl	800d910 <oled_cmd>
    oled_cmd(0xDA); oled_cmd(0x12);
 800d9e6:	20da      	movs	r0, #218	@ 0xda
 800d9e8:	f7ff ff92 	bl	800d910 <oled_cmd>
 800d9ec:	2012      	movs	r0, #18
 800d9ee:	f7ff ff8f 	bl	800d910 <oled_cmd>
    oled_cmd(0x81); oled_cmd(0x7F);
 800d9f2:	2081      	movs	r0, #129	@ 0x81
 800d9f4:	f7ff ff8c 	bl	800d910 <oled_cmd>
 800d9f8:	207f      	movs	r0, #127	@ 0x7f
 800d9fa:	f7ff ff89 	bl	800d910 <oled_cmd>
    oled_cmd(0xD9); oled_cmd(0xF1);
 800d9fe:	20d9      	movs	r0, #217	@ 0xd9
 800da00:	f7ff ff86 	bl	800d910 <oled_cmd>
 800da04:	20f1      	movs	r0, #241	@ 0xf1
 800da06:	f7ff ff83 	bl	800d910 <oled_cmd>
    oled_cmd(0xDB); oled_cmd(0x40);
 800da0a:	20db      	movs	r0, #219	@ 0xdb
 800da0c:	f7ff ff80 	bl	800d910 <oled_cmd>
 800da10:	2040      	movs	r0, #64	@ 0x40
 800da12:	f7ff ff7d 	bl	800d910 <oled_cmd>
    oled_cmd(0xA4);
 800da16:	20a4      	movs	r0, #164	@ 0xa4
 800da18:	f7ff ff7a 	bl	800d910 <oled_cmd>
    oled_cmd(0xA6);
 800da1c:	20a6      	movs	r0, #166	@ 0xa6
 800da1e:	f7ff ff77 	bl	800d910 <oled_cmd>
    oled_cmd(0xAF);   /* Display ON */
 800da22:	20af      	movs	r0, #175	@ 0xaf
 800da24:	f7ff ff74 	bl	800d910 <oled_cmd>

    oled_present = true;
 800da28:	4b05      	ldr	r3, [pc, #20]	@ (800da40 <oled_init+0xc8>)
 800da2a:	2201      	movs	r2, #1
 800da2c:	701a      	strb	r2, [r3, #0]
    oled_clear();
 800da2e:	f000 f809 	bl	800da44 <oled_clear>
}
 800da32:	bf00      	nop
 800da34:	3708      	adds	r7, #8
 800da36:	46bd      	mov	sp, r7
 800da38:	bd80      	pop	{r7, pc}
 800da3a:	bf00      	nop
 800da3c:	0001869f 	.word	0x0001869f
 800da40:	20000274 	.word	0x20000274

0800da44 <oled_clear>:

void oled_clear(void)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	b082      	sub	sp, #8
 800da48:	af00      	add	r7, sp, #0
    if (!oled_present)
 800da4a:	4b17      	ldr	r3, [pc, #92]	@ (800daa8 <oled_clear+0x64>)
 800da4c:	781b      	ldrb	r3, [r3, #0]
 800da4e:	f083 0301 	eor.w	r3, r3, #1
 800da52:	b2db      	uxtb	r3, r3
 800da54:	2b00      	cmp	r3, #0
 800da56:	d122      	bne.n	800da9e <oled_clear+0x5a>
        return;

    for (uint8_t page = 0; page < OLED_PAGES; page++)
 800da58:	2300      	movs	r3, #0
 800da5a:	71fb      	strb	r3, [r7, #7]
 800da5c:	e01b      	b.n	800da96 <oled_clear+0x52>
    {
        oled_cmd(0xB0 + page);
 800da5e:	79fb      	ldrb	r3, [r7, #7]
 800da60:	3b50      	subs	r3, #80	@ 0x50
 800da62:	b2db      	uxtb	r3, r3
 800da64:	4618      	mov	r0, r3
 800da66:	f7ff ff53 	bl	800d910 <oled_cmd>
        oled_cmd(0x00);
 800da6a:	2000      	movs	r0, #0
 800da6c:	f7ff ff50 	bl	800d910 <oled_cmd>
        oled_cmd(0x10);
 800da70:	2010      	movs	r0, #16
 800da72:	f7ff ff4d 	bl	800d910 <oled_cmd>

        for (uint8_t col = 0; col < OLED_COLS; col++)
 800da76:	2300      	movs	r3, #0
 800da78:	71bb      	strb	r3, [r7, #6]
 800da7a:	e005      	b.n	800da88 <oled_clear+0x44>
            oled_data(0x00);
 800da7c:	2000      	movs	r0, #0
 800da7e:	f7ff ff5b 	bl	800d938 <oled_data>
        for (uint8_t col = 0; col < OLED_COLS; col++)
 800da82:	79bb      	ldrb	r3, [r7, #6]
 800da84:	3301      	adds	r3, #1
 800da86:	71bb      	strb	r3, [r7, #6]
 800da88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	daf5      	bge.n	800da7c <oled_clear+0x38>
    for (uint8_t page = 0; page < OLED_PAGES; page++)
 800da90:	79fb      	ldrb	r3, [r7, #7]
 800da92:	3301      	adds	r3, #1
 800da94:	71fb      	strb	r3, [r7, #7]
 800da96:	79fb      	ldrb	r3, [r7, #7]
 800da98:	2b07      	cmp	r3, #7
 800da9a:	d9e0      	bls.n	800da5e <oled_clear+0x1a>
 800da9c:	e000      	b.n	800daa0 <oled_clear+0x5c>
        return;
 800da9e:	bf00      	nop
    }
}
 800daa0:	3708      	adds	r7, #8
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}
 800daa6:	bf00      	nop
 800daa8:	20000274 	.word	0x20000274

0800daac <oled_print>:

void oled_print(uint8_t row, const char *str)
{
 800daac:	b580      	push	{r7, lr}
 800daae:	b084      	sub	sp, #16
 800dab0:	af00      	add	r7, sp, #0
 800dab2:	4603      	mov	r3, r0
 800dab4:	6039      	str	r1, [r7, #0]
 800dab6:	71fb      	strb	r3, [r7, #7]
    if (!oled_present || row >= OLED_PAGES || !str)
 800dab8:	4b25      	ldr	r3, [pc, #148]	@ (800db50 <oled_print+0xa4>)
 800daba:	781b      	ldrb	r3, [r3, #0]
 800dabc:	f083 0301 	eor.w	r3, r3, #1
 800dac0:	b2db      	uxtb	r3, r3
 800dac2:	2b00      	cmp	r3, #0
 800dac4:	d140      	bne.n	800db48 <oled_print+0x9c>
 800dac6:	79fb      	ldrb	r3, [r7, #7]
 800dac8:	2b07      	cmp	r3, #7
 800daca:	d83d      	bhi.n	800db48 <oled_print+0x9c>
 800dacc:	683b      	ldr	r3, [r7, #0]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d03a      	beq.n	800db48 <oled_print+0x9c>
        return;

    oled_cmd(0xB0 + row);
 800dad2:	79fb      	ldrb	r3, [r7, #7]
 800dad4:	3b50      	subs	r3, #80	@ 0x50
 800dad6:	b2db      	uxtb	r3, r3
 800dad8:	4618      	mov	r0, r3
 800dada:	f7ff ff19 	bl	800d910 <oled_cmd>
    oled_cmd(0x00);
 800dade:	2000      	movs	r0, #0
 800dae0:	f7ff ff16 	bl	800d910 <oled_cmd>
    oled_cmd(0x10);
 800dae4:	2010      	movs	r0, #16
 800dae6:	f7ff ff13 	bl	800d910 <oled_cmd>

    while (*str)
 800daea:	e028      	b.n	800db3e <oled_print+0x92>
    {
        char c = *str++;
 800daec:	683b      	ldr	r3, [r7, #0]
 800daee:	1c5a      	adds	r2, r3, #1
 800daf0:	603a      	str	r2, [r7, #0]
 800daf2:	781b      	ldrb	r3, [r3, #0]
 800daf4:	73fb      	strb	r3, [r7, #15]
        if (c < 32 || c > 122)
 800daf6:	7bfb      	ldrb	r3, [r7, #15]
 800daf8:	2b1f      	cmp	r3, #31
 800dafa:	d902      	bls.n	800db02 <oled_print+0x56>
 800dafc:	7bfb      	ldrb	r3, [r7, #15]
 800dafe:	2b7a      	cmp	r3, #122	@ 0x7a
 800db00:	d901      	bls.n	800db06 <oled_print+0x5a>
            c = ' ';
 800db02:	2320      	movs	r3, #32
 800db04:	73fb      	strb	r3, [r7, #15]

        const uint8_t *glyph = font5x7[c - 32];
 800db06:	7bfb      	ldrb	r3, [r7, #15]
 800db08:	f1a3 0220 	sub.w	r2, r3, #32
 800db0c:	4613      	mov	r3, r2
 800db0e:	009b      	lsls	r3, r3, #2
 800db10:	4413      	add	r3, r2
 800db12:	4a10      	ldr	r2, [pc, #64]	@ (800db54 <oled_print+0xa8>)
 800db14:	4413      	add	r3, r2
 800db16:	60bb      	str	r3, [r7, #8]

        for (uint8_t i = 0; i < 5; i++)
 800db18:	2300      	movs	r3, #0
 800db1a:	73bb      	strb	r3, [r7, #14]
 800db1c:	e009      	b.n	800db32 <oled_print+0x86>
            oled_data(glyph[i]);
 800db1e:	7bbb      	ldrb	r3, [r7, #14]
 800db20:	68ba      	ldr	r2, [r7, #8]
 800db22:	4413      	add	r3, r2
 800db24:	781b      	ldrb	r3, [r3, #0]
 800db26:	4618      	mov	r0, r3
 800db28:	f7ff ff06 	bl	800d938 <oled_data>
        for (uint8_t i = 0; i < 5; i++)
 800db2c:	7bbb      	ldrb	r3, [r7, #14]
 800db2e:	3301      	adds	r3, #1
 800db30:	73bb      	strb	r3, [r7, #14]
 800db32:	7bbb      	ldrb	r3, [r7, #14]
 800db34:	2b04      	cmp	r3, #4
 800db36:	d9f2      	bls.n	800db1e <oled_print+0x72>

        oled_data(0x00); /* spacing */
 800db38:	2000      	movs	r0, #0
 800db3a:	f7ff fefd 	bl	800d938 <oled_data>
    while (*str)
 800db3e:	683b      	ldr	r3, [r7, #0]
 800db40:	781b      	ldrb	r3, [r3, #0]
 800db42:	2b00      	cmp	r3, #0
 800db44:	d1d2      	bne.n	800daec <oled_print+0x40>
 800db46:	e000      	b.n	800db4a <oled_print+0x9e>
        return;
 800db48:	bf00      	nop
    }
}
 800db4a:	3710      	adds	r7, #16
 800db4c:	46bd      	mov	sp, r7
 800db4e:	bd80      	pop	{r7, pc}
 800db50:	20000274 	.word	0x20000274
 800db54:	080154fc 	.word	0x080154fc

0800db58 <reset_cause_detect>:
#include "fault_record.h"

static reset_cause_t g_reset_cause = RESET_CAUSE_UNKNOWN;

void reset_cause_detect(void)
{
 800db58:	b580      	push	{r7, lr}
 800db5a:	b082      	sub	sp, #8
 800db5c:	af00      	add	r7, sp, #0
    uint32_t csr = RCC->CSR;
 800db5e:	4b1a      	ldr	r3, [pc, #104]	@ (800dbc8 <reset_cause_detect+0x70>)
 800db60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800db62:	607b      	str	r3, [r7, #4]
     * 2) Watchdog reset
     *    - If fault record present  HARDFAULT
     *    - Else  WATCHDOG
     * 3) Software reset
     */
    if (csr & RCC_CSR_PORRSTF)
 800db64:	687b      	ldr	r3, [r7, #4]
 800db66:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d003      	beq.n	800db76 <reset_cause_detect+0x1e>
    {
        g_reset_cause = RESET_CAUSE_POWER_ON;
 800db6e:	4b17      	ldr	r3, [pc, #92]	@ (800dbcc <reset_cause_detect+0x74>)
 800db70:	2201      	movs	r2, #1
 800db72:	701a      	strb	r2, [r3, #0]
 800db74:	e01d      	b.n	800dbb2 <reset_cause_detect+0x5a>
    }
    else if (csr & RCC_CSR_WDGRSTF)
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800db7c:	2b00      	cmp	r3, #0
 800db7e:	d00c      	beq.n	800db9a <reset_cause_detect+0x42>
    {
        if (fault_record_is_valid())
 800db80:	f000 faaa 	bl	800e0d8 <fault_record_is_valid>
 800db84:	4603      	mov	r3, r0
 800db86:	2b00      	cmp	r3, #0
 800db88:	d003      	beq.n	800db92 <reset_cause_detect+0x3a>
            g_reset_cause = RESET_CAUSE_HARDFAULT;
 800db8a:	4b10      	ldr	r3, [pc, #64]	@ (800dbcc <reset_cause_detect+0x74>)
 800db8c:	2204      	movs	r2, #4
 800db8e:	701a      	strb	r2, [r3, #0]
 800db90:	e00f      	b.n	800dbb2 <reset_cause_detect+0x5a>
        else
            g_reset_cause = RESET_CAUSE_WATCHDOG;
 800db92:	4b0e      	ldr	r3, [pc, #56]	@ (800dbcc <reset_cause_detect+0x74>)
 800db94:	2203      	movs	r2, #3
 800db96:	701a      	strb	r2, [r3, #0]
 800db98:	e00b      	b.n	800dbb2 <reset_cause_detect+0x5a>
    }
    else if (csr & RCC_CSR_SFTRSTF)
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800dba0:	2b00      	cmp	r3, #0
 800dba2:	d003      	beq.n	800dbac <reset_cause_detect+0x54>
    {
        g_reset_cause = RESET_CAUSE_SOFTWARE;
 800dba4:	4b09      	ldr	r3, [pc, #36]	@ (800dbcc <reset_cause_detect+0x74>)
 800dba6:	2202      	movs	r2, #2
 800dba8:	701a      	strb	r2, [r3, #0]
 800dbaa:	e002      	b.n	800dbb2 <reset_cause_detect+0x5a>
    }
    else
    {
        g_reset_cause = RESET_CAUSE_UNKNOWN;
 800dbac:	4b07      	ldr	r3, [pc, #28]	@ (800dbcc <reset_cause_detect+0x74>)
 800dbae:	2200      	movs	r2, #0
 800dbb0:	701a      	strb	r2, [r3, #0]
    }

    /* Clear reset flags once, centrally */
    RCC->CSR |= RCC_CSR_RMVF;
 800dbb2:	4b05      	ldr	r3, [pc, #20]	@ (800dbc8 <reset_cause_detect+0x70>)
 800dbb4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800dbb6:	4a04      	ldr	r2, [pc, #16]	@ (800dbc8 <reset_cause_detect+0x70>)
 800dbb8:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800dbbc:	6753      	str	r3, [r2, #116]	@ 0x74
}
 800dbbe:	bf00      	nop
 800dbc0:	3708      	adds	r7, #8
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}
 800dbc6:	bf00      	nop
 800dbc8:	40023800 	.word	0x40023800
 800dbcc:	20000275 	.word	0x20000275

0800dbd0 <reset_cause_get>:

reset_cause_t reset_cause_get(void)
{
 800dbd0:	b480      	push	{r7}
 800dbd2:	af00      	add	r7, sp, #0
    return g_reset_cause;
 800dbd4:	4b03      	ldr	r3, [pc, #12]	@ (800dbe4 <reset_cause_get+0x14>)
 800dbd6:	781b      	ldrb	r3, [r3, #0]
}
 800dbd8:	4618      	mov	r0, r3
 800dbda:	46bd      	mov	sp, r7
 800dbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbe0:	4770      	bx	lr
 800dbe2:	bf00      	nop
 800dbe4:	20000275 	.word	0x20000275

0800dbe8 <reset_cause_str>:

const char *reset_cause_str(reset_cause_t cause)
{
 800dbe8:	b480      	push	{r7}
 800dbea:	b083      	sub	sp, #12
 800dbec:	af00      	add	r7, sp, #0
 800dbee:	4603      	mov	r3, r0
 800dbf0:	71fb      	strb	r3, [r7, #7]
    switch (cause)
 800dbf2:	79fb      	ldrb	r3, [r7, #7]
 800dbf4:	3b01      	subs	r3, #1
 800dbf6:	2b03      	cmp	r3, #3
 800dbf8:	d812      	bhi.n	800dc20 <reset_cause_str+0x38>
 800dbfa:	a201      	add	r2, pc, #4	@ (adr r2, 800dc00 <reset_cause_str+0x18>)
 800dbfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dc00:	0800dc11 	.word	0x0800dc11
 800dc04:	0800dc15 	.word	0x0800dc15
 800dc08:	0800dc19 	.word	0x0800dc19
 800dc0c:	0800dc1d 	.word	0x0800dc1d
    {
        case RESET_CAUSE_POWER_ON:  return "POWER_ON";
 800dc10:	4b07      	ldr	r3, [pc, #28]	@ (800dc30 <reset_cause_str+0x48>)
 800dc12:	e006      	b.n	800dc22 <reset_cause_str+0x3a>
        case RESET_CAUSE_SOFTWARE:  return "SOFTWARE_RESET";
 800dc14:	4b07      	ldr	r3, [pc, #28]	@ (800dc34 <reset_cause_str+0x4c>)
 800dc16:	e004      	b.n	800dc22 <reset_cause_str+0x3a>
        case RESET_CAUSE_WATCHDOG:  return "WATCHDOG";
 800dc18:	4b07      	ldr	r3, [pc, #28]	@ (800dc38 <reset_cause_str+0x50>)
 800dc1a:	e002      	b.n	800dc22 <reset_cause_str+0x3a>
        case RESET_CAUSE_HARDFAULT: return "HARDFAULT";
 800dc1c:	4b07      	ldr	r3, [pc, #28]	@ (800dc3c <reset_cause_str+0x54>)
 800dc1e:	e000      	b.n	800dc22 <reset_cause_str+0x3a>
        default:                    return "UNKNOWN";
 800dc20:	4b07      	ldr	r3, [pc, #28]	@ (800dc40 <reset_cause_str+0x58>)
    }
}
 800dc22:	4618      	mov	r0, r3
 800dc24:	370c      	adds	r7, #12
 800dc26:	46bd      	mov	sp, r7
 800dc28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc2c:	4770      	bx	lr
 800dc2e:	bf00      	nop
 800dc30:	08015244 	.word	0x08015244
 800dc34:	08015250 	.word	0x08015250
 800dc38:	08015260 	.word	0x08015260
 800dc3c:	0801526c 	.word	0x0801526c
 800dc40:	08015278 	.word	0x08015278

0800dc44 <__NVIC_EnableIRQ>:
{
 800dc44:	b480      	push	{r7}
 800dc46:	b083      	sub	sp, #12
 800dc48:	af00      	add	r7, sp, #0
 800dc4a:	4603      	mov	r3, r0
 800dc4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dc4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	db0b      	blt.n	800dc6e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800dc56:	79fb      	ldrb	r3, [r7, #7]
 800dc58:	f003 021f 	and.w	r2, r3, #31
 800dc5c:	4907      	ldr	r1, [pc, #28]	@ (800dc7c <__NVIC_EnableIRQ+0x38>)
 800dc5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc62:	095b      	lsrs	r3, r3, #5
 800dc64:	2001      	movs	r0, #1
 800dc66:	fa00 f202 	lsl.w	r2, r0, r2
 800dc6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800dc6e:	bf00      	nop
 800dc70:	370c      	adds	r7, #12
 800dc72:	46bd      	mov	sp, r7
 800dc74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc78:	4770      	bx	lr
 800dc7a:	bf00      	nop
 800dc7c:	e000e100 	.word	0xe000e100

0800dc80 <__NVIC_SetPriority>:
{
 800dc80:	b480      	push	{r7}
 800dc82:	b083      	sub	sp, #12
 800dc84:	af00      	add	r7, sp, #0
 800dc86:	4603      	mov	r3, r0
 800dc88:	6039      	str	r1, [r7, #0]
 800dc8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800dc8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	db0a      	blt.n	800dcaa <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dc94:	683b      	ldr	r3, [r7, #0]
 800dc96:	b2da      	uxtb	r2, r3
 800dc98:	490c      	ldr	r1, [pc, #48]	@ (800dccc <__NVIC_SetPriority+0x4c>)
 800dc9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc9e:	0112      	lsls	r2, r2, #4
 800dca0:	b2d2      	uxtb	r2, r2
 800dca2:	440b      	add	r3, r1
 800dca4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800dca8:	e00a      	b.n	800dcc0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800dcaa:	683b      	ldr	r3, [r7, #0]
 800dcac:	b2da      	uxtb	r2, r3
 800dcae:	4908      	ldr	r1, [pc, #32]	@ (800dcd0 <__NVIC_SetPriority+0x50>)
 800dcb0:	79fb      	ldrb	r3, [r7, #7]
 800dcb2:	f003 030f 	and.w	r3, r3, #15
 800dcb6:	3b04      	subs	r3, #4
 800dcb8:	0112      	lsls	r2, r2, #4
 800dcba:	b2d2      	uxtb	r2, r2
 800dcbc:	440b      	add	r3, r1
 800dcbe:	761a      	strb	r2, [r3, #24]
}
 800dcc0:	bf00      	nop
 800dcc2:	370c      	adds	r7, #12
 800dcc4:	46bd      	mov	sp, r7
 800dcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcca:	4770      	bx	lr
 800dccc:	e000e100 	.word	0xe000e100
 800dcd0:	e000ed00 	.word	0xe000ed00

0800dcd4 <tim2_init>:
#include "task.h"
#include "timer2.h"
#include "task_sensors.h"

void tim2_init(uint32_t freq_hz)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b084      	sub	sp, #16
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	6078      	str	r0, [r7, #4]
    if (freq_hz == 0)
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	2b00      	cmp	r3, #0
 800dce0:	d033      	beq.n	800dd4a <tim2_init+0x76>
        return;   /* invalid configuration */

    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 800dce2:	4b1c      	ldr	r3, [pc, #112]	@ (800dd54 <tim2_init+0x80>)
 800dce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dce6:	4a1b      	ldr	r2, [pc, #108]	@ (800dd54 <tim2_init+0x80>)
 800dce8:	f043 0301 	orr.w	r3, r3, #1
 800dcec:	6413      	str	r3, [r2, #64]	@ 0x40
    /*
     * APB1 timer clock = 84 MHz
     * Prescaler: 84 MHz / 42000 = 2 kHz
     * ARR computed to achieve requested frequency
     */
    uint32_t prescaler = 42000 - 1;
 800dcee:	f24a 430f 	movw	r3, #41999	@ 0xa40f
 800dcf2:	60fb      	str	r3, [r7, #12]
    uint32_t arr       = (2000 / freq_hz) - 1;
 800dcf4:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800dcf8:	687b      	ldr	r3, [r7, #4]
 800dcfa:	fbb2 f3f3 	udiv	r3, r2, r3
 800dcfe:	3b01      	subs	r3, #1
 800dd00:	60bb      	str	r3, [r7, #8]

    TIM2->PSC  = prescaler;
 800dd02:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800dd06:	68fb      	ldr	r3, [r7, #12]
 800dd08:	6293      	str	r3, [r2, #40]	@ 0x28
    TIM2->ARR  = arr;
 800dd0a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800dd0e:	68bb      	ldr	r3, [r7, #8]
 800dd10:	62d3      	str	r3, [r2, #44]	@ 0x2c
    TIM2->CNT  = 0;
 800dd12:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd16:	2200      	movs	r2, #0
 800dd18:	625a      	str	r2, [r3, #36]	@ 0x24

    TIM2->DIER |= TIM_DIER_UIE;      /* Update interrupt enable */
 800dd1a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd1e:	68db      	ldr	r3, [r3, #12]
 800dd20:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800dd24:	f043 0301 	orr.w	r3, r3, #1
 800dd28:	60d3      	str	r3, [r2, #12]

    NVIC_SetPriority(TIM2_IRQn, 5);
 800dd2a:	2105      	movs	r1, #5
 800dd2c:	201c      	movs	r0, #28
 800dd2e:	f7ff ffa7 	bl	800dc80 <__NVIC_SetPriority>
    NVIC_EnableIRQ(TIM2_IRQn);
 800dd32:	201c      	movs	r0, #28
 800dd34:	f7ff ff86 	bl	800dc44 <__NVIC_EnableIRQ>

    TIM2->CR1 |= TIM_CR1_CEN;        /* Start timer */
 800dd38:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd3c:	681b      	ldr	r3, [r3, #0]
 800dd3e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800dd42:	f043 0301 	orr.w	r3, r3, #1
 800dd46:	6013      	str	r3, [r2, #0]
 800dd48:	e000      	b.n	800dd4c <tim2_init+0x78>
        return;   /* invalid configuration */
 800dd4a:	bf00      	nop
}
 800dd4c:	3710      	adds	r7, #16
 800dd4e:	46bd      	mov	sp, r7
 800dd50:	bd80      	pop	{r7, pc}
 800dd52:	bf00      	nop
 800dd54:	40023800 	.word	0x40023800

0800dd58 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 800dd58:	b580      	push	{r7, lr}
 800dd5a:	b082      	sub	sp, #8
 800dd5c:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF)
 800dd5e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd62:	691b      	ldr	r3, [r3, #16]
 800dd64:	f003 0301 	and.w	r3, r3, #1
 800dd68:	2b00      	cmp	r3, #0
 800dd6a:	d01d      	beq.n	800dda8 <TIM2_IRQHandler+0x50>
    {
        TIM2->SR &= ~TIM_SR_UIF;     /* Clear update flag */
 800dd6c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800dd70:	691b      	ldr	r3, [r3, #16]
 800dd72:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800dd76:	f023 0301 	bic.w	r3, r3, #1
 800dd7a:	6113      	str	r3, [r2, #16]

        sensor_event_t ev = SENSOR_TIMER_TICK;
 800dd7c:	230e      	movs	r3, #14
 800dd7e:	71fb      	strb	r3, [r7, #7]
        BaseType_t hp = pdFALSE;
 800dd80:	2300      	movs	r3, #0
 800dd82:	603b      	str	r3, [r7, #0]

        xQueueSendFromISR(q_sensors, &ev, &hp);
 800dd84:	4b0a      	ldr	r3, [pc, #40]	@ (800ddb0 <TIM2_IRQHandler+0x58>)
 800dd86:	6818      	ldr	r0, [r3, #0]
 800dd88:	463a      	mov	r2, r7
 800dd8a:	1df9      	adds	r1, r7, #7
 800dd8c:	2300      	movs	r3, #0
 800dd8e:	f001 fa13 	bl	800f1b8 <xQueueGenericSendFromISR>
        portYIELD_FROM_ISR(hp);
 800dd92:	683b      	ldr	r3, [r7, #0]
 800dd94:	2b00      	cmp	r3, #0
 800dd96:	d007      	beq.n	800dda8 <TIM2_IRQHandler+0x50>
 800dd98:	4b06      	ldr	r3, [pc, #24]	@ (800ddb4 <TIM2_IRQHandler+0x5c>)
 800dd9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800dd9e:	601a      	str	r2, [r3, #0]
 800dda0:	f3bf 8f4f 	dsb	sy
 800dda4:	f3bf 8f6f 	isb	sy
    }
}
 800dda8:	bf00      	nop
 800ddaa:	3708      	adds	r7, #8
 800ddac:	46bd      	mov	sp, r7
 800ddae:	bd80      	pop	{r7, pc}
 800ddb0:	20000564 	.word	0x20000564
 800ddb4:	e000ed04 	.word	0xe000ed04

0800ddb8 <__NVIC_EnableIRQ>:
{
 800ddb8:	b480      	push	{r7}
 800ddba:	b083      	sub	sp, #12
 800ddbc:	af00      	add	r7, sp, #0
 800ddbe:	4603      	mov	r3, r0
 800ddc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800ddc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	db0b      	blt.n	800dde2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800ddca:	79fb      	ldrb	r3, [r7, #7]
 800ddcc:	f003 021f 	and.w	r2, r3, #31
 800ddd0:	4907      	ldr	r1, [pc, #28]	@ (800ddf0 <__NVIC_EnableIRQ+0x38>)
 800ddd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ddd6:	095b      	lsrs	r3, r3, #5
 800ddd8:	2001      	movs	r0, #1
 800ddda:	fa00 f202 	lsl.w	r2, r0, r2
 800ddde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800dde2:	bf00      	nop
 800dde4:	370c      	adds	r7, #12
 800dde6:	46bd      	mov	sp, r7
 800dde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddec:	4770      	bx	lr
 800ddee:	bf00      	nop
 800ddf0:	e000e100 	.word	0xe000e100

0800ddf4 <__NVIC_SetPriority>:
{
 800ddf4:	b480      	push	{r7}
 800ddf6:	b083      	sub	sp, #12
 800ddf8:	af00      	add	r7, sp, #0
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	6039      	str	r1, [r7, #0]
 800ddfe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800de00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800de04:	2b00      	cmp	r3, #0
 800de06:	db0a      	blt.n	800de1e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800de08:	683b      	ldr	r3, [r7, #0]
 800de0a:	b2da      	uxtb	r2, r3
 800de0c:	490c      	ldr	r1, [pc, #48]	@ (800de40 <__NVIC_SetPriority+0x4c>)
 800de0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800de12:	0112      	lsls	r2, r2, #4
 800de14:	b2d2      	uxtb	r2, r2
 800de16:	440b      	add	r3, r1
 800de18:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800de1c:	e00a      	b.n	800de34 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800de1e:	683b      	ldr	r3, [r7, #0]
 800de20:	b2da      	uxtb	r2, r3
 800de22:	4908      	ldr	r1, [pc, #32]	@ (800de44 <__NVIC_SetPriority+0x50>)
 800de24:	79fb      	ldrb	r3, [r7, #7]
 800de26:	f003 030f 	and.w	r3, r3, #15
 800de2a:	3b04      	subs	r3, #4
 800de2c:	0112      	lsls	r2, r2, #4
 800de2e:	b2d2      	uxtb	r2, r2
 800de30:	440b      	add	r3, r1
 800de32:	761a      	strb	r2, [r3, #24]
}
 800de34:	bf00      	nop
 800de36:	370c      	adds	r7, #12
 800de38:	46bd      	mov	sp, r7
 800de3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de3e:	4770      	bx	lr
 800de40:	e000e100 	.word	0xe000e100
 800de44:	e000ed00 	.word	0xe000ed00

0800de48 <uart_gpio_init>:
static ringbuf_t uart_rx;

/* ---------------- GPIO ---------------- */

static void uart_gpio_init(void)
{
 800de48:	b480      	push	{r7}
 800de4a:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 800de4c:	4b14      	ldr	r3, [pc, #80]	@ (800dea0 <uart_gpio_init+0x58>)
 800de4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800de50:	4a13      	ldr	r2, [pc, #76]	@ (800dea0 <uart_gpio_init+0x58>)
 800de52:	f043 0301 	orr.w	r3, r3, #1
 800de56:	6313      	str	r3, [r2, #48]	@ 0x30

    /* PA2 = TX, PA3 = RX */
    GPIOA->MODER &= ~((3U << 4) | (3U << 6));
 800de58:	4b12      	ldr	r3, [pc, #72]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de5a:	681b      	ldr	r3, [r3, #0]
 800de5c:	4a11      	ldr	r2, [pc, #68]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800de62:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |=  ((2U << 4) | (2U << 6));
 800de64:	4b0f      	ldr	r3, [pc, #60]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de66:	681b      	ldr	r3, [r3, #0]
 800de68:	4a0e      	ldr	r2, [pc, #56]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de6a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800de6e:	6013      	str	r3, [r2, #0]

    GPIOA->OSPEEDR |= ((3U << 4) | (3U << 6));
 800de70:	4b0c      	ldr	r3, [pc, #48]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de72:	689b      	ldr	r3, [r3, #8]
 800de74:	4a0b      	ldr	r2, [pc, #44]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de76:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800de7a:	6093      	str	r3, [r2, #8]

    GPIOA->AFR[0] &= ~((0xFU << 8) | (0xFU << 12));
 800de7c:	4b09      	ldr	r3, [pc, #36]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de7e:	6a1b      	ldr	r3, [r3, #32]
 800de80:	4a08      	ldr	r2, [pc, #32]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de82:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800de86:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[0] |=  ((7U << 8) | (7U << 12));
 800de88:	4b06      	ldr	r3, [pc, #24]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de8a:	6a1b      	ldr	r3, [r3, #32]
 800de8c:	4a05      	ldr	r2, [pc, #20]	@ (800dea4 <uart_gpio_init+0x5c>)
 800de8e:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 800de92:	6213      	str	r3, [r2, #32]
}
 800de94:	bf00      	nop
 800de96:	46bd      	mov	sp, r7
 800de98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800de9c:	4770      	bx	lr
 800de9e:	bf00      	nop
 800dea0:	40023800 	.word	0x40023800
 800dea4:	40020000 	.word	0x40020000

0800dea8 <uart_core_init>:

/* ---------------- Core ---------------- */

static void uart_core_init(uint32_t baud)
{
 800dea8:	b580      	push	{r7, lr}
 800deaa:	b082      	sub	sp, #8
 800deac:	af00      	add	r7, sp, #0
 800deae:	6078      	str	r0, [r7, #4]
    RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 800deb0:	4b17      	ldr	r3, [pc, #92]	@ (800df10 <uart_core_init+0x68>)
 800deb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800deb4:	4a16      	ldr	r2, [pc, #88]	@ (800df10 <uart_core_init+0x68>)
 800deb6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800deba:	6413      	str	r3, [r2, #64]	@ 0x40

    USART2->CR1 &= ~USART_CR1_UE;
 800debc:	4b15      	ldr	r3, [pc, #84]	@ (800df14 <uart_core_init+0x6c>)
 800debe:	68db      	ldr	r3, [r3, #12]
 800dec0:	4a14      	ldr	r2, [pc, #80]	@ (800df14 <uart_core_init+0x6c>)
 800dec2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800dec6:	60d3      	str	r3, [r2, #12]

    USART2->BRR = APB1_CLK_HZ / baud;
 800dec8:	4a12      	ldr	r2, [pc, #72]	@ (800df14 <uart_core_init+0x6c>)
 800deca:	4913      	ldr	r1, [pc, #76]	@ (800df18 <uart_core_init+0x70>)
 800decc:	687b      	ldr	r3, [r7, #4]
 800dece:	fbb1 f3f3 	udiv	r3, r1, r3
 800ded2:	6093      	str	r3, [r2, #8]

    USART2->CR1 |= USART_CR1_TE | USART_CR1_RE;
 800ded4:	4b0f      	ldr	r3, [pc, #60]	@ (800df14 <uart_core_init+0x6c>)
 800ded6:	68db      	ldr	r3, [r3, #12]
 800ded8:	4a0e      	ldr	r2, [pc, #56]	@ (800df14 <uart_core_init+0x6c>)
 800deda:	f043 030c 	orr.w	r3, r3, #12
 800dede:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_RXNEIE;
 800dee0:	4b0c      	ldr	r3, [pc, #48]	@ (800df14 <uart_core_init+0x6c>)
 800dee2:	68db      	ldr	r3, [r3, #12]
 800dee4:	4a0b      	ldr	r2, [pc, #44]	@ (800df14 <uart_core_init+0x6c>)
 800dee6:	f043 0320 	orr.w	r3, r3, #32
 800deea:	60d3      	str	r3, [r2, #12]
    USART2->CR1 |= USART_CR1_UE;
 800deec:	4b09      	ldr	r3, [pc, #36]	@ (800df14 <uart_core_init+0x6c>)
 800deee:	68db      	ldr	r3, [r3, #12]
 800def0:	4a08      	ldr	r2, [pc, #32]	@ (800df14 <uart_core_init+0x6c>)
 800def2:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800def6:	60d3      	str	r3, [r2, #12]

    /* RTOS-safe priority (must be >= configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY) */
    NVIC_SetPriority(USART2_IRQn, 7);
 800def8:	2107      	movs	r1, #7
 800defa:	2026      	movs	r0, #38	@ 0x26
 800defc:	f7ff ff7a 	bl	800ddf4 <__NVIC_SetPriority>
    NVIC_EnableIRQ(USART2_IRQn);
 800df00:	2026      	movs	r0, #38	@ 0x26
 800df02:	f7ff ff59 	bl	800ddb8 <__NVIC_EnableIRQ>
}
 800df06:	bf00      	nop
 800df08:	3708      	adds	r7, #8
 800df0a:	46bd      	mov	sp, r7
 800df0c:	bd80      	pop	{r7, pc}
 800df0e:	bf00      	nop
 800df10:	40023800 	.word	0x40023800
 800df14:	40004400 	.word	0x40004400
 800df18:	00f42400 	.word	0x00f42400

0800df1c <uart_init>:

void uart_init(uint32_t baud)
{
 800df1c:	b580      	push	{r7, lr}
 800df1e:	b082      	sub	sp, #8
 800df20:	af00      	add	r7, sp, #0
 800df22:	6078      	str	r0, [r7, #4]
    uart_rx.head = 0;
 800df24:	4b0a      	ldr	r3, [pc, #40]	@ (800df50 <uart_init+0x34>)
 800df26:	2200      	movs	r2, #0
 800df28:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
    uart_rx.tail = 0;
 800df2c:	4b08      	ldr	r3, [pc, #32]	@ (800df50 <uart_init+0x34>)
 800df2e:	2200      	movs	r2, #0
 800df30:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    uart_rx.overflow = 0;
 800df34:	4b06      	ldr	r3, [pc, #24]	@ (800df50 <uart_init+0x34>)
 800df36:	2200      	movs	r2, #0
 800df38:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    uart_gpio_init();
 800df3c:	f7ff ff84 	bl	800de48 <uart_gpio_init>
    uart_core_init(baud);
 800df40:	6878      	ldr	r0, [r7, #4]
 800df42:	f7ff ffb1 	bl	800dea8 <uart_core_init>
}
 800df46:	bf00      	nop
 800df48:	3708      	adds	r7, #8
 800df4a:	46bd      	mov	sp, r7
 800df4c:	bd80      	pop	{r7, pc}
 800df4e:	bf00      	nop
 800df50:	20000278 	.word	0x20000278

0800df54 <uart_send_byte>:

/* ---------------- TX ---------------- */

void uart_send_byte(uint8_t byte)
{
 800df54:	b480      	push	{r7}
 800df56:	b083      	sub	sp, #12
 800df58:	af00      	add	r7, sp, #0
 800df5a:	4603      	mov	r3, r0
 800df5c:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->SR & USART_SR_TXE));
 800df5e:	bf00      	nop
 800df60:	4b07      	ldr	r3, [pc, #28]	@ (800df80 <uart_send_byte+0x2c>)
 800df62:	681b      	ldr	r3, [r3, #0]
 800df64:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800df68:	2b00      	cmp	r3, #0
 800df6a:	d0f9      	beq.n	800df60 <uart_send_byte+0xc>
    USART2->DR = byte;
 800df6c:	4a04      	ldr	r2, [pc, #16]	@ (800df80 <uart_send_byte+0x2c>)
 800df6e:	79fb      	ldrb	r3, [r7, #7]
 800df70:	6053      	str	r3, [r2, #4]
}
 800df72:	bf00      	nop
 800df74:	370c      	adds	r7, #12
 800df76:	46bd      	mov	sp, r7
 800df78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df7c:	4770      	bx	lr
 800df7e:	bf00      	nop
 800df80:	40004400 	.word	0x40004400

0800df84 <uart_send_str>:

void uart_send_str(const char *s)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	b082      	sub	sp, #8
 800df88:	af00      	add	r7, sp, #0
 800df8a:	6078      	str	r0, [r7, #4]
    while (*s)
 800df8c:	e00d      	b.n	800dfaa <uart_send_str+0x26>
    {
        if (*s == '\n')
 800df8e:	687b      	ldr	r3, [r7, #4]
 800df90:	781b      	ldrb	r3, [r3, #0]
 800df92:	2b0a      	cmp	r3, #10
 800df94:	d102      	bne.n	800df9c <uart_send_str+0x18>
            uart_send_byte('\r');
 800df96:	200d      	movs	r0, #13
 800df98:	f7ff ffdc 	bl	800df54 <uart_send_byte>
        uart_send_byte(*s++);
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	1c5a      	adds	r2, r3, #1
 800dfa0:	607a      	str	r2, [r7, #4]
 800dfa2:	781b      	ldrb	r3, [r3, #0]
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	f7ff ffd5 	bl	800df54 <uart_send_byte>
    while (*s)
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	781b      	ldrb	r3, [r3, #0]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d1ed      	bne.n	800df8e <uart_send_str+0xa>
    }
}
 800dfb2:	bf00      	nop
 800dfb4:	bf00      	nop
 800dfb6:	3708      	adds	r7, #8
 800dfb8:	46bd      	mov	sp, r7
 800dfba:	bd80      	pop	{r7, pc}

0800dfbc <uart_read>:
    return (uart_rx.head != uart_rx.tail);
}

/* Blocking read (busy wait  use carefully) */
char uart_read(void)
{
 800dfbc:	b480      	push	{r7}
 800dfbe:	b083      	sub	sp, #12
 800dfc0:	af00      	add	r7, sp, #0
    while (uart_rx.head == uart_rx.tail);
 800dfc2:	bf00      	nop
 800dfc4:	4b12      	ldr	r3, [pc, #72]	@ (800e010 <uart_read+0x54>)
 800dfc6:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800dfca:	b29a      	uxth	r2, r3
 800dfcc:	4b10      	ldr	r3, [pc, #64]	@ (800e010 <uart_read+0x54>)
 800dfce:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800dfd2:	b29b      	uxth	r3, r3
 800dfd4:	429a      	cmp	r2, r3
 800dfd6:	d0f5      	beq.n	800dfc4 <uart_read+0x8>

    char byte = uart_rx.buf[uart_rx.tail];
 800dfd8:	4b0d      	ldr	r3, [pc, #52]	@ (800e010 <uart_read+0x54>)
 800dfda:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800dfde:	b29b      	uxth	r3, r3
 800dfe0:	461a      	mov	r2, r3
 800dfe2:	4b0b      	ldr	r3, [pc, #44]	@ (800e010 <uart_read+0x54>)
 800dfe4:	5c9b      	ldrb	r3, [r3, r2]
 800dfe6:	71fb      	strb	r3, [r7, #7]
    uart_rx.tail = (uart_rx.tail + 1U) % UART2_RX_BUF_SIZE;
 800dfe8:	4b09      	ldr	r3, [pc, #36]	@ (800e010 <uart_read+0x54>)
 800dfea:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800dfee:	b29b      	uxth	r3, r3
 800dff0:	3301      	adds	r3, #1
 800dff2:	b29b      	uxth	r3, r3
 800dff4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800dff8:	b29a      	uxth	r2, r3
 800dffa:	4b05      	ldr	r3, [pc, #20]	@ (800e010 <uart_read+0x54>)
 800dffc:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
    return byte;
 800e000:	79fb      	ldrb	r3, [r7, #7]
}
 800e002:	4618      	mov	r0, r3
 800e004:	370c      	adds	r7, #12
 800e006:	46bd      	mov	sp, r7
 800e008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e00c:	4770      	bx	lr
 800e00e:	bf00      	nop
 800e010:	20000278 	.word	0x20000278

0800e014 <USART2_IRQHandler>:
}

/* ---------------- ISR ---------------- */

void USART2_IRQHandler(void)
{
 800e014:	b480      	push	{r7}
 800e016:	b083      	sub	sp, #12
 800e018:	af00      	add	r7, sp, #0
    if (USART2->SR & USART_SR_RXNE)
 800e01a:	4b18      	ldr	r3, [pc, #96]	@ (800e07c <USART2_IRQHandler+0x68>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f003 0320 	and.w	r3, r3, #32
 800e022:	2b00      	cmp	r3, #0
 800e024:	d023      	beq.n	800e06e <USART2_IRQHandler+0x5a>
    {
        uint8_t byte = USART2->DR;
 800e026:	4b15      	ldr	r3, [pc, #84]	@ (800e07c <USART2_IRQHandler+0x68>)
 800e028:	685b      	ldr	r3, [r3, #4]
 800e02a:	71fb      	strb	r3, [r7, #7]
        uint16_t next = (uart_rx.head + 1U) % UART2_RX_BUF_SIZE;
 800e02c:	4b14      	ldr	r3, [pc, #80]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e02e:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800e032:	b29b      	uxth	r3, r3
 800e034:	3301      	adds	r3, #1
 800e036:	b29b      	uxth	r3, r3
 800e038:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e03c:	80bb      	strh	r3, [r7, #4]

        if (next == uart_rx.tail)
 800e03e:	4b10      	ldr	r3, [pc, #64]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e040:	f8b3 3082 	ldrh.w	r3, [r3, #130]	@ 0x82
 800e044:	b29b      	uxth	r3, r3
 800e046:	88ba      	ldrh	r2, [r7, #4]
 800e048:	429a      	cmp	r2, r3
 800e04a:	d104      	bne.n	800e056 <USART2_IRQHandler+0x42>
        {
            uart_rx.overflow = 1U;   /* Buffer full, drop byte */
 800e04c:	4b0c      	ldr	r3, [pc, #48]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e04e:	2201      	movs	r2, #1
 800e050:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
        {
            uart_rx.buf[uart_rx.head] = byte;
            uart_rx.head = next;
        }
    }
}
 800e054:	e00b      	b.n	800e06e <USART2_IRQHandler+0x5a>
            uart_rx.buf[uart_rx.head] = byte;
 800e056:	4b0a      	ldr	r3, [pc, #40]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e058:	f8b3 3080 	ldrh.w	r3, [r3, #128]	@ 0x80
 800e05c:	b29b      	uxth	r3, r3
 800e05e:	4619      	mov	r1, r3
 800e060:	4a07      	ldr	r2, [pc, #28]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e062:	79fb      	ldrb	r3, [r7, #7]
 800e064:	5453      	strb	r3, [r2, r1]
            uart_rx.head = next;
 800e066:	4a06      	ldr	r2, [pc, #24]	@ (800e080 <USART2_IRQHandler+0x6c>)
 800e068:	88bb      	ldrh	r3, [r7, #4]
 800e06a:	f8a2 3080 	strh.w	r3, [r2, #128]	@ 0x80
}
 800e06e:	bf00      	nop
 800e070:	370c      	adds	r7, #12
 800e072:	46bd      	mov	sp, r7
 800e074:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e078:	4770      	bx	lr
 800e07a:	bf00      	nop
 800e07c:	40004400 	.word	0x40004400
 800e080:	20000278 	.word	0x20000278

0800e084 <Watchdog_Init>:

#include "watchdog.h"
#include "stm32f4xx.h"

void Watchdog_Init(void)
{
 800e084:	b480      	push	{r7}
 800e086:	af00      	add	r7, sp, #0
    /*
     * LSI ~32 kHz
     * Prescaler = 64
     * Reload = 2000  ~4 seconds timeout
     */
    IWDG->KR = 0x5555;      /* Enable write access */
 800e088:	4b0b      	ldr	r3, [pc, #44]	@ (800e0b8 <Watchdog_Init+0x34>)
 800e08a:	f245 5255 	movw	r2, #21845	@ 0x5555
 800e08e:	601a      	str	r2, [r3, #0]
    IWDG->PR = 0x03;        /* Prescaler */
 800e090:	4b09      	ldr	r3, [pc, #36]	@ (800e0b8 <Watchdog_Init+0x34>)
 800e092:	2203      	movs	r2, #3
 800e094:	605a      	str	r2, [r3, #4]
    IWDG->RLR = 2000;
 800e096:	4b08      	ldr	r3, [pc, #32]	@ (800e0b8 <Watchdog_Init+0x34>)
 800e098:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 800e09c:	609a      	str	r2, [r3, #8]
    IWDG->KR = 0xAAAA;      /* Reload counter */
 800e09e:	4b06      	ldr	r3, [pc, #24]	@ (800e0b8 <Watchdog_Init+0x34>)
 800e0a0:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800e0a4:	601a      	str	r2, [r3, #0]
    IWDG->KR = 0xCCCC;      /* Start watchdog */
 800e0a6:	4b04      	ldr	r3, [pc, #16]	@ (800e0b8 <Watchdog_Init+0x34>)
 800e0a8:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 800e0ac:	601a      	str	r2, [r3, #0]
}
 800e0ae:	bf00      	nop
 800e0b0:	46bd      	mov	sp, r7
 800e0b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0b6:	4770      	bx	lr
 800e0b8:	40003000 	.word	0x40003000

0800e0bc <Watchdog_Feed>:

void Watchdog_Feed(void)
{
 800e0bc:	b480      	push	{r7}
 800e0be:	af00      	add	r7, sp, #0
    IWDG->KR = 0xAAAA;
 800e0c0:	4b04      	ldr	r3, [pc, #16]	@ (800e0d4 <Watchdog_Feed+0x18>)
 800e0c2:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800e0c6:	601a      	str	r2, [r3, #0]
}
 800e0c8:	bf00      	nop
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0d0:	4770      	bx	lr
 800e0d2:	bf00      	nop
 800e0d4:	40003000 	.word	0x40003000

0800e0d8 <fault_record_is_valid>:
 */
__attribute__((section(".noinit")))
volatile fault_record_t g_fault_record;

bool fault_record_is_valid(void)
{
 800e0d8:	b480      	push	{r7}
 800e0da:	af00      	add	r7, sp, #0
    return (g_fault_record.magic == FAULT_RECORD_MAGIC);
 800e0dc:	4b06      	ldr	r3, [pc, #24]	@ (800e0f8 <fault_record_is_valid+0x20>)
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	4a06      	ldr	r2, [pc, #24]	@ (800e0fc <fault_record_is_valid+0x24>)
 800e0e2:	4293      	cmp	r3, r2
 800e0e4:	bf0c      	ite	eq
 800e0e6:	2301      	moveq	r3, #1
 800e0e8:	2300      	movne	r3, #0
 800e0ea:	b2db      	uxtb	r3, r3
}
 800e0ec:	4618      	mov	r0, r3
 800e0ee:	46bd      	mov	sp, r7
 800e0f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0f4:	4770      	bx	lr
 800e0f6:	bf00      	nop
 800e0f8:	20004400 	.word	0x20004400
 800e0fc:	deadbeef 	.word	0xdeadbeef

0800e100 <fault_record_clear>:

void fault_record_clear(void)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	af00      	add	r7, sp, #0
    /* Clear entire record deterministically */
    memset((void *)&g_fault_record, 0, sizeof(g_fault_record));
 800e104:	223c      	movs	r2, #60	@ 0x3c
 800e106:	2100      	movs	r1, #0
 800e108:	4802      	ldr	r0, [pc, #8]	@ (800e114 <fault_record_clear+0x14>)
 800e10a:	f003 fffa 	bl	8012102 <memset>
}
 800e10e:	bf00      	nop
 800e110:	bd80      	pop	{r7, pc}
 800e112:	bf00      	nop
 800e114:	20004400 	.word	0x20004400

0800e118 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800e118:	b480      	push	{r7}
 800e11a:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800e11c:	f3bf 8f4f 	dsb	sy
}
 800e120:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800e122:	4b06      	ldr	r3, [pc, #24]	@ (800e13c <__NVIC_SystemReset+0x24>)
 800e124:	68db      	ldr	r3, [r3, #12]
 800e126:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800e12a:	4904      	ldr	r1, [pc, #16]	@ (800e13c <__NVIC_SystemReset+0x24>)
 800e12c:	4b04      	ldr	r3, [pc, #16]	@ (800e140 <__NVIC_SystemReset+0x28>)
 800e12e:	4313      	orrs	r3, r2
 800e130:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800e132:	f3bf 8f4f 	dsb	sy
}
 800e136:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800e138:	bf00      	nop
 800e13a:	e7fd      	b.n	800e138 <__NVIC_SystemReset+0x20>
 800e13c:	e000ed00 	.word	0xe000ed00
 800e140:	05fa0004 	.word	0x05fa0004

0800e144 <HardFault_Handler>:
 * correct stack frame to C handler.
 */
__attribute__((naked))
void HardFault_Handler(void)
{
    __asm volatile (
 800e144:	f01e 0f04 	tst.w	lr, #4
 800e148:	bf0c      	ite	eq
 800e14a:	f3ef 8008 	mrseq	r0, MSP
 800e14e:	f3ef 8009 	mrsne	r0, PSP
 800e152:	f000 b801 	b.w	800e158 <hardfault_c>
        "ite eq                \n"
        "mrseq r0, msp         \n"
        "mrsne r0, psp         \n"
        "b hardfault_c         \n"
    );
}
 800e156:	bf00      	nop

0800e158 <hardfault_c>:

static void hardfault_c(uint32_t *stack)
{
 800e158:	b580      	push	{r7, lr}
 800e15a:	b082      	sub	sp, #8
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
    /* Initialize or increment sequence safely */
    if (g_fault_record.magic != FAULT_RECORD_MAGIC)
 800e160:	4b24      	ldr	r3, [pc, #144]	@ (800e1f4 <hardfault_c+0x9c>)
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	4a24      	ldr	r2, [pc, #144]	@ (800e1f8 <hardfault_c+0xa0>)
 800e166:	4293      	cmp	r3, r2
 800e168:	d003      	beq.n	800e172 <hardfault_c+0x1a>
    {
        g_fault_record.seq = 1;
 800e16a:	4b22      	ldr	r3, [pc, #136]	@ (800e1f4 <hardfault_c+0x9c>)
 800e16c:	2201      	movs	r2, #1
 800e16e:	605a      	str	r2, [r3, #4]
 800e170:	e004      	b.n	800e17c <hardfault_c+0x24>
    }
    else
    {
        g_fault_record.seq++;
 800e172:	4b20      	ldr	r3, [pc, #128]	@ (800e1f4 <hardfault_c+0x9c>)
 800e174:	685b      	ldr	r3, [r3, #4]
 800e176:	3301      	adds	r3, #1
 800e178:	4a1e      	ldr	r2, [pc, #120]	@ (800e1f4 <hardfault_c+0x9c>)
 800e17a:	6053      	str	r3, [r2, #4]
    }

    g_fault_record.magic = FAULT_RECORD_MAGIC;
 800e17c:	4b1d      	ldr	r3, [pc, #116]	@ (800e1f4 <hardfault_c+0x9c>)
 800e17e:	4a1e      	ldr	r2, [pc, #120]	@ (800e1f8 <hardfault_c+0xa0>)
 800e180:	601a      	str	r2, [r3, #0]

    /* Stacked core registers */
    g_fault_record.r0  = stack[0];
 800e182:	687b      	ldr	r3, [r7, #4]
 800e184:	681b      	ldr	r3, [r3, #0]
 800e186:	4a1b      	ldr	r2, [pc, #108]	@ (800e1f4 <hardfault_c+0x9c>)
 800e188:	6093      	str	r3, [r2, #8]
    g_fault_record.r1  = stack[1];
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	685b      	ldr	r3, [r3, #4]
 800e18e:	4a19      	ldr	r2, [pc, #100]	@ (800e1f4 <hardfault_c+0x9c>)
 800e190:	60d3      	str	r3, [r2, #12]
    g_fault_record.r2  = stack[2];
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	689b      	ldr	r3, [r3, #8]
 800e196:	4a17      	ldr	r2, [pc, #92]	@ (800e1f4 <hardfault_c+0x9c>)
 800e198:	6113      	str	r3, [r2, #16]
    g_fault_record.r3  = stack[3];
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	68db      	ldr	r3, [r3, #12]
 800e19e:	4a15      	ldr	r2, [pc, #84]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1a0:	6153      	str	r3, [r2, #20]
    g_fault_record.r12 = stack[4];
 800e1a2:	687b      	ldr	r3, [r7, #4]
 800e1a4:	691b      	ldr	r3, [r3, #16]
 800e1a6:	4a13      	ldr	r2, [pc, #76]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1a8:	6193      	str	r3, [r2, #24]
    g_fault_record.lr  = stack[5];
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	695b      	ldr	r3, [r3, #20]
 800e1ae:	4a11      	ldr	r2, [pc, #68]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1b0:	61d3      	str	r3, [r2, #28]
    g_fault_record.pc  = stack[6];
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	699b      	ldr	r3, [r3, #24]
 800e1b6:	4a0f      	ldr	r2, [pc, #60]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1b8:	6213      	str	r3, [r2, #32]
    g_fault_record.psr = stack[7];
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	69db      	ldr	r3, [r3, #28]
 800e1be:	4a0d      	ldr	r2, [pc, #52]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1c0:	6253      	str	r3, [r2, #36]	@ 0x24

    /* System fault status */
    g_fault_record.cfsr  = SCB->CFSR;
 800e1c2:	4b0e      	ldr	r3, [pc, #56]	@ (800e1fc <hardfault_c+0xa4>)
 800e1c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e1c6:	4a0b      	ldr	r2, [pc, #44]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1c8:	6293      	str	r3, [r2, #40]	@ 0x28
    g_fault_record.hfsr  = SCB->HFSR;
 800e1ca:	4b0c      	ldr	r3, [pc, #48]	@ (800e1fc <hardfault_c+0xa4>)
 800e1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1ce:	4a09      	ldr	r2, [pc, #36]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    g_fault_record.mmfar = SCB->MMFAR;
 800e1d2:	4b0a      	ldr	r3, [pc, #40]	@ (800e1fc <hardfault_c+0xa4>)
 800e1d4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e1d6:	4a07      	ldr	r2, [pc, #28]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1d8:	6313      	str	r3, [r2, #48]	@ 0x30
    g_fault_record.bfar  = SCB->BFAR;
 800e1da:	4b08      	ldr	r3, [pc, #32]	@ (800e1fc <hardfault_c+0xa4>)
 800e1dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1de:	4a05      	ldr	r2, [pc, #20]	@ (800e1f4 <hardfault_c+0x9c>)
 800e1e0:	6353      	str	r3, [r2, #52]	@ 0x34
  __ASM volatile ("dsb 0xF":::"memory");
 800e1e2:	f3bf 8f4f 	dsb	sy
}
 800e1e6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800e1e8:	f3bf 8f6f 	isb	sy
}
 800e1ec:	bf00      	nop
    __asm volatile ("" ::: "memory");
    __DSB();
    __ISB();

    /* Force system reset */
    NVIC_SystemReset();
 800e1ee:	f7ff ff93 	bl	800e118 <__NVIC_SystemReset>
 800e1f2:	bf00      	nop
 800e1f4:	20004400 	.word	0x20004400
 800e1f8:	deadbeef 	.word	0xdeadbeef
 800e1fc:	e000ed00 	.word	0xe000ed00

0800e200 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 800e200:	b480      	push	{r7}
 800e202:	b085      	sub	sp, #20
 800e204:	af00      	add	r7, sp, #0
 800e206:	60f8      	str	r0, [r7, #12]
 800e208:	60b9      	str	r1, [r7, #8]
 800e20a:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	4a07      	ldr	r2, [pc, #28]	@ (800e22c <vApplicationGetIdleTaskMemory+0x2c>)
 800e210:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 800e212:	68bb      	ldr	r3, [r7, #8]
 800e214:	4a06      	ldr	r2, [pc, #24]	@ (800e230 <vApplicationGetIdleTaskMemory+0x30>)
 800e216:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800e218:	687b      	ldr	r3, [r7, #4]
 800e21a:	2280      	movs	r2, #128	@ 0x80
 800e21c:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 800e21e:	bf00      	nop
 800e220:	3714      	adds	r7, #20
 800e222:	46bd      	mov	sp, r7
 800e224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e228:	4770      	bx	lr
 800e22a:	bf00      	nop
 800e22c:	20000300 	.word	0x20000300
 800e230:	20000360 	.word	0x20000360

0800e234 <main>:
#include "dwt.h"
#include "watchdog.h"
#include "reset_cause.h"

int main(void)
{
 800e234:	b580      	push	{r7, lr}
 800e236:	b082      	sub	sp, #8
 800e238:	af00      	add	r7, sp, #0
     * - FPU enable
     * - Core configuration
     *
     * VTOR is intentionally NOT modified here.
     */
    SystemInit();
 800e23a:	f000 f915 	bl	800e468 <SystemInit>

    /* -------------------------------------------------
     * Early diagnostics (no RTOS, no heap usage)
     * ------------------------------------------------- */
    uart_init(115200);
 800e23e:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 800e242:	f7ff fe6b 	bl	800df1c <uart_init>
    dwt_init();
 800e246:	f7ff f9cb 	bl	800d5e0 <dwt_init>

    reset_cause_detect();
 800e24a:	f7ff fc85 	bl	800db58 <reset_cause_detect>

    uart_send_str("\r\n[AegisFW-APP] Booting...\r\n");
 800e24e:	480f      	ldr	r0, [pc, #60]	@ (800e28c <main+0x58>)
 800e250:	f7ff fe98 	bl	800df84 <uart_send_str>
    /* -------------------------------------------------
     * Hardware bring-up (pre-RTOS ownership)
     * ------------------------------------------------- */

    /* Status LED */
    gpio_init_led();
 800e254:	f7ff f9de 	bl	800d614 <gpio_init_led>

    /* External interrupts (sensors, button) */
    GPIO_EXTI_Init();
 800e258:	f7ff fa42 	bl	800d6e0 <GPIO_EXTI_Init>

    /* ADC + DMA (continuous mode, notifications later) */
    adc1_init_temp_vref_dma();
 800e25c:	f7fe fd8c 	bl	800cd78 <adc1_init_temp_vref_dma>
    dma2_adc1_init();
 800e260:	f7ff f93c 	bl	800d4dc <dma2_adc1_init>

    /*
     * Watchdog configuration only.
     * Feeding is strictly controlled by HealthMonitor_Task.
     */
    Watchdog_Init();
 800e264:	f7ff ff0e 	bl	800e084 <Watchdog_Init>

    uart_send_str("[AegisFW-APP] Hardware init done\r\n");
 800e268:	4809      	ldr	r0, [pc, #36]	@ (800e290 <main+0x5c>)
 800e26a:	f7ff fe8b 	bl	800df84 <uart_send_str>

    /* -------------------------------------------------
     * Start RTOS
     * ------------------------------------------------- */
    rtos_start();
 800e26e:	f000 f90d 	bl	800e48c <rtos_start>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800e272:	f04f 0305 	mov.w	r3, #5
 800e276:	f383 8811 	msr	BASEPRI, r3
 800e27a:	f3bf 8f6f 	isb	sy
 800e27e:	f3bf 8f4f 	dsb	sy
 800e282:	607b      	str	r3, [r7, #4]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800e284:	bf00      	nop
    /*
     * Execution should never reach here.
     * If it does, scheduler failed.
     */
    taskDISABLE_INTERRUPTS();
    while (1);
 800e286:	bf00      	nop
 800e288:	e7fd      	b.n	800e286 <main+0x52>
 800e28a:	bf00      	nop
 800e28c:	08015280 	.word	0x08015280
 800e290:	080152a0 	.word	0x080152a0

0800e294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800e294:	b480      	push	{r7}
 800e296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800e298:	bf00      	nop
 800e29a:	e7fd      	b.n	800e298 <NMI_Handler+0x4>

0800e29c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800e29c:	b480      	push	{r7}
 800e29e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800e2a0:	bf00      	nop
 800e2a2:	e7fd      	b.n	800e2a0 <MemManage_Handler+0x4>

0800e2a4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800e2a4:	b480      	push	{r7}
 800e2a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800e2a8:	bf00      	nop
 800e2aa:	e7fd      	b.n	800e2a8 <BusFault_Handler+0x4>

0800e2ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800e2ac:	b480      	push	{r7}
 800e2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800e2b0:	bf00      	nop
 800e2b2:	e7fd      	b.n	800e2b0 <UsageFault_Handler+0x4>

0800e2b4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800e2b4:	b480      	push	{r7}
 800e2b6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800e2b8:	bf00      	nop
 800e2ba:	46bd      	mov	sp, r7
 800e2bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2c0:	4770      	bx	lr

0800e2c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800e2c2:	b580      	push	{r7, lr}
 800e2c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800e2c6:	f000 fcb3 	bl	800ec30 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 800e2ca:	f002 f9fd 	bl	80106c8 <xTaskGetSchedulerState>
 800e2ce:	4603      	mov	r3, r0
 800e2d0:	2b01      	cmp	r3, #1
 800e2d2:	d001      	beq.n	800e2d8 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 800e2d4:	f002 feb8 	bl	8011048 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800e2d8:	bf00      	nop
 800e2da:	bd80      	pop	{r7, pc}

0800e2dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800e2dc:	b480      	push	{r7}
 800e2de:	af00      	add	r7, sp, #0
  return 1;
 800e2e0:	2301      	movs	r3, #1
}
 800e2e2:	4618      	mov	r0, r3
 800e2e4:	46bd      	mov	sp, r7
 800e2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ea:	4770      	bx	lr

0800e2ec <_kill>:

int _kill(int pid, int sig)
{
 800e2ec:	b580      	push	{r7, lr}
 800e2ee:	b082      	sub	sp, #8
 800e2f0:	af00      	add	r7, sp, #0
 800e2f2:	6078      	str	r0, [r7, #4]
 800e2f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800e2f6:	f003 ffd7 	bl	80122a8 <__errno>
 800e2fa:	4603      	mov	r3, r0
 800e2fc:	2216      	movs	r2, #22
 800e2fe:	601a      	str	r2, [r3, #0]
  return -1;
 800e300:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e304:	4618      	mov	r0, r3
 800e306:	3708      	adds	r7, #8
 800e308:	46bd      	mov	sp, r7
 800e30a:	bd80      	pop	{r7, pc}

0800e30c <_exit>:

void _exit (int status)
{
 800e30c:	b580      	push	{r7, lr}
 800e30e:	b082      	sub	sp, #8
 800e310:	af00      	add	r7, sp, #0
 800e312:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800e314:	f04f 31ff 	mov.w	r1, #4294967295
 800e318:	6878      	ldr	r0, [r7, #4]
 800e31a:	f7ff ffe7 	bl	800e2ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800e31e:	bf00      	nop
 800e320:	e7fd      	b.n	800e31e <_exit+0x12>

0800e322 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800e322:	b580      	push	{r7, lr}
 800e324:	b086      	sub	sp, #24
 800e326:	af00      	add	r7, sp, #0
 800e328:	60f8      	str	r0, [r7, #12]
 800e32a:	60b9      	str	r1, [r7, #8]
 800e32c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e32e:	2300      	movs	r3, #0
 800e330:	617b      	str	r3, [r7, #20]
 800e332:	e00a      	b.n	800e34a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800e334:	f3af 8000 	nop.w
 800e338:	4601      	mov	r1, r0
 800e33a:	68bb      	ldr	r3, [r7, #8]
 800e33c:	1c5a      	adds	r2, r3, #1
 800e33e:	60ba      	str	r2, [r7, #8]
 800e340:	b2ca      	uxtb	r2, r1
 800e342:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e344:	697b      	ldr	r3, [r7, #20]
 800e346:	3301      	adds	r3, #1
 800e348:	617b      	str	r3, [r7, #20]
 800e34a:	697a      	ldr	r2, [r7, #20]
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	429a      	cmp	r2, r3
 800e350:	dbf0      	blt.n	800e334 <_read+0x12>
  }

  return len;
 800e352:	687b      	ldr	r3, [r7, #4]
}
 800e354:	4618      	mov	r0, r3
 800e356:	3718      	adds	r7, #24
 800e358:	46bd      	mov	sp, r7
 800e35a:	bd80      	pop	{r7, pc}

0800e35c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b086      	sub	sp, #24
 800e360:	af00      	add	r7, sp, #0
 800e362:	60f8      	str	r0, [r7, #12]
 800e364:	60b9      	str	r1, [r7, #8]
 800e366:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e368:	2300      	movs	r3, #0
 800e36a:	617b      	str	r3, [r7, #20]
 800e36c:	e009      	b.n	800e382 <_write+0x26>
  {
    uart_send_byte(*ptr++);
 800e36e:	68bb      	ldr	r3, [r7, #8]
 800e370:	1c5a      	adds	r2, r3, #1
 800e372:	60ba      	str	r2, [r7, #8]
 800e374:	781b      	ldrb	r3, [r3, #0]
 800e376:	4618      	mov	r0, r3
 800e378:	f7ff fdec 	bl	800df54 <uart_send_byte>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800e37c:	697b      	ldr	r3, [r7, #20]
 800e37e:	3301      	adds	r3, #1
 800e380:	617b      	str	r3, [r7, #20]
 800e382:	697a      	ldr	r2, [r7, #20]
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	429a      	cmp	r2, r3
 800e388:	dbf1      	blt.n	800e36e <_write+0x12>
  }
  return len;
 800e38a:	687b      	ldr	r3, [r7, #4]
}
 800e38c:	4618      	mov	r0, r3
 800e38e:	3718      	adds	r7, #24
 800e390:	46bd      	mov	sp, r7
 800e392:	bd80      	pop	{r7, pc}

0800e394 <_close>:

int _close(int file)
{
 800e394:	b480      	push	{r7}
 800e396:	b083      	sub	sp, #12
 800e398:	af00      	add	r7, sp, #0
 800e39a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800e39c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e3a0:	4618      	mov	r0, r3
 800e3a2:	370c      	adds	r7, #12
 800e3a4:	46bd      	mov	sp, r7
 800e3a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3aa:	4770      	bx	lr

0800e3ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
 800e3b2:	6078      	str	r0, [r7, #4]
 800e3b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800e3b6:	683b      	ldr	r3, [r7, #0]
 800e3b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800e3bc:	605a      	str	r2, [r3, #4]
  return 0;
 800e3be:	2300      	movs	r3, #0
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	370c      	adds	r7, #12
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3ca:	4770      	bx	lr

0800e3cc <_isatty>:

int _isatty(int file)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800e3d4:	2301      	movs	r3, #1
}
 800e3d6:	4618      	mov	r0, r3
 800e3d8:	370c      	adds	r7, #12
 800e3da:	46bd      	mov	sp, r7
 800e3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e0:	4770      	bx	lr

0800e3e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800e3e2:	b480      	push	{r7}
 800e3e4:	b085      	sub	sp, #20
 800e3e6:	af00      	add	r7, sp, #0
 800e3e8:	60f8      	str	r0, [r7, #12]
 800e3ea:	60b9      	str	r1, [r7, #8]
 800e3ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800e3ee:	2300      	movs	r3, #0
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	3714      	adds	r7, #20
 800e3f4:	46bd      	mov	sp, r7
 800e3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3fa:	4770      	bx	lr

0800e3fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800e3fc:	b580      	push	{r7, lr}
 800e3fe:	b086      	sub	sp, #24
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800e404:	4a14      	ldr	r2, [pc, #80]	@ (800e458 <_sbrk+0x5c>)
 800e406:	4b15      	ldr	r3, [pc, #84]	@ (800e45c <_sbrk+0x60>)
 800e408:	1ad3      	subs	r3, r2, r3
 800e40a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800e40c:	697b      	ldr	r3, [r7, #20]
 800e40e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800e410:	4b13      	ldr	r3, [pc, #76]	@ (800e460 <_sbrk+0x64>)
 800e412:	681b      	ldr	r3, [r3, #0]
 800e414:	2b00      	cmp	r3, #0
 800e416:	d102      	bne.n	800e41e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800e418:	4b11      	ldr	r3, [pc, #68]	@ (800e460 <_sbrk+0x64>)
 800e41a:	4a12      	ldr	r2, [pc, #72]	@ (800e464 <_sbrk+0x68>)
 800e41c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800e41e:	4b10      	ldr	r3, [pc, #64]	@ (800e460 <_sbrk+0x64>)
 800e420:	681a      	ldr	r2, [r3, #0]
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	4413      	add	r3, r2
 800e426:	693a      	ldr	r2, [r7, #16]
 800e428:	429a      	cmp	r2, r3
 800e42a:	d207      	bcs.n	800e43c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800e42c:	f003 ff3c 	bl	80122a8 <__errno>
 800e430:	4603      	mov	r3, r0
 800e432:	220c      	movs	r2, #12
 800e434:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800e436:	f04f 33ff 	mov.w	r3, #4294967295
 800e43a:	e009      	b.n	800e450 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800e43c:	4b08      	ldr	r3, [pc, #32]	@ (800e460 <_sbrk+0x64>)
 800e43e:	681b      	ldr	r3, [r3, #0]
 800e440:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800e442:	4b07      	ldr	r3, [pc, #28]	@ (800e460 <_sbrk+0x64>)
 800e444:	681a      	ldr	r2, [r3, #0]
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	4413      	add	r3, r2
 800e44a:	4a05      	ldr	r2, [pc, #20]	@ (800e460 <_sbrk+0x64>)
 800e44c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800e44e:	68fb      	ldr	r3, [r7, #12]
}
 800e450:	4618      	mov	r0, r3
 800e452:	3718      	adds	r7, #24
 800e454:	46bd      	mov	sp, r7
 800e456:	bd80      	pop	{r7, pc}
 800e458:	20020000 	.word	0x20020000
 800e45c:	00000400 	.word	0x00000400
 800e460:	20000560 	.word	0x20000560
 800e464:	20004440 	.word	0x20004440

0800e468 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800e468:	b480      	push	{r7}
 800e46a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800e46c:	4b06      	ldr	r3, [pc, #24]	@ (800e488 <SystemInit+0x20>)
 800e46e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e472:	4a05      	ldr	r2, [pc, #20]	@ (800e488 <SystemInit+0x20>)
 800e474:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800e478:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800e47c:	bf00      	nop
 800e47e:	46bd      	mov	sp, r7
 800e480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e484:	4770      	bx	lr
 800e486:	bf00      	nop
 800e488:	e000ed00 	.word	0xe000ed00

0800e48c <rtos_start>:
#define PRIO_OLED        1

/* ------------------------------------------------ */

void rtos_start(void)
{
 800e48c:	b580      	push	{r7, lr}
 800e48e:	b08e      	sub	sp, #56	@ 0x38
 800e490:	af02      	add	r7, sp, #8
    BaseType_t ret;

    /* -------- Create IPC objects -------- */

    q_sensors = xQueueCreate(10, sizeof(sensor_event_t));
 800e492:	2200      	movs	r2, #0
 800e494:	2101      	movs	r1, #1
 800e496:	200a      	movs	r0, #10
 800e498:	f000 fcfc 	bl	800ee94 <xQueueGenericCreate>
 800e49c:	4603      	mov	r3, r0
 800e49e:	4a7c      	ldr	r2, [pc, #496]	@ (800e690 <rtos_start+0x204>)
 800e4a0:	6013      	str	r3, [r2, #0]
    configASSERT(q_sensors != NULL);
 800e4a2:	4b7b      	ldr	r3, [pc, #492]	@ (800e690 <rtos_start+0x204>)
 800e4a4:	681b      	ldr	r3, [r3, #0]
 800e4a6:	2b00      	cmp	r3, #0
 800e4a8:	d10b      	bne.n	800e4c2 <rtos_start+0x36>
	__asm volatile
 800e4aa:	f04f 0305 	mov.w	r3, #5
 800e4ae:	f383 8811 	msr	BASEPRI, r3
 800e4b2:	f3bf 8f6f 	isb	sy
 800e4b6:	f3bf 8f4f 	dsb	sy
 800e4ba:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800e4bc:	bf00      	nop
 800e4be:	bf00      	nop
 800e4c0:	e7fd      	b.n	800e4be <rtos_start+0x32>

    q_oled = xQueueCreate(10, sizeof(oled_msg_t));
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	2117      	movs	r1, #23
 800e4c6:	200a      	movs	r0, #10
 800e4c8:	f000 fce4 	bl	800ee94 <xQueueGenericCreate>
 800e4cc:	4603      	mov	r3, r0
 800e4ce:	4a71      	ldr	r2, [pc, #452]	@ (800e694 <rtos_start+0x208>)
 800e4d0:	6013      	str	r3, [r2, #0]
    configASSERT(q_oled != NULL);
 800e4d2:	4b70      	ldr	r3, [pc, #448]	@ (800e694 <rtos_start+0x208>)
 800e4d4:	681b      	ldr	r3, [r3, #0]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	d10b      	bne.n	800e4f2 <rtos_start+0x66>
	__asm volatile
 800e4da:	f04f 0305 	mov.w	r3, #5
 800e4de:	f383 8811 	msr	BASEPRI, r3
 800e4e2:	f3bf 8f6f 	isb	sy
 800e4e6:	f3bf 8f4f 	dsb	sy
 800e4ea:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800e4ec:	bf00      	nop
 800e4ee:	bf00      	nop
 800e4f0:	e7fd      	b.n	800e4ee <rtos_start+0x62>

    uart_mutex = xSemaphoreCreateMutex();
 800e4f2:	2001      	movs	r0, #1
 800e4f4:	f000 fd46 	bl	800ef84 <xQueueCreateMutex>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	4a67      	ldr	r2, [pc, #412]	@ (800e698 <rtos_start+0x20c>)
 800e4fc:	6013      	str	r3, [r2, #0]
    configASSERT(uart_mutex != NULL);
 800e4fe:	4b66      	ldr	r3, [pc, #408]	@ (800e698 <rtos_start+0x20c>)
 800e500:	681b      	ldr	r3, [r3, #0]
 800e502:	2b00      	cmp	r3, #0
 800e504:	d10b      	bne.n	800e51e <rtos_start+0x92>
	__asm volatile
 800e506:	f04f 0305 	mov.w	r3, #5
 800e50a:	f383 8811 	msr	BASEPRI, r3
 800e50e:	f3bf 8f6f 	isb	sy
 800e512:	f3bf 8f4f 	dsb	sy
 800e516:	623b      	str	r3, [r7, #32]
}
 800e518:	bf00      	nop
 800e51a:	bf00      	nop
 800e51c:	e7fd      	b.n	800e51a <rtos_start+0x8e>

    uart_send_str("\r\n[RTOS] Creating tasks...\r\n");
 800e51e:	485f      	ldr	r0, [pc, #380]	@ (800e69c <rtos_start+0x210>)
 800e520:	f7ff fd30 	bl	800df84 <uart_send_str>

    /* -------- Create tasks -------- */

    ret = xTaskCreate(ADC_Task,
 800e524:	4b5e      	ldr	r3, [pc, #376]	@ (800e6a0 <rtos_start+0x214>)
 800e526:	9301      	str	r3, [sp, #4]
 800e528:	2302      	movs	r3, #2
 800e52a:	9300      	str	r3, [sp, #0]
 800e52c:	2300      	movs	r3, #0
 800e52e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e532:	495c      	ldr	r1, [pc, #368]	@ (800e6a4 <rtos_start+0x218>)
 800e534:	485c      	ldr	r0, [pc, #368]	@ (800e6a8 <rtos_start+0x21c>)
 800e536:	f001 fa57 	bl	800f9e8 <xTaskCreate>
 800e53a:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "ADC",
                      STACK_ADC,
                      NULL,
                      PRIO_ADC,
                      &adcTaskHandle);
    configASSERT(ret == pdPASS);
 800e53c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e53e:	2b01      	cmp	r3, #1
 800e540:	d00b      	beq.n	800e55a <rtos_start+0xce>
	__asm volatile
 800e542:	f04f 0305 	mov.w	r3, #5
 800e546:	f383 8811 	msr	BASEPRI, r3
 800e54a:	f3bf 8f6f 	isb	sy
 800e54e:	f3bf 8f4f 	dsb	sy
 800e552:	61fb      	str	r3, [r7, #28]
}
 800e554:	bf00      	nop
 800e556:	bf00      	nop
 800e558:	e7fd      	b.n	800e556 <rtos_start+0xca>

    ret = xTaskCreate(HealthMonitor_Task,
 800e55a:	2300      	movs	r3, #0
 800e55c:	9301      	str	r3, [sp, #4]
 800e55e:	2305      	movs	r3, #5
 800e560:	9300      	str	r3, [sp, #0]
 800e562:	2300      	movs	r3, #0
 800e564:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e568:	4950      	ldr	r1, [pc, #320]	@ (800e6ac <rtos_start+0x220>)
 800e56a:	4851      	ldr	r0, [pc, #324]	@ (800e6b0 <rtos_start+0x224>)
 800e56c:	f001 fa3c 	bl	800f9e8 <xTaskCreate>
 800e570:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "Health",
                      STACK_HEALTH,
                      NULL,
                      PRIO_HEALTH,
                      NULL);
    configASSERT(ret == pdPASS);
 800e572:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e574:	2b01      	cmp	r3, #1
 800e576:	d00b      	beq.n	800e590 <rtos_start+0x104>
	__asm volatile
 800e578:	f04f 0305 	mov.w	r3, #5
 800e57c:	f383 8811 	msr	BASEPRI, r3
 800e580:	f3bf 8f6f 	isb	sy
 800e584:	f3bf 8f4f 	dsb	sy
 800e588:	61bb      	str	r3, [r7, #24]
}
 800e58a:	bf00      	nop
 800e58c:	bf00      	nop
 800e58e:	e7fd      	b.n	800e58c <rtos_start+0x100>

    ret = xTaskCreate(CLI_Task,
 800e590:	2300      	movs	r3, #0
 800e592:	9301      	str	r3, [sp, #4]
 800e594:	2304      	movs	r3, #4
 800e596:	9300      	str	r3, [sp, #0]
 800e598:	2300      	movs	r3, #0
 800e59a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e59e:	4945      	ldr	r1, [pc, #276]	@ (800e6b4 <rtos_start+0x228>)
 800e5a0:	4845      	ldr	r0, [pc, #276]	@ (800e6b8 <rtos_start+0x22c>)
 800e5a2:	f001 fa21 	bl	800f9e8 <xTaskCreate>
 800e5a6:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "CLI",
                      STACK_CLI,
                      NULL,
                      PRIO_CLI,
                      NULL);
    configASSERT(ret == pdPASS);
 800e5a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5aa:	2b01      	cmp	r3, #1
 800e5ac:	d00b      	beq.n	800e5c6 <rtos_start+0x13a>
	__asm volatile
 800e5ae:	f04f 0305 	mov.w	r3, #5
 800e5b2:	f383 8811 	msr	BASEPRI, r3
 800e5b6:	f3bf 8f6f 	isb	sy
 800e5ba:	f3bf 8f4f 	dsb	sy
 800e5be:	617b      	str	r3, [r7, #20]
}
 800e5c0:	bf00      	nop
 800e5c2:	bf00      	nop
 800e5c4:	e7fd      	b.n	800e5c2 <rtos_start+0x136>

    ret = xTaskCreate(Sensors_Task,
 800e5c6:	2300      	movs	r3, #0
 800e5c8:	9301      	str	r3, [sp, #4]
 800e5ca:	2303      	movs	r3, #3
 800e5cc:	9300      	str	r3, [sp, #0]
 800e5ce:	2300      	movs	r3, #0
 800e5d0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e5d4:	4939      	ldr	r1, [pc, #228]	@ (800e6bc <rtos_start+0x230>)
 800e5d6:	483a      	ldr	r0, [pc, #232]	@ (800e6c0 <rtos_start+0x234>)
 800e5d8:	f001 fa06 	bl	800f9e8 <xTaskCreate>
 800e5dc:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "Sensor",
                      STACK_SENSORS,
                      NULL,
                      PRIO_SENSORS,
                      NULL);
    configASSERT(ret == pdPASS);
 800e5de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e5e0:	2b01      	cmp	r3, #1
 800e5e2:	d00b      	beq.n	800e5fc <rtos_start+0x170>
	__asm volatile
 800e5e4:	f04f 0305 	mov.w	r3, #5
 800e5e8:	f383 8811 	msr	BASEPRI, r3
 800e5ec:	f3bf 8f6f 	isb	sy
 800e5f0:	f3bf 8f4f 	dsb	sy
 800e5f4:	613b      	str	r3, [r7, #16]
}
 800e5f6:	bf00      	nop
 800e5f8:	bf00      	nop
 800e5fa:	e7fd      	b.n	800e5f8 <rtos_start+0x16c>

    ret = xTaskCreate(OLED_Task,
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	9301      	str	r3, [sp, #4]
 800e600:	2301      	movs	r3, #1
 800e602:	9300      	str	r3, [sp, #0]
 800e604:	2300      	movs	r3, #0
 800e606:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e60a:	492e      	ldr	r1, [pc, #184]	@ (800e6c4 <rtos_start+0x238>)
 800e60c:	482e      	ldr	r0, [pc, #184]	@ (800e6c8 <rtos_start+0x23c>)
 800e60e:	f001 f9eb 	bl	800f9e8 <xTaskCreate>
 800e612:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "OLED",
                      STACK_OLED,
                      NULL,
                      PRIO_OLED,
                      NULL);
    configASSERT(ret == pdPASS);
 800e614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e616:	2b01      	cmp	r3, #1
 800e618:	d00b      	beq.n	800e632 <rtos_start+0x1a6>
	__asm volatile
 800e61a:	f04f 0305 	mov.w	r3, #5
 800e61e:	f383 8811 	msr	BASEPRI, r3
 800e622:	f3bf 8f6f 	isb	sy
 800e626:	f3bf 8f4f 	dsb	sy
 800e62a:	60fb      	str	r3, [r7, #12]
}
 800e62c:	bf00      	nop
 800e62e:	bf00      	nop
 800e630:	e7fd      	b.n	800e62e <rtos_start+0x1a2>

    ret = xTaskCreate(Start_Peripherals_Task,
 800e632:	2300      	movs	r3, #0
 800e634:	9301      	str	r3, [sp, #4]
 800e636:	2303      	movs	r3, #3
 800e638:	9300      	str	r3, [sp, #0]
 800e63a:	2300      	movs	r3, #0
 800e63c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e640:	4922      	ldr	r1, [pc, #136]	@ (800e6cc <rtos_start+0x240>)
 800e642:	4823      	ldr	r0, [pc, #140]	@ (800e6d0 <rtos_start+0x244>)
 800e644:	f001 f9d0 	bl	800f9e8 <xTaskCreate>
 800e648:	62f8      	str	r0, [r7, #44]	@ 0x2c
                      "START",
                      STACK_START,
                      NULL,
                      PRIO_START,
                      NULL);
    configASSERT(ret == pdPASS);
 800e64a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e64c:	2b01      	cmp	r3, #1
 800e64e:	d00b      	beq.n	800e668 <rtos_start+0x1dc>
	__asm volatile
 800e650:	f04f 0305 	mov.w	r3, #5
 800e654:	f383 8811 	msr	BASEPRI, r3
 800e658:	f3bf 8f6f 	isb	sy
 800e65c:	f3bf 8f4f 	dsb	sy
 800e660:	60bb      	str	r3, [r7, #8]
}
 800e662:	bf00      	nop
 800e664:	bf00      	nop
 800e666:	e7fd      	b.n	800e664 <rtos_start+0x1d8>

    uart_send_str("[RTOS] Scheduler starting...\r\n");
 800e668:	481a      	ldr	r0, [pc, #104]	@ (800e6d4 <rtos_start+0x248>)
 800e66a:	f7ff fc8b 	bl	800df84 <uart_send_str>

    /* -------- Start scheduler -------- */

    vTaskStartScheduler();
 800e66e:	f001 fbc7 	bl	800fe00 <vTaskStartScheduler>

    /* Scheduler failed to start (heap/config issue) */
    uart_send_str("[RTOS] FATAL: Scheduler start failed\r\n");
 800e672:	4819      	ldr	r0, [pc, #100]	@ (800e6d8 <rtos_start+0x24c>)
 800e674:	f7ff fc86 	bl	800df84 <uart_send_str>
	__asm volatile
 800e678:	f04f 0305 	mov.w	r3, #5
 800e67c:	f383 8811 	msr	BASEPRI, r3
 800e680:	f3bf 8f6f 	isb	sy
 800e684:	f3bf 8f4f 	dsb	sy
 800e688:	607b      	str	r3, [r7, #4]
}
 800e68a:	bf00      	nop
    taskDISABLE_INTERRUPTS();

    while (1);
 800e68c:	bf00      	nop
 800e68e:	e7fd      	b.n	800e68c <rtos_start+0x200>
 800e690:	20000564 	.word	0x20000564
 800e694:	20000574 	.word	0x20000574
 800e698:	20000578 	.word	0x20000578
 800e69c:	080152c4 	.word	0x080152c4
 800e6a0:	20000568 	.word	0x20000568
 800e6a4:	080152e4 	.word	0x080152e4
 800e6a8:	0800e7a9 	.word	0x0800e7a9
 800e6ac:	080152e8 	.word	0x080152e8
 800e6b0:	0800e75d 	.word	0x0800e75d
 800e6b4:	080152f0 	.word	0x080152f0
 800e6b8:	0800e805 	.word	0x0800e805
 800e6bc:	080152f4 	.word	0x080152f4
 800e6c0:	0800ea09 	.word	0x0800ea09
 800e6c4:	080152fc 	.word	0x080152fc
 800e6c8:	0800e905 	.word	0x0800e905
 800e6cc:	08015304 	.word	0x08015304
 800e6d0:	0800eb95 	.word	0x0800eb95
 800e6d4:	0801530c 	.word	0x0801530c
 800e6d8:	0801532c 	.word	0x0801532c

0800e6dc <Heartbeat_CLI>:
/* Updated by tasks, read/cleared by health monitor */
static volatile uint32_t hb_mask;

/* ---------------- Heartbeat APIs ---------------- */

void Heartbeat_CLI(void)    { hb_mask |= HB_CLI_BIT; }
 800e6dc:	b480      	push	{r7}
 800e6de:	af00      	add	r7, sp, #0
 800e6e0:	4b05      	ldr	r3, [pc, #20]	@ (800e6f8 <Heartbeat_CLI+0x1c>)
 800e6e2:	681b      	ldr	r3, [r3, #0]
 800e6e4:	f043 0301 	orr.w	r3, r3, #1
 800e6e8:	4a03      	ldr	r2, [pc, #12]	@ (800e6f8 <Heartbeat_CLI+0x1c>)
 800e6ea:	6013      	str	r3, [r2, #0]
 800e6ec:	bf00      	nop
 800e6ee:	46bd      	mov	sp, r7
 800e6f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e6f4:	4770      	bx	lr
 800e6f6:	bf00      	nop
 800e6f8:	2000056c 	.word	0x2000056c

0800e6fc <Heartbeat_Sensor>:
void Heartbeat_Sensor(void) { hb_mask |= HB_SENSOR_BIT; }
 800e6fc:	b480      	push	{r7}
 800e6fe:	af00      	add	r7, sp, #0
 800e700:	4b05      	ldr	r3, [pc, #20]	@ (800e718 <Heartbeat_Sensor+0x1c>)
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	f043 0302 	orr.w	r3, r3, #2
 800e708:	4a03      	ldr	r2, [pc, #12]	@ (800e718 <Heartbeat_Sensor+0x1c>)
 800e70a:	6013      	str	r3, [r2, #0]
 800e70c:	bf00      	nop
 800e70e:	46bd      	mov	sp, r7
 800e710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e714:	4770      	bx	lr
 800e716:	bf00      	nop
 800e718:	2000056c 	.word	0x2000056c

0800e71c <Heartbeat_ADC>:
void Heartbeat_ADC(void)    { hb_mask |= HB_ADC_BIT; }
 800e71c:	b480      	push	{r7}
 800e71e:	af00      	add	r7, sp, #0
 800e720:	4b05      	ldr	r3, [pc, #20]	@ (800e738 <Heartbeat_ADC+0x1c>)
 800e722:	681b      	ldr	r3, [r3, #0]
 800e724:	f043 0304 	orr.w	r3, r3, #4
 800e728:	4a03      	ldr	r2, [pc, #12]	@ (800e738 <Heartbeat_ADC+0x1c>)
 800e72a:	6013      	str	r3, [r2, #0]
 800e72c:	bf00      	nop
 800e72e:	46bd      	mov	sp, r7
 800e730:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e734:	4770      	bx	lr
 800e736:	bf00      	nop
 800e738:	2000056c 	.word	0x2000056c

0800e73c <Heartbeat_OLED>:
void Heartbeat_OLED(void)   { hb_mask |= HB_OLED_BIT; }
 800e73c:	b480      	push	{r7}
 800e73e:	af00      	add	r7, sp, #0
 800e740:	4b05      	ldr	r3, [pc, #20]	@ (800e758 <Heartbeat_OLED+0x1c>)
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	f043 0308 	orr.w	r3, r3, #8
 800e748:	4a03      	ldr	r2, [pc, #12]	@ (800e758 <Heartbeat_OLED+0x1c>)
 800e74a:	6013      	str	r3, [r2, #0]
 800e74c:	bf00      	nop
 800e74e:	46bd      	mov	sp, r7
 800e750:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e754:	4770      	bx	lr
 800e756:	bf00      	nop
 800e758:	2000056c 	.word	0x2000056c

0800e75c <HealthMonitor_Task>:

/* ---------------- Health Monitor Task ---------------- */

void HealthMonitor_Task(void *arg)
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b086      	sub	sp, #24
 800e760:	af00      	add	r7, sp, #0
 800e762:	6078      	str	r0, [r7, #4]
    (void)arg;

    const TickType_t period = pdMS_TO_TICKS(5000);
 800e764:	f241 3388 	movw	r3, #5000	@ 0x1388
 800e768:	613b      	str	r3, [r7, #16]
    uint8_t warmup_cycles = 2;   /* Startup grace window */
 800e76a:	2302      	movs	r3, #2
 800e76c:	75fb      	strb	r3, [r7, #23]

    while (1)
    {
        vTaskDelay(period);
 800e76e:	6938      	ldr	r0, [r7, #16]
 800e770:	f001 fb10 	bl	800fd94 <vTaskDelay>

        if (warmup_cycles)
 800e774:	7dfb      	ldrb	r3, [r7, #23]
 800e776:	2b00      	cmp	r3, #0
 800e778:	d008      	beq.n	800e78c <HealthMonitor_Task+0x30>
        {
            warmup_cycles--;
 800e77a:	7dfb      	ldrb	r3, [r7, #23]
 800e77c:	3b01      	subs	r3, #1
 800e77e:	75fb      	strb	r3, [r7, #23]
            hb_mask = 0;
 800e780:	4b08      	ldr	r3, [pc, #32]	@ (800e7a4 <HealthMonitor_Task+0x48>)
 800e782:	2200      	movs	r2, #0
 800e784:	601a      	str	r2, [r3, #0]
            Watchdog_Feed();
 800e786:	f7ff fc99 	bl	800e0bc <Watchdog_Feed>
            continue;
 800e78a:	e00a      	b.n	800e7a2 <HealthMonitor_Task+0x46>
        }

        uint32_t snapshot = hb_mask;
 800e78c:	4b05      	ldr	r3, [pc, #20]	@ (800e7a4 <HealthMonitor_Task+0x48>)
 800e78e:	681b      	ldr	r3, [r3, #0]
 800e790:	60fb      	str	r3, [r7, #12]
        hb_mask = 0;   /* Clear for next window */
 800e792:	4b04      	ldr	r3, [pc, #16]	@ (800e7a4 <HealthMonitor_Task+0x48>)
 800e794:	2200      	movs	r2, #0
 800e796:	601a      	str	r2, [r3, #0]

        if (snapshot == HB_ALL_MASK)
 800e798:	68fb      	ldr	r3, [r7, #12]
 800e79a:	2b0f      	cmp	r3, #15
 800e79c:	d1e7      	bne.n	800e76e <HealthMonitor_Task+0x12>
        {
            /* All tasks reported healthy */
            Watchdog_Feed();
 800e79e:	f7ff fc8d 	bl	800e0bc <Watchdog_Feed>
    {
 800e7a2:	e7e4      	b.n	800e76e <HealthMonitor_Task+0x12>
 800e7a4:	2000056c 	.word	0x2000056c

0800e7a8 <ADC_Task>:

/* Provided by dma.c */
extern volatile uint16_t adc_dma_buffer[ADC_DMA_BUF_LEN];

void ADC_Task(void *arg)
{
 800e7a8:	b580      	push	{r7, lr}
 800e7aa:	b086      	sub	sp, #24
 800e7ac:	af00      	add	r7, sp, #0
 800e7ae:	6078      	str	r0, [r7, #4]
    (void)arg;

    adcTaskHandle = xTaskGetCurrentTaskHandle();
 800e7b0:	f001 ff7a 	bl	80106a8 <xTaskGetCurrentTaskHandle>
 800e7b4:	4603      	mov	r3, r0
 800e7b6:	4a11      	ldr	r2, [pc, #68]	@ (800e7fc <ADC_Task+0x54>)
 800e7b8:	6013      	str	r3, [r2, #0]

    /* Allow ADC + DMA to stabilize */
    vTaskDelay(pdMS_TO_TICKS(200));
 800e7ba:	20c8      	movs	r0, #200	@ 0xc8
 800e7bc:	f001 faea 	bl	800fd94 <vTaskDelay>

    for (;;)
    {
        /* Wait for DMA notification */
        ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 800e7c0:	f04f 31ff 	mov.w	r1, #4294967295
 800e7c4:	2001      	movs	r0, #1
 800e7c6:	f002 f93f 	bl	8010a48 <ulTaskNotifyTake>

        /* Copy DMA buffer locally (ownership boundary) */
        uint16_t temp_raw = adc_dma_buffer[0];
 800e7ca:	4b0d      	ldr	r3, [pc, #52]	@ (800e800 <ADC_Task+0x58>)
 800e7cc:	881b      	ldrh	r3, [r3, #0]
 800e7ce:	82fb      	strh	r3, [r7, #22]
        uint16_t vref_raw = adc_dma_buffer[1];
 800e7d0:	4b0b      	ldr	r3, [pc, #44]	@ (800e800 <ADC_Task+0x58>)
 800e7d2:	885b      	ldrh	r3, [r3, #2]
 800e7d4:	82bb      	strh	r3, [r7, #20]

        /* Compute values */
        float vref = adc_compute_vref(vref_raw);
 800e7d6:	8abb      	ldrh	r3, [r7, #20]
 800e7d8:	4618      	mov	r0, r3
 800e7da:	f7fe fb3d 	bl	800ce58 <adc_compute_vref>
 800e7de:	ed87 0a04 	vstr	s0, [r7, #16]
        float temp = adc_compute_temperature(temp_raw, vref);
 800e7e2:	8afb      	ldrh	r3, [r7, #22]
 800e7e4:	ed97 0a04 	vldr	s0, [r7, #16]
 800e7e8:	4618      	mov	r0, r3
 800e7ea:	f7fe fb5f 	bl	800ceac <adc_compute_temperature>
 800e7ee:	ed87 0a03 	vstr	s0, [r7, #12]

        /* Report liveness */
        Heartbeat_ADC();
 800e7f2:	f7ff ff93 	bl	800e71c <Heartbeat_ADC>
    {
 800e7f6:	bf00      	nop
 800e7f8:	e7e2      	b.n	800e7c0 <ADC_Task+0x18>
 800e7fa:	bf00      	nop
 800e7fc:	20000568 	.word	0x20000568
 800e800:	200001f0 	.word	0x200001f0

0800e804 <CLI_Task>:
#define CLI_LINE_MAX 64

/* ---------- CLI Task Entry ---------- */

void CLI_Task(void *arg)
{
 800e804:	b580      	push	{r7, lr}
 800e806:	b094      	sub	sp, #80	@ 0x50
 800e808:	af00      	add	r7, sp, #0
 800e80a:	6078      	str	r0, [r7, #4]
    (void)arg;

    char line[CLI_LINE_MAX];
    uint32_t idx = 0;
 800e80c:	2300      	movs	r3, #0
 800e80e:	64fb      	str	r3, [r7, #76]	@ 0x4c

    uart_send_str("\r\n[CLI] Ready. Type 'help'\r\n");
 800e810:	4827      	ldr	r0, [pc, #156]	@ (800e8b0 <CLI_Task+0xac>)
 800e812:	f7ff fbb7 	bl	800df84 <uart_send_str>
    uart_send_str("AegisFW> ");
 800e816:	4827      	ldr	r0, [pc, #156]	@ (800e8b4 <CLI_Task+0xb0>)
 800e818:	f7ff fbb4 	bl	800df84 <uart_send_str>

    for (;;)
    {
        Heartbeat_CLI();
 800e81c:	f7ff ff5e 	bl	800e6dc <Heartbeat_CLI>

        char c = uart_read();   // blocking
 800e820:	f7ff fbcc 	bl	800dfbc <uart_read>
 800e824:	4603      	mov	r3, r0
 800e826:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b

        if (c == '\r' || c == '\n')
 800e82a:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e82e:	2b0d      	cmp	r3, #13
 800e830:	d003      	beq.n	800e83a <CLI_Task+0x36>
 800e832:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e836:	2b0a      	cmp	r3, #10
 800e838:	d116      	bne.n	800e868 <CLI_Task+0x64>
        {
            uart_send_str("\r\n");
 800e83a:	481f      	ldr	r0, [pc, #124]	@ (800e8b8 <CLI_Task+0xb4>)
 800e83c:	f7ff fba2 	bl	800df84 <uart_send_str>
            line[idx] = 0;
 800e840:	f107 0208 	add.w	r2, r7, #8
 800e844:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e846:	4413      	add	r3, r2
 800e848:	2200      	movs	r2, #0
 800e84a:	701a      	strb	r2, [r3, #0]

            if (idx > 0)
 800e84c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e84e:	2b00      	cmp	r3, #0
 800e850:	d004      	beq.n	800e85c <CLI_Task+0x58>
                cli_dispatch(line);
 800e852:	f107 0308 	add.w	r3, r7, #8
 800e856:	4618      	mov	r0, r3
 800e858:	f7fe fd52 	bl	800d300 <cli_dispatch>
            idx = 0;
 800e85c:	2300      	movs	r3, #0
 800e85e:	64fb      	str	r3, [r7, #76]	@ 0x4c
            uart_send_str("AegisFW> ");
 800e860:	4814      	ldr	r0, [pc, #80]	@ (800e8b4 <CLI_Task+0xb0>)
 800e862:	f7ff fb8f 	bl	800df84 <uart_send_str>
 800e866:	e022      	b.n	800e8ae <CLI_Task+0xaa>
        }
        else if ((c == '\b' || c == 127) && idx > 0)
 800e868:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e86c:	2b08      	cmp	r3, #8
 800e86e:	d003      	beq.n	800e878 <CLI_Task+0x74>
 800e870:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e874:	2b7f      	cmp	r3, #127	@ 0x7f
 800e876:	d109      	bne.n	800e88c <CLI_Task+0x88>
 800e878:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d006      	beq.n	800e88c <CLI_Task+0x88>
        {
            idx--;
 800e87e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e880:	3b01      	subs	r3, #1
 800e882:	64fb      	str	r3, [r7, #76]	@ 0x4c
            uart_send_str("\b \b");
 800e884:	480d      	ldr	r0, [pc, #52]	@ (800e8bc <CLI_Task+0xb8>)
 800e886:	f7ff fb7d 	bl	800df84 <uart_send_str>
 800e88a:	e010      	b.n	800e8ae <CLI_Task+0xaa>
        }
        else if (idx < CLI_LINE_MAX - 1)
 800e88c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e88e:	2b3e      	cmp	r3, #62	@ 0x3e
 800e890:	d8c4      	bhi.n	800e81c <CLI_Task+0x18>
        {
            uart_send_byte(c);
 800e892:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800e896:	4618      	mov	r0, r3
 800e898:	f7ff fb5c 	bl	800df54 <uart_send_byte>
            line[idx++] = c;
 800e89c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e89e:	1c5a      	adds	r2, r3, #1
 800e8a0:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800e8a2:	3350      	adds	r3, #80	@ 0x50
 800e8a4:	443b      	add	r3, r7
 800e8a6:	f897 204b 	ldrb.w	r2, [r7, #75]	@ 0x4b
 800e8aa:	f803 2c48 	strb.w	r2, [r3, #-72]
    {
 800e8ae:	e7b5      	b.n	800e81c <CLI_Task+0x18>
 800e8b0:	08015354 	.word	0x08015354
 800e8b4:	08015374 	.word	0x08015374
 800e8b8:	08015380 	.word	0x08015380
 800e8bc:	08015384 	.word	0x08015384

0800e8c0 <uprintf>:

#define UART_LOCK()     xSemaphoreTake(uart_mutex, portMAX_DELAY)
#define UART_UNLOCK()   xSemaphoreGive(uart_mutex)

static inline void uprintf(const char *fmt, ...)
{
 800e8c0:	b40f      	push	{r0, r1, r2, r3}
 800e8c2:	b580      	push	{r7, lr}
 800e8c4:	b082      	sub	sp, #8
 800e8c6:	af00      	add	r7, sp, #0
    UART_LOCK();
 800e8c8:	4b0d      	ldr	r3, [pc, #52]	@ (800e900 <uprintf+0x40>)
 800e8ca:	681b      	ldr	r3, [r3, #0]
 800e8cc:	f04f 31ff 	mov.w	r1, #4294967295
 800e8d0:	4618      	mov	r0, r3
 800e8d2:	f000 fdf1 	bl	800f4b8 <xQueueSemaphoreTake>
    va_list args;
    va_start(args, fmt);
 800e8d6:	f107 0314 	add.w	r3, r7, #20
 800e8da:	607b      	str	r3, [r7, #4]
    printf(fmt, args);
 800e8dc:	6879      	ldr	r1, [r7, #4]
 800e8de:	6938      	ldr	r0, [r7, #16]
 800e8e0:	f003 fb56 	bl	8011f90 <iprintf>
    va_end(args);
    UART_UNLOCK();
 800e8e4:	4b06      	ldr	r3, [pc, #24]	@ (800e900 <uprintf+0x40>)
 800e8e6:	6818      	ldr	r0, [r3, #0]
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	2100      	movs	r1, #0
 800e8ee:	f000 fb61 	bl	800efb4 <xQueueGenericSend>
}
 800e8f2:	bf00      	nop
 800e8f4:	3708      	adds	r7, #8
 800e8f6:	46bd      	mov	sp, r7
 800e8f8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e8fc:	b004      	add	sp, #16
 800e8fe:	4770      	bx	lr
 800e900:	20000578 	.word	0x20000578

0800e904 <OLED_Task>:

/* Global queue, created before scheduler */
extern QueueHandle_t q_oled;

void OLED_Task(void *arg)
{
 800e904:	b580      	push	{r7, lr}
 800e906:	b088      	sub	sp, #32
 800e908:	af00      	add	r7, sp, #0
 800e90a:	6078      	str	r0, [r7, #4]
    (void)arg;

    uprintf("[OLED] Task started\r\n");
 800e90c:	4816      	ldr	r0, [pc, #88]	@ (800e968 <OLED_Task+0x64>)
 800e90e:	f7ff ffd7 	bl	800e8c0 <uprintf>

    /* Initialize display */
    oled_init();
 800e912:	f7ff f831 	bl	800d978 <oled_init>

    if (!oled_is_present())
 800e916:	f7ff f823 	bl	800d960 <oled_is_present>
 800e91a:	4603      	mov	r3, r0
 800e91c:	f083 0301 	eor.w	r3, r3, #1
 800e920:	b2db      	uxtb	r3, r3
 800e922:	2b00      	cmp	r3, #0
 800e924:	d007      	beq.n	800e936 <OLED_Task+0x32>
    {
        uprintf("[OLED] Display not detected, task dormant\r\n");
 800e926:	4811      	ldr	r0, [pc, #68]	@ (800e96c <OLED_Task+0x68>)
 800e928:	f7ff ffca 	bl	800e8c0 <uprintf>

        /* OLED absent  never heartbeat */
        for (;;)
            vTaskDelay(portMAX_DELAY);
 800e92c:	f04f 30ff 	mov.w	r0, #4294967295
 800e930:	f001 fa30 	bl	800fd94 <vTaskDelay>
 800e934:	e7fa      	b.n	800e92c <OLED_Task+0x28>
    }

    oled_clear();
 800e936:	f7ff f885 	bl	800da44 <oled_clear>
    oled_msg_t msg;

    for (;;)
    {
        /* Block until work arrives */
        if (xQueueReceive(q_oled, &msg, portMAX_DELAY) == pdTRUE)
 800e93a:	4b0d      	ldr	r3, [pc, #52]	@ (800e970 <OLED_Task+0x6c>)
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	f107 0108 	add.w	r1, r7, #8
 800e942:	f04f 32ff 	mov.w	r2, #4294967295
 800e946:	4618      	mov	r0, r3
 800e948:	f000 fcd4 	bl	800f2f4 <xQueueReceive>
 800e94c:	4603      	mov	r3, r0
 800e94e:	2b01      	cmp	r3, #1
 800e950:	d1f3      	bne.n	800e93a <OLED_Task+0x36>
        {
            /* Attempt print */
            oled_print(msg.row, msg.text);
 800e952:	7a3a      	ldrb	r2, [r7, #8]
 800e954:	f107 0308 	add.w	r3, r7, #8
 800e958:	3301      	adds	r3, #1
 800e95a:	4619      	mov	r1, r3
 800e95c:	4610      	mov	r0, r2
 800e95e:	f7ff f8a5 	bl	800daac <oled_print>

            /* Meaningful work succeeded */
            Heartbeat_OLED();
 800e962:	f7ff feeb 	bl	800e73c <Heartbeat_OLED>
        if (xQueueReceive(q_oled, &msg, portMAX_DELAY) == pdTRUE)
 800e966:	e7e8      	b.n	800e93a <OLED_Task+0x36>
 800e968:	08015388 	.word	0x08015388
 800e96c:	080153a0 	.word	0x080153a0
 800e970:	20000574 	.word	0x20000574

0800e974 <OLED_PrintAsync>:

/*
 * Safe API: callable from tasks only
 */
void OLED_PrintAsync(uint8_t row, const char *s)
{
 800e974:	b580      	push	{r7, lr}
 800e976:	b088      	sub	sp, #32
 800e978:	af00      	add	r7, sp, #0
 800e97a:	4603      	mov	r3, r0
 800e97c:	6039      	str	r1, [r7, #0]
 800e97e:	71fb      	strb	r3, [r7, #7]
    if (!q_oled || !s)
 800e980:	4b0f      	ldr	r3, [pc, #60]	@ (800e9c0 <OLED_PrintAsync+0x4c>)
 800e982:	681b      	ldr	r3, [r3, #0]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d017      	beq.n	800e9b8 <OLED_PrintAsync+0x44>
 800e988:	683b      	ldr	r3, [r7, #0]
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d014      	beq.n	800e9b8 <OLED_PrintAsync+0x44>
        return;

    oled_msg_t msg;
    msg.row = row;
 800e98e:	79fb      	ldrb	r3, [r7, #7]
 800e990:	723b      	strb	r3, [r7, #8]

    strncpy(msg.text, s, sizeof(msg.text) - 1);
 800e992:	f107 0308 	add.w	r3, r7, #8
 800e996:	3301      	adds	r3, #1
 800e998:	2215      	movs	r2, #21
 800e99a:	6839      	ldr	r1, [r7, #0]
 800e99c:	4618      	mov	r0, r3
 800e99e:	f003 fbca 	bl	8012136 <strncpy>
    msg.text[sizeof(msg.text) - 1] = '\0';
 800e9a2:	2300      	movs	r3, #0
 800e9a4:	77bb      	strb	r3, [r7, #30]

    /* Non-blocking send */
    xQueueSend(q_oled, &msg, 0);
 800e9a6:	4b06      	ldr	r3, [pc, #24]	@ (800e9c0 <OLED_PrintAsync+0x4c>)
 800e9a8:	6818      	ldr	r0, [r3, #0]
 800e9aa:	f107 0108 	add.w	r1, r7, #8
 800e9ae:	2300      	movs	r3, #0
 800e9b0:	2200      	movs	r2, #0
 800e9b2:	f000 faff 	bl	800efb4 <xQueueGenericSend>
 800e9b6:	e000      	b.n	800e9ba <OLED_PrintAsync+0x46>
        return;
 800e9b8:	bf00      	nop
}
 800e9ba:	3720      	adds	r7, #32
 800e9bc:	46bd      	mov	sp, r7
 800e9be:	bd80      	pop	{r7, pc}
 800e9c0:	20000574 	.word	0x20000574

0800e9c4 <uprintf>:
{
 800e9c4:	b40f      	push	{r0, r1, r2, r3}
 800e9c6:	b580      	push	{r7, lr}
 800e9c8:	b082      	sub	sp, #8
 800e9ca:	af00      	add	r7, sp, #0
    UART_LOCK();
 800e9cc:	4b0d      	ldr	r3, [pc, #52]	@ (800ea04 <uprintf+0x40>)
 800e9ce:	681b      	ldr	r3, [r3, #0]
 800e9d0:	f04f 31ff 	mov.w	r1, #4294967295
 800e9d4:	4618      	mov	r0, r3
 800e9d6:	f000 fd6f 	bl	800f4b8 <xQueueSemaphoreTake>
    va_start(args, fmt);
 800e9da:	f107 0314 	add.w	r3, r7, #20
 800e9de:	607b      	str	r3, [r7, #4]
    printf(fmt, args);
 800e9e0:	6879      	ldr	r1, [r7, #4]
 800e9e2:	6938      	ldr	r0, [r7, #16]
 800e9e4:	f003 fad4 	bl	8011f90 <iprintf>
    UART_UNLOCK();
 800e9e8:	4b06      	ldr	r3, [pc, #24]	@ (800ea04 <uprintf+0x40>)
 800e9ea:	6818      	ldr	r0, [r3, #0]
 800e9ec:	2300      	movs	r3, #0
 800e9ee:	2200      	movs	r2, #0
 800e9f0:	2100      	movs	r1, #0
 800e9f2:	f000 fadf 	bl	800efb4 <xQueueGenericSend>
}
 800e9f6:	bf00      	nop
 800e9f8:	3708      	adds	r7, #8
 800e9fa:	46bd      	mov	sp, r7
 800e9fc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ea00:	b004      	add	sp, #16
 800ea02:	4770      	bx	lr
 800ea04:	20000578 	.word	0x20000578

0800ea08 <Sensors_Task>:
/* Debounce only where needed (impact sensor) */
static volatile TickType_t lastImpactTick = 0;
#define IMPACT_DEBOUNCE_MS   50

void Sensors_Task(void *arg)
{
 800ea08:	b580      	push	{r7, lr}
 800ea0a:	b084      	sub	sp, #16
 800ea0c:	af00      	add	r7, sp, #0
 800ea0e:	6078      	str	r0, [r7, #4]
    (void)arg;

    uprintf("[SENSORS] Task started\r\n");
 800ea10:	4823      	ldr	r0, [pc, #140]	@ (800eaa0 <Sensors_Task+0x98>)
 800ea12:	f7ff ffd7 	bl	800e9c4 <uprintf>
    sensor_event_t ev;

    for (;;)
    {
        /* Block until an event arrives */
        if (xQueueReceive(q_sensors, &ev, portMAX_DELAY) == pdTRUE)
 800ea16:	4b23      	ldr	r3, [pc, #140]	@ (800eaa4 <Sensors_Task+0x9c>)
 800ea18:	681b      	ldr	r3, [r3, #0]
 800ea1a:	f107 010f 	add.w	r1, r7, #15
 800ea1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ea22:	4618      	mov	r0, r3
 800ea24:	f000 fc66 	bl	800f2f4 <xQueueReceive>
 800ea28:	4603      	mov	r3, r0
 800ea2a:	2b01      	cmp	r3, #1
 800ea2c:	d1f3      	bne.n	800ea16 <Sensors_Task+0xe>
        {
            /* Task successfully handled work  heartbeat */
            Heartbeat_Sensor();
 800ea2e:	f7ff fe65 	bl	800e6fc <Heartbeat_Sensor>

            switch (ev)
 800ea32:	7bfb      	ldrb	r3, [r7, #15]
 800ea34:	2b0e      	cmp	r3, #14
 800ea36:	d831      	bhi.n	800ea9c <Sensors_Task+0x94>
 800ea38:	a201      	add	r2, pc, #4	@ (adr r2, 800ea40 <Sensors_Task+0x38>)
 800ea3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea3e:	bf00      	nop
 800ea40:	0800ea7d 	.word	0x0800ea7d
 800ea44:	0800ea9d 	.word	0x0800ea9d
 800ea48:	0800ea9d 	.word	0x0800ea9d
 800ea4c:	0800ea9d 	.word	0x0800ea9d
 800ea50:	0800ea9d 	.word	0x0800ea9d
 800ea54:	0800ea85 	.word	0x0800ea85
 800ea58:	0800ea9d 	.word	0x0800ea9d
 800ea5c:	0800ea9d 	.word	0x0800ea9d
 800ea60:	0800ea9d 	.word	0x0800ea9d
 800ea64:	0800ea9d 	.word	0x0800ea9d
 800ea68:	0800ea9d 	.word	0x0800ea9d
 800ea6c:	0800ea9d 	.word	0x0800ea9d
 800ea70:	0800ea9d 	.word	0x0800ea9d
 800ea74:	0800ea8d 	.word	0x0800ea8d
 800ea78:	0800ea95 	.word	0x0800ea95
            {
                case SENSOR_PIR:
                    uprintf("[SENS] PIR triggered\r\n");
 800ea7c:	480a      	ldr	r0, [pc, #40]	@ (800eaa8 <Sensors_Task+0xa0>)
 800ea7e:	f7ff ffa1 	bl	800e9c4 <uprintf>
                    break;
 800ea82:	e00c      	b.n	800ea9e <Sensors_Task+0x96>

                case SENSOR_IMPACT:
                    uprintf("[SENS] Impact detected\r\n");
 800ea84:	4809      	ldr	r0, [pc, #36]	@ (800eaac <Sensors_Task+0xa4>)
 800ea86:	f7ff ff9d 	bl	800e9c4 <uprintf>
                    break;
 800ea8a:	e008      	b.n	800ea9e <Sensors_Task+0x96>

                case SENSOR_BUTTON:
                    uprintf("[SENS] Button pressed\r\n");
 800ea8c:	4808      	ldr	r0, [pc, #32]	@ (800eab0 <Sensors_Task+0xa8>)
 800ea8e:	f7ff ff99 	bl	800e9c4 <uprintf>
                    break;
 800ea92:	e004      	b.n	800ea9e <Sensors_Task+0x96>

                case SENSOR_TIMER_TICK:
                    uprintf("[SENS] Timer tick\r\n");
 800ea94:	4807      	ldr	r0, [pc, #28]	@ (800eab4 <Sensors_Task+0xac>)
 800ea96:	f7ff ff95 	bl	800e9c4 <uprintf>
                    break;
 800ea9a:	e000      	b.n	800ea9e <Sensors_Task+0x96>

                default:
                    break;
 800ea9c:	bf00      	nop
        if (xQueueReceive(q_sensors, &ev, portMAX_DELAY) == pdTRUE)
 800ea9e:	e7ba      	b.n	800ea16 <Sensors_Task+0xe>
 800eaa0:	080153cc 	.word	0x080153cc
 800eaa4:	20000564 	.word	0x20000564
 800eaa8:	080153e8 	.word	0x080153e8
 800eaac:	08015400 	.word	0x08015400
 800eab0:	0801541c 	.word	0x0801541c
 800eab4:	08015434 	.word	0x08015434

0800eab8 <Sensors_ISR_Handler>:

/*
 * Called from EXTI IRQ context
 */
void Sensors_ISR_Handler(uint8_t pin)
{
 800eab8:	b580      	push	{r7, lr}
 800eaba:	b086      	sub	sp, #24
 800eabc:	af00      	add	r7, sp, #0
 800eabe:	4603      	mov	r3, r0
 800eac0:	71fb      	strb	r3, [r7, #7]
    BaseType_t hp = pdFALSE;
 800eac2:	2300      	movs	r3, #0
 800eac4:	613b      	str	r3, [r7, #16]
    sensor_event_t ev = SENSOR_NONE;
 800eac6:	230f      	movs	r3, #15
 800eac8:	73fb      	strb	r3, [r7, #15]

    switch (pin)
 800eaca:	79fb      	ldrb	r3, [r7, #7]
 800eacc:	2b0d      	cmp	r3, #13
 800eace:	d018      	beq.n	800eb02 <Sensors_ISR_Handler+0x4a>
 800ead0:	2b0d      	cmp	r3, #13
 800ead2:	dc19      	bgt.n	800eb08 <Sensors_ISR_Handler+0x50>
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d002      	beq.n	800eade <Sensors_ISR_Handler+0x26>
 800ead8:	2b05      	cmp	r3, #5
 800eada:	d003      	beq.n	800eae4 <Sensors_ISR_Handler+0x2c>
        case 13:
            ev = SENSOR_BUTTON;
            break;

        default:
            break;
 800eadc:	e014      	b.n	800eb08 <Sensors_ISR_Handler+0x50>
            ev = SENSOR_PIR;
 800eade:	2300      	movs	r3, #0
 800eae0:	73fb      	strb	r3, [r7, #15]
            break;
 800eae2:	e014      	b.n	800eb0e <Sensors_ISR_Handler+0x56>
            TickType_t now = xTaskGetTickCountFromISR();
 800eae4:	f001 faaa 	bl	801003c <xTaskGetTickCountFromISR>
 800eae8:	6178      	str	r0, [r7, #20]
            if ((now - lastImpactTick) >= pdMS_TO_TICKS(IMPACT_DEBOUNCE_MS))
 800eaea:	4b16      	ldr	r3, [pc, #88]	@ (800eb44 <Sensors_ISR_Handler+0x8c>)
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	697a      	ldr	r2, [r7, #20]
 800eaf0:	1ad3      	subs	r3, r2, r3
 800eaf2:	2b31      	cmp	r3, #49	@ 0x31
 800eaf4:	d90a      	bls.n	800eb0c <Sensors_ISR_Handler+0x54>
                lastImpactTick = now;
 800eaf6:	4a13      	ldr	r2, [pc, #76]	@ (800eb44 <Sensors_ISR_Handler+0x8c>)
 800eaf8:	697b      	ldr	r3, [r7, #20]
 800eafa:	6013      	str	r3, [r2, #0]
                ev = SENSOR_IMPACT;
 800eafc:	2305      	movs	r3, #5
 800eafe:	73fb      	strb	r3, [r7, #15]
            break;
 800eb00:	e004      	b.n	800eb0c <Sensors_ISR_Handler+0x54>
            ev = SENSOR_BUTTON;
 800eb02:	230d      	movs	r3, #13
 800eb04:	73fb      	strb	r3, [r7, #15]
            break;
 800eb06:	e002      	b.n	800eb0e <Sensors_ISR_Handler+0x56>
            break;
 800eb08:	bf00      	nop
 800eb0a:	e000      	b.n	800eb0e <Sensors_ISR_Handler+0x56>
            break;
 800eb0c:	bf00      	nop
    }

    if (ev != SENSOR_NONE)
 800eb0e:	7bfb      	ldrb	r3, [r7, #15]
 800eb10:	2b0f      	cmp	r3, #15
 800eb12:	d013      	beq.n	800eb3c <Sensors_ISR_Handler+0x84>
    {
        xQueueSendFromISR(q_sensors, &ev, &hp);
 800eb14:	4b0c      	ldr	r3, [pc, #48]	@ (800eb48 <Sensors_ISR_Handler+0x90>)
 800eb16:	6818      	ldr	r0, [r3, #0]
 800eb18:	f107 0210 	add.w	r2, r7, #16
 800eb1c:	f107 010f 	add.w	r1, r7, #15
 800eb20:	2300      	movs	r3, #0
 800eb22:	f000 fb49 	bl	800f1b8 <xQueueGenericSendFromISR>
        portYIELD_FROM_ISR(hp);
 800eb26:	693b      	ldr	r3, [r7, #16]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d007      	beq.n	800eb3c <Sensors_ISR_Handler+0x84>
 800eb2c:	4b07      	ldr	r3, [pc, #28]	@ (800eb4c <Sensors_ISR_Handler+0x94>)
 800eb2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800eb32:	601a      	str	r2, [r3, #0]
 800eb34:	f3bf 8f4f 	dsb	sy
 800eb38:	f3bf 8f6f 	isb	sy
    }
}
 800eb3c:	bf00      	nop
 800eb3e:	3718      	adds	r7, #24
 800eb40:	46bd      	mov	sp, r7
 800eb42:	bd80      	pop	{r7, pc}
 800eb44:	20000570 	.word	0x20000570
 800eb48:	20000564 	.word	0x20000564
 800eb4c:	e000ed04 	.word	0xe000ed04

0800eb50 <uprintf>:
{
 800eb50:	b40f      	push	{r0, r1, r2, r3}
 800eb52:	b580      	push	{r7, lr}
 800eb54:	b082      	sub	sp, #8
 800eb56:	af00      	add	r7, sp, #0
    UART_LOCK();
 800eb58:	4b0d      	ldr	r3, [pc, #52]	@ (800eb90 <uprintf+0x40>)
 800eb5a:	681b      	ldr	r3, [r3, #0]
 800eb5c:	f04f 31ff 	mov.w	r1, #4294967295
 800eb60:	4618      	mov	r0, r3
 800eb62:	f000 fca9 	bl	800f4b8 <xQueueSemaphoreTake>
    va_start(args, fmt);
 800eb66:	f107 0314 	add.w	r3, r7, #20
 800eb6a:	607b      	str	r3, [r7, #4]
    printf(fmt, args);
 800eb6c:	6879      	ldr	r1, [r7, #4]
 800eb6e:	6938      	ldr	r0, [r7, #16]
 800eb70:	f003 fa0e 	bl	8011f90 <iprintf>
    UART_UNLOCK();
 800eb74:	4b06      	ldr	r3, [pc, #24]	@ (800eb90 <uprintf+0x40>)
 800eb76:	6818      	ldr	r0, [r3, #0]
 800eb78:	2300      	movs	r3, #0
 800eb7a:	2200      	movs	r2, #0
 800eb7c:	2100      	movs	r1, #0
 800eb7e:	f000 fa19 	bl	800efb4 <xQueueGenericSend>
}
 800eb82:	bf00      	nop
 800eb84:	3708      	adds	r7, #8
 800eb86:	46bd      	mov	sp, r7
 800eb88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800eb8c:	b004      	add	sp, #16
 800eb8e:	4770      	bx	lr
 800eb90:	20000578 	.word	0x20000578

0800eb94 <Start_Peripherals_Task>:
#include "FreeRTOS.h"
#include "task.h"
#include "health_manager.h"

void Start_Peripherals_Task(void *arg)
{
 800eb94:	b580      	push	{r7, lr}
 800eb96:	b082      	sub	sp, #8
 800eb98:	af00      	add	r7, sp, #0
 800eb9a:	6078      	str	r0, [r7, #4]
    (void)arg;

    /* Allow RTOS, queues, and tasks to stabilize */
    vTaskDelay(pdMS_TO_TICKS(500));
 800eb9c:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800eba0:	f001 f8f8 	bl	800fd94 <vTaskDelay>

    uprintf("[START] Initializing deferred peripherals...\r\n");
 800eba4:	480a      	ldr	r0, [pc, #40]	@ (800ebd0 <Start_Peripherals_Task+0x3c>)
 800eba6:	f7ff ffd3 	bl	800eb50 <uprintf>

    /* Start periodic timer */
    tim2_init(10);   /* 10 Hz sensor tick */
 800ebaa:	200a      	movs	r0, #10
 800ebac:	f7ff f892 	bl	800dcd4 <tim2_init>

    uprintf("[START] TIM2 started\r\n");
 800ebb0:	4808      	ldr	r0, [pc, #32]	@ (800ebd4 <Start_Peripherals_Task+0x40>)
 800ebb2:	f7ff ffcd 	bl	800eb50 <uprintf>

    /*
     * Signal successful completion once.
     * This confirms the system reached full operational state.
     */
    Heartbeat_Sensor();
 800ebb6:	f7ff fda1 	bl	800e6fc <Heartbeat_Sensor>

    /* Task has fulfilled its purpose */
    uprintf("[START] Initialization complete, task exiting\r\n");
 800ebba:	4807      	ldr	r0, [pc, #28]	@ (800ebd8 <Start_Peripherals_Task+0x44>)
 800ebbc:	f7ff ffc8 	bl	800eb50 <uprintf>

    vTaskDelete(NULL);
 800ebc0:	2000      	movs	r0, #0
 800ebc2:	f001 f857 	bl	800fc74 <vTaskDelete>
}
 800ebc6:	bf00      	nop
 800ebc8:	3708      	adds	r7, #8
 800ebca:	46bd      	mov	sp, r7
 800ebcc:	bd80      	pop	{r7, pc}
 800ebce:	bf00      	nop
 800ebd0:	08015448 	.word	0x08015448
 800ebd4:	08015478 	.word	0x08015478
 800ebd8:	08015490 	.word	0x08015490

0800ebdc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800ebdc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800ec14 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800ebe0:	f7ff fc42 	bl	800e468 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800ebe4:	480c      	ldr	r0, [pc, #48]	@ (800ec18 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800ebe6:	490d      	ldr	r1, [pc, #52]	@ (800ec1c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800ebe8:	4a0d      	ldr	r2, [pc, #52]	@ (800ec20 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800ebea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800ebec:	e002      	b.n	800ebf4 <LoopCopyDataInit>

0800ebee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800ebee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800ebf0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800ebf2:	3304      	adds	r3, #4

0800ebf4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800ebf4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800ebf6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800ebf8:	d3f9      	bcc.n	800ebee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800ebfa:	4a0a      	ldr	r2, [pc, #40]	@ (800ec24 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800ebfc:	4c0a      	ldr	r4, [pc, #40]	@ (800ec28 <LoopFillZerobss+0x22>)
  movs r3, #0
 800ebfe:	2300      	movs	r3, #0
  b LoopFillZerobss
 800ec00:	e001      	b.n	800ec06 <LoopFillZerobss>

0800ec02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800ec02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800ec04:	3204      	adds	r2, #4

0800ec06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800ec06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800ec08:	d3fb      	bcc.n	800ec02 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800ec0a:	f003 fb53 	bl	80122b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800ec0e:	f7ff fb11 	bl	800e234 <main>
  bx  lr    
 800ec12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800ec14:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800ec18:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800ec1c:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800ec20:	08015abc 	.word	0x08015abc
  ldr r2, =_sbss
 800ec24:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800ec28:	20004400 	.word	0x20004400

0800ec2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800ec2c:	e7fe      	b.n	800ec2c <ADC_IRQHandler>
	...

0800ec30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800ec30:	b480      	push	{r7}
 800ec32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800ec34:	4b06      	ldr	r3, [pc, #24]	@ (800ec50 <HAL_IncTick+0x20>)
 800ec36:	781b      	ldrb	r3, [r3, #0]
 800ec38:	461a      	mov	r2, r3
 800ec3a:	4b06      	ldr	r3, [pc, #24]	@ (800ec54 <HAL_IncTick+0x24>)
 800ec3c:	681b      	ldr	r3, [r3, #0]
 800ec3e:	4413      	add	r3, r2
 800ec40:	4a04      	ldr	r2, [pc, #16]	@ (800ec54 <HAL_IncTick+0x24>)
 800ec42:	6013      	str	r3, [r2, #0]
}
 800ec44:	bf00      	nop
 800ec46:	46bd      	mov	sp, r7
 800ec48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec4c:	4770      	bx	lr
 800ec4e:	bf00      	nop
 800ec50:	20000004 	.word	0x20000004
 800ec54:	2000057c 	.word	0x2000057c

0800ec58 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800ec58:	b480      	push	{r7}
 800ec5a:	b083      	sub	sp, #12
 800ec5c:	af00      	add	r7, sp, #0
 800ec5e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	f103 0208 	add.w	r2, r3, #8
 800ec66:	687b      	ldr	r3, [r7, #4]
 800ec68:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800ec6a:	687b      	ldr	r3, [r7, #4]
 800ec6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ec70:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ec72:	687b      	ldr	r3, [r7, #4]
 800ec74:	f103 0208 	add.w	r2, r3, #8
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	f103 0208 	add.w	r2, r3, #8
 800ec82:	687b      	ldr	r3, [r7, #4]
 800ec84:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800ec86:	687b      	ldr	r3, [r7, #4]
 800ec88:	2200      	movs	r2, #0
 800ec8a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800ec8c:	bf00      	nop
 800ec8e:	370c      	adds	r7, #12
 800ec90:	46bd      	mov	sp, r7
 800ec92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec96:	4770      	bx	lr

0800ec98 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800ec98:	b480      	push	{r7}
 800ec9a:	b083      	sub	sp, #12
 800ec9c:	af00      	add	r7, sp, #0
 800ec9e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800eca0:	687b      	ldr	r3, [r7, #4]
 800eca2:	2200      	movs	r2, #0
 800eca4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800eca6:	bf00      	nop
 800eca8:	370c      	adds	r7, #12
 800ecaa:	46bd      	mov	sp, r7
 800ecac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecb0:	4770      	bx	lr

0800ecb2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ecb2:	b480      	push	{r7}
 800ecb4:	b085      	sub	sp, #20
 800ecb6:	af00      	add	r7, sp, #0
 800ecb8:	6078      	str	r0, [r7, #4]
 800ecba:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800ecbc:	687b      	ldr	r3, [r7, #4]
 800ecbe:	685b      	ldr	r3, [r3, #4]
 800ecc0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	68fa      	ldr	r2, [r7, #12]
 800ecc6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800ecc8:	68fb      	ldr	r3, [r7, #12]
 800ecca:	689a      	ldr	r2, [r3, #8]
 800eccc:	683b      	ldr	r3, [r7, #0]
 800ecce:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800ecd0:	68fb      	ldr	r3, [r7, #12]
 800ecd2:	689b      	ldr	r3, [r3, #8]
 800ecd4:	683a      	ldr	r2, [r7, #0]
 800ecd6:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800ecd8:	68fb      	ldr	r3, [r7, #12]
 800ecda:	683a      	ldr	r2, [r7, #0]
 800ecdc:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800ecde:	683b      	ldr	r3, [r7, #0]
 800ece0:	687a      	ldr	r2, [r7, #4]
 800ece2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ece4:	687b      	ldr	r3, [r7, #4]
 800ece6:	681b      	ldr	r3, [r3, #0]
 800ece8:	1c5a      	adds	r2, r3, #1
 800ecea:	687b      	ldr	r3, [r7, #4]
 800ecec:	601a      	str	r2, [r3, #0]
}
 800ecee:	bf00      	nop
 800ecf0:	3714      	adds	r7, #20
 800ecf2:	46bd      	mov	sp, r7
 800ecf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecf8:	4770      	bx	lr

0800ecfa <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800ecfa:	b480      	push	{r7}
 800ecfc:	b085      	sub	sp, #20
 800ecfe:	af00      	add	r7, sp, #0
 800ed00:	6078      	str	r0, [r7, #4]
 800ed02:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800ed04:	683b      	ldr	r3, [r7, #0]
 800ed06:	681b      	ldr	r3, [r3, #0]
 800ed08:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ed10:	d103      	bne.n	800ed1a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800ed12:	687b      	ldr	r3, [r7, #4]
 800ed14:	691b      	ldr	r3, [r3, #16]
 800ed16:	60fb      	str	r3, [r7, #12]
 800ed18:	e00c      	b.n	800ed34 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800ed1a:	687b      	ldr	r3, [r7, #4]
 800ed1c:	3308      	adds	r3, #8
 800ed1e:	60fb      	str	r3, [r7, #12]
 800ed20:	e002      	b.n	800ed28 <vListInsert+0x2e>
 800ed22:	68fb      	ldr	r3, [r7, #12]
 800ed24:	685b      	ldr	r3, [r3, #4]
 800ed26:	60fb      	str	r3, [r7, #12]
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	685b      	ldr	r3, [r3, #4]
 800ed2c:	681b      	ldr	r3, [r3, #0]
 800ed2e:	68ba      	ldr	r2, [r7, #8]
 800ed30:	429a      	cmp	r2, r3
 800ed32:	d2f6      	bcs.n	800ed22 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800ed34:	68fb      	ldr	r3, [r7, #12]
 800ed36:	685a      	ldr	r2, [r3, #4]
 800ed38:	683b      	ldr	r3, [r7, #0]
 800ed3a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800ed3c:	683b      	ldr	r3, [r7, #0]
 800ed3e:	685b      	ldr	r3, [r3, #4]
 800ed40:	683a      	ldr	r2, [r7, #0]
 800ed42:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	68fa      	ldr	r2, [r7, #12]
 800ed48:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	683a      	ldr	r2, [r7, #0]
 800ed4e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800ed50:	683b      	ldr	r3, [r7, #0]
 800ed52:	687a      	ldr	r2, [r7, #4]
 800ed54:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	681b      	ldr	r3, [r3, #0]
 800ed5a:	1c5a      	adds	r2, r3, #1
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	601a      	str	r2, [r3, #0]
}
 800ed60:	bf00      	nop
 800ed62:	3714      	adds	r7, #20
 800ed64:	46bd      	mov	sp, r7
 800ed66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed6a:	4770      	bx	lr

0800ed6c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800ed6c:	b480      	push	{r7}
 800ed6e:	b085      	sub	sp, #20
 800ed70:	af00      	add	r7, sp, #0
 800ed72:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	691b      	ldr	r3, [r3, #16]
 800ed78:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	685b      	ldr	r3, [r3, #4]
 800ed7e:	687a      	ldr	r2, [r7, #4]
 800ed80:	6892      	ldr	r2, [r2, #8]
 800ed82:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	689b      	ldr	r3, [r3, #8]
 800ed88:	687a      	ldr	r2, [r7, #4]
 800ed8a:	6852      	ldr	r2, [r2, #4]
 800ed8c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800ed8e:	68fb      	ldr	r3, [r7, #12]
 800ed90:	685b      	ldr	r3, [r3, #4]
 800ed92:	687a      	ldr	r2, [r7, #4]
 800ed94:	429a      	cmp	r2, r3
 800ed96:	d103      	bne.n	800eda0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	689a      	ldr	r2, [r3, #8]
 800ed9c:	68fb      	ldr	r3, [r7, #12]
 800ed9e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800eda0:	687b      	ldr	r3, [r7, #4]
 800eda2:	2200      	movs	r2, #0
 800eda4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800eda6:	68fb      	ldr	r3, [r7, #12]
 800eda8:	681b      	ldr	r3, [r3, #0]
 800edaa:	1e5a      	subs	r2, r3, #1
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800edb0:	68fb      	ldr	r3, [r7, #12]
 800edb2:	681b      	ldr	r3, [r3, #0]
}
 800edb4:	4618      	mov	r0, r3
 800edb6:	3714      	adds	r7, #20
 800edb8:	46bd      	mov	sp, r7
 800edba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edbe:	4770      	bx	lr

0800edc0 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d10b      	bne.n	800edec <xQueueGenericReset+0x2c>
	__asm volatile
 800edd4:	f04f 0305 	mov.w	r3, #5
 800edd8:	f383 8811 	msr	BASEPRI, r3
 800eddc:	f3bf 8f6f 	isb	sy
 800ede0:	f3bf 8f4f 	dsb	sy
 800ede4:	60bb      	str	r3, [r7, #8]
}
 800ede6:	bf00      	nop
 800ede8:	bf00      	nop
 800edea:	e7fd      	b.n	800ede8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800edec:	f002 f89c 	bl	8010f28 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800edf0:	68fb      	ldr	r3, [r7, #12]
 800edf2:	681a      	ldr	r2, [r3, #0]
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800edf8:	68f9      	ldr	r1, [r7, #12]
 800edfa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800edfc:	fb01 f303 	mul.w	r3, r1, r3
 800ee00:	441a      	add	r2, r3
 800ee02:	68fb      	ldr	r3, [r7, #12]
 800ee04:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800ee06:	68fb      	ldr	r3, [r7, #12]
 800ee08:	2200      	movs	r2, #0
 800ee0a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800ee0c:	68fb      	ldr	r3, [r7, #12]
 800ee0e:	681a      	ldr	r2, [r3, #0]
 800ee10:	68fb      	ldr	r3, [r7, #12]
 800ee12:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681a      	ldr	r2, [r3, #0]
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ee1c:	3b01      	subs	r3, #1
 800ee1e:	68f9      	ldr	r1, [r7, #12]
 800ee20:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800ee22:	fb01 f303 	mul.w	r3, r1, r3
 800ee26:	441a      	add	r2, r3
 800ee28:	68fb      	ldr	r3, [r7, #12]
 800ee2a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	22ff      	movs	r2, #255	@ 0xff
 800ee30:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800ee34:	68fb      	ldr	r3, [r7, #12]
 800ee36:	22ff      	movs	r2, #255	@ 0xff
 800ee38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800ee3c:	683b      	ldr	r3, [r7, #0]
 800ee3e:	2b00      	cmp	r3, #0
 800ee40:	d114      	bne.n	800ee6c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	691b      	ldr	r3, [r3, #16]
 800ee46:	2b00      	cmp	r3, #0
 800ee48:	d01a      	beq.n	800ee80 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800ee4a:	68fb      	ldr	r3, [r7, #12]
 800ee4c:	3310      	adds	r3, #16
 800ee4e:	4618      	mov	r0, r3
 800ee50:	f001 fa6a 	bl	8010328 <xTaskRemoveFromEventList>
 800ee54:	4603      	mov	r3, r0
 800ee56:	2b00      	cmp	r3, #0
 800ee58:	d012      	beq.n	800ee80 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800ee5a:	4b0d      	ldr	r3, [pc, #52]	@ (800ee90 <xQueueGenericReset+0xd0>)
 800ee5c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ee60:	601a      	str	r2, [r3, #0]
 800ee62:	f3bf 8f4f 	dsb	sy
 800ee66:	f3bf 8f6f 	isb	sy
 800ee6a:	e009      	b.n	800ee80 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	3310      	adds	r3, #16
 800ee70:	4618      	mov	r0, r3
 800ee72:	f7ff fef1 	bl	800ec58 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800ee76:	68fb      	ldr	r3, [r7, #12]
 800ee78:	3324      	adds	r3, #36	@ 0x24
 800ee7a:	4618      	mov	r0, r3
 800ee7c:	f7ff feec 	bl	800ec58 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800ee80:	f002 f884 	bl	8010f8c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800ee84:	2301      	movs	r3, #1
}
 800ee86:	4618      	mov	r0, r3
 800ee88:	3710      	adds	r7, #16
 800ee8a:	46bd      	mov	sp, r7
 800ee8c:	bd80      	pop	{r7, pc}
 800ee8e:	bf00      	nop
 800ee90:	e000ed04 	.word	0xe000ed04

0800ee94 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	b08a      	sub	sp, #40	@ 0x28
 800ee98:	af02      	add	r7, sp, #8
 800ee9a:	60f8      	str	r0, [r7, #12]
 800ee9c:	60b9      	str	r1, [r7, #8]
 800ee9e:	4613      	mov	r3, r2
 800eea0:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800eea2:	68fb      	ldr	r3, [r7, #12]
 800eea4:	2b00      	cmp	r3, #0
 800eea6:	d10b      	bne.n	800eec0 <xQueueGenericCreate+0x2c>
	__asm volatile
 800eea8:	f04f 0305 	mov.w	r3, #5
 800eeac:	f383 8811 	msr	BASEPRI, r3
 800eeb0:	f3bf 8f6f 	isb	sy
 800eeb4:	f3bf 8f4f 	dsb	sy
 800eeb8:	613b      	str	r3, [r7, #16]
}
 800eeba:	bf00      	nop
 800eebc:	bf00      	nop
 800eebe:	e7fd      	b.n	800eebc <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800eec0:	68fb      	ldr	r3, [r7, #12]
 800eec2:	68ba      	ldr	r2, [r7, #8]
 800eec4:	fb02 f303 	mul.w	r3, r2, r3
 800eec8:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800eeca:	69fb      	ldr	r3, [r7, #28]
 800eecc:	3350      	adds	r3, #80	@ 0x50
 800eece:	4618      	mov	r0, r3
 800eed0:	f002 f94c 	bl	801116c <pvPortMalloc>
 800eed4:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800eed6:	69bb      	ldr	r3, [r7, #24]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d011      	beq.n	800ef00 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800eedc:	69bb      	ldr	r3, [r7, #24]
 800eede:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800eee0:	697b      	ldr	r3, [r7, #20]
 800eee2:	3350      	adds	r3, #80	@ 0x50
 800eee4:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800eee6:	69bb      	ldr	r3, [r7, #24]
 800eee8:	2200      	movs	r2, #0
 800eeea:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800eeee:	79fa      	ldrb	r2, [r7, #7]
 800eef0:	69bb      	ldr	r3, [r7, #24]
 800eef2:	9300      	str	r3, [sp, #0]
 800eef4:	4613      	mov	r3, r2
 800eef6:	697a      	ldr	r2, [r7, #20]
 800eef8:	68b9      	ldr	r1, [r7, #8]
 800eefa:	68f8      	ldr	r0, [r7, #12]
 800eefc:	f000 f805 	bl	800ef0a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ef00:	69bb      	ldr	r3, [r7, #24]
	}
 800ef02:	4618      	mov	r0, r3
 800ef04:	3720      	adds	r7, #32
 800ef06:	46bd      	mov	sp, r7
 800ef08:	bd80      	pop	{r7, pc}

0800ef0a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800ef0a:	b580      	push	{r7, lr}
 800ef0c:	b084      	sub	sp, #16
 800ef0e:	af00      	add	r7, sp, #0
 800ef10:	60f8      	str	r0, [r7, #12]
 800ef12:	60b9      	str	r1, [r7, #8]
 800ef14:	607a      	str	r2, [r7, #4]
 800ef16:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800ef18:	68bb      	ldr	r3, [r7, #8]
 800ef1a:	2b00      	cmp	r3, #0
 800ef1c:	d103      	bne.n	800ef26 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800ef1e:	69bb      	ldr	r3, [r7, #24]
 800ef20:	69ba      	ldr	r2, [r7, #24]
 800ef22:	601a      	str	r2, [r3, #0]
 800ef24:	e002      	b.n	800ef2c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800ef26:	69bb      	ldr	r3, [r7, #24]
 800ef28:	687a      	ldr	r2, [r7, #4]
 800ef2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800ef2c:	69bb      	ldr	r3, [r7, #24]
 800ef2e:	68fa      	ldr	r2, [r7, #12]
 800ef30:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800ef32:	69bb      	ldr	r3, [r7, #24]
 800ef34:	68ba      	ldr	r2, [r7, #8]
 800ef36:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800ef38:	2101      	movs	r1, #1
 800ef3a:	69b8      	ldr	r0, [r7, #24]
 800ef3c:	f7ff ff40 	bl	800edc0 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800ef40:	69bb      	ldr	r3, [r7, #24]
 800ef42:	78fa      	ldrb	r2, [r7, #3]
 800ef44:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800ef48:	bf00      	nop
 800ef4a:	3710      	adds	r7, #16
 800ef4c:	46bd      	mov	sp, r7
 800ef4e:	bd80      	pop	{r7, pc}

0800ef50 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800ef50:	b580      	push	{r7, lr}
 800ef52:	b082      	sub	sp, #8
 800ef54:	af00      	add	r7, sp, #0
 800ef56:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800ef58:	687b      	ldr	r3, [r7, #4]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00e      	beq.n	800ef7c <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	2200      	movs	r2, #0
 800ef62:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	2200      	movs	r2, #0
 800ef68:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800ef6a:	687b      	ldr	r3, [r7, #4]
 800ef6c:	2200      	movs	r2, #0
 800ef6e:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800ef70:	2300      	movs	r3, #0
 800ef72:	2200      	movs	r2, #0
 800ef74:	2100      	movs	r1, #0
 800ef76:	6878      	ldr	r0, [r7, #4]
 800ef78:	f000 f81c 	bl	800efb4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800ef7c:	bf00      	nop
 800ef7e:	3708      	adds	r7, #8
 800ef80:	46bd      	mov	sp, r7
 800ef82:	bd80      	pop	{r7, pc}

0800ef84 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800ef84:	b580      	push	{r7, lr}
 800ef86:	b086      	sub	sp, #24
 800ef88:	af00      	add	r7, sp, #0
 800ef8a:	4603      	mov	r3, r0
 800ef8c:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800ef8e:	2301      	movs	r3, #1
 800ef90:	617b      	str	r3, [r7, #20]
 800ef92:	2300      	movs	r3, #0
 800ef94:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800ef96:	79fb      	ldrb	r3, [r7, #7]
 800ef98:	461a      	mov	r2, r3
 800ef9a:	6939      	ldr	r1, [r7, #16]
 800ef9c:	6978      	ldr	r0, [r7, #20]
 800ef9e:	f7ff ff79 	bl	800ee94 <xQueueGenericCreate>
 800efa2:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800efa4:	68f8      	ldr	r0, [r7, #12]
 800efa6:	f7ff ffd3 	bl	800ef50 <prvInitialiseMutex>

		return xNewQueue;
 800efaa:	68fb      	ldr	r3, [r7, #12]
	}
 800efac:	4618      	mov	r0, r3
 800efae:	3718      	adds	r7, #24
 800efb0:	46bd      	mov	sp, r7
 800efb2:	bd80      	pop	{r7, pc}

0800efb4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800efb4:	b580      	push	{r7, lr}
 800efb6:	b08e      	sub	sp, #56	@ 0x38
 800efb8:	af00      	add	r7, sp, #0
 800efba:	60f8      	str	r0, [r7, #12]
 800efbc:	60b9      	str	r1, [r7, #8]
 800efbe:	607a      	str	r2, [r7, #4]
 800efc0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800efc2:	2300      	movs	r3, #0
 800efc4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800efc6:	68fb      	ldr	r3, [r7, #12]
 800efc8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800efca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d10b      	bne.n	800efe8 <xQueueGenericSend+0x34>
	__asm volatile
 800efd0:	f04f 0305 	mov.w	r3, #5
 800efd4:	f383 8811 	msr	BASEPRI, r3
 800efd8:	f3bf 8f6f 	isb	sy
 800efdc:	f3bf 8f4f 	dsb	sy
 800efe0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800efe2:	bf00      	nop
 800efe4:	bf00      	nop
 800efe6:	e7fd      	b.n	800efe4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800efe8:	68bb      	ldr	r3, [r7, #8]
 800efea:	2b00      	cmp	r3, #0
 800efec:	d103      	bne.n	800eff6 <xQueueGenericSend+0x42>
 800efee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d101      	bne.n	800effa <xQueueGenericSend+0x46>
 800eff6:	2301      	movs	r3, #1
 800eff8:	e000      	b.n	800effc <xQueueGenericSend+0x48>
 800effa:	2300      	movs	r3, #0
 800effc:	2b00      	cmp	r3, #0
 800effe:	d10b      	bne.n	800f018 <xQueueGenericSend+0x64>
	__asm volatile
 800f000:	f04f 0305 	mov.w	r3, #5
 800f004:	f383 8811 	msr	BASEPRI, r3
 800f008:	f3bf 8f6f 	isb	sy
 800f00c:	f3bf 8f4f 	dsb	sy
 800f010:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f012:	bf00      	nop
 800f014:	bf00      	nop
 800f016:	e7fd      	b.n	800f014 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	2b02      	cmp	r3, #2
 800f01c:	d103      	bne.n	800f026 <xQueueGenericSend+0x72>
 800f01e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f020:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f022:	2b01      	cmp	r3, #1
 800f024:	d101      	bne.n	800f02a <xQueueGenericSend+0x76>
 800f026:	2301      	movs	r3, #1
 800f028:	e000      	b.n	800f02c <xQueueGenericSend+0x78>
 800f02a:	2300      	movs	r3, #0
 800f02c:	2b00      	cmp	r3, #0
 800f02e:	d10b      	bne.n	800f048 <xQueueGenericSend+0x94>
	__asm volatile
 800f030:	f04f 0305 	mov.w	r3, #5
 800f034:	f383 8811 	msr	BASEPRI, r3
 800f038:	f3bf 8f6f 	isb	sy
 800f03c:	f3bf 8f4f 	dsb	sy
 800f040:	623b      	str	r3, [r7, #32]
}
 800f042:	bf00      	nop
 800f044:	bf00      	nop
 800f046:	e7fd      	b.n	800f044 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f048:	f001 fb3e 	bl	80106c8 <xTaskGetSchedulerState>
 800f04c:	4603      	mov	r3, r0
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d102      	bne.n	800f058 <xQueueGenericSend+0xa4>
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d101      	bne.n	800f05c <xQueueGenericSend+0xa8>
 800f058:	2301      	movs	r3, #1
 800f05a:	e000      	b.n	800f05e <xQueueGenericSend+0xaa>
 800f05c:	2300      	movs	r3, #0
 800f05e:	2b00      	cmp	r3, #0
 800f060:	d10b      	bne.n	800f07a <xQueueGenericSend+0xc6>
	__asm volatile
 800f062:	f04f 0305 	mov.w	r3, #5
 800f066:	f383 8811 	msr	BASEPRI, r3
 800f06a:	f3bf 8f6f 	isb	sy
 800f06e:	f3bf 8f4f 	dsb	sy
 800f072:	61fb      	str	r3, [r7, #28]
}
 800f074:	bf00      	nop
 800f076:	bf00      	nop
 800f078:	e7fd      	b.n	800f076 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f07a:	f001 ff55 	bl	8010f28 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f07e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f080:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f084:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f086:	429a      	cmp	r2, r3
 800f088:	d302      	bcc.n	800f090 <xQueueGenericSend+0xdc>
 800f08a:	683b      	ldr	r3, [r7, #0]
 800f08c:	2b02      	cmp	r3, #2
 800f08e:	d129      	bne.n	800f0e4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f090:	683a      	ldr	r2, [r7, #0]
 800f092:	68b9      	ldr	r1, [r7, #8]
 800f094:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f096:	f000 fb37 	bl	800f708 <prvCopyDataToQueue>
 800f09a:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f09c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f09e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d010      	beq.n	800f0c6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f0a6:	3324      	adds	r3, #36	@ 0x24
 800f0a8:	4618      	mov	r0, r3
 800f0aa:	f001 f93d 	bl	8010328 <xTaskRemoveFromEventList>
 800f0ae:	4603      	mov	r3, r0
 800f0b0:	2b00      	cmp	r3, #0
 800f0b2:	d013      	beq.n	800f0dc <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800f0b4:	4b3f      	ldr	r3, [pc, #252]	@ (800f1b4 <xQueueGenericSend+0x200>)
 800f0b6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0ba:	601a      	str	r2, [r3, #0]
 800f0bc:	f3bf 8f4f 	dsb	sy
 800f0c0:	f3bf 8f6f 	isb	sy
 800f0c4:	e00a      	b.n	800f0dc <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800f0c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f0c8:	2b00      	cmp	r3, #0
 800f0ca:	d007      	beq.n	800f0dc <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800f0cc:	4b39      	ldr	r3, [pc, #228]	@ (800f1b4 <xQueueGenericSend+0x200>)
 800f0ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0d2:	601a      	str	r2, [r3, #0]
 800f0d4:	f3bf 8f4f 	dsb	sy
 800f0d8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800f0dc:	f001 ff56 	bl	8010f8c <vPortExitCritical>
				return pdPASS;
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	e063      	b.n	800f1ac <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	2b00      	cmp	r3, #0
 800f0e8:	d103      	bne.n	800f0f2 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f0ea:	f001 ff4f 	bl	8010f8c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800f0ee:	2300      	movs	r3, #0
 800f0f0:	e05c      	b.n	800f1ac <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f0f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f0f4:	2b00      	cmp	r3, #0
 800f0f6:	d106      	bne.n	800f106 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f0f8:	f107 0314 	add.w	r3, r7, #20
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f001 f977 	bl	80103f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f102:	2301      	movs	r3, #1
 800f104:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f106:	f001 ff41 	bl	8010f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f10a:	f000 fedb 	bl	800fec4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f10e:	f001 ff0b 	bl	8010f28 <vPortEnterCritical>
 800f112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f114:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f118:	b25b      	sxtb	r3, r3
 800f11a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f11e:	d103      	bne.n	800f128 <xQueueGenericSend+0x174>
 800f120:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f122:	2200      	movs	r2, #0
 800f124:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f128:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f12a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f12e:	b25b      	sxtb	r3, r3
 800f130:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f134:	d103      	bne.n	800f13e <xQueueGenericSend+0x18a>
 800f136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f138:	2200      	movs	r2, #0
 800f13a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f13e:	f001 ff25 	bl	8010f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f142:	1d3a      	adds	r2, r7, #4
 800f144:	f107 0314 	add.w	r3, r7, #20
 800f148:	4611      	mov	r1, r2
 800f14a:	4618      	mov	r0, r3
 800f14c:	f001 f966 	bl	801041c <xTaskCheckForTimeOut>
 800f150:	4603      	mov	r3, r0
 800f152:	2b00      	cmp	r3, #0
 800f154:	d124      	bne.n	800f1a0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800f156:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f158:	f000 fbce 	bl	800f8f8 <prvIsQueueFull>
 800f15c:	4603      	mov	r3, r0
 800f15e:	2b00      	cmp	r3, #0
 800f160:	d018      	beq.n	800f194 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800f162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f164:	3310      	adds	r3, #16
 800f166:	687a      	ldr	r2, [r7, #4]
 800f168:	4611      	mov	r1, r2
 800f16a:	4618      	mov	r0, r3
 800f16c:	f001 f8b6 	bl	80102dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800f170:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f172:	f000 fb59 	bl	800f828 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800f176:	f000 feb3 	bl	800fee0 <xTaskResumeAll>
 800f17a:	4603      	mov	r3, r0
 800f17c:	2b00      	cmp	r3, #0
 800f17e:	f47f af7c 	bne.w	800f07a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800f182:	4b0c      	ldr	r3, [pc, #48]	@ (800f1b4 <xQueueGenericSend+0x200>)
 800f184:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f188:	601a      	str	r2, [r3, #0]
 800f18a:	f3bf 8f4f 	dsb	sy
 800f18e:	f3bf 8f6f 	isb	sy
 800f192:	e772      	b.n	800f07a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800f194:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f196:	f000 fb47 	bl	800f828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f19a:	f000 fea1 	bl	800fee0 <xTaskResumeAll>
 800f19e:	e76c      	b.n	800f07a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800f1a0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800f1a2:	f000 fb41 	bl	800f828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f1a6:	f000 fe9b 	bl	800fee0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800f1aa:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800f1ac:	4618      	mov	r0, r3
 800f1ae:	3738      	adds	r7, #56	@ 0x38
 800f1b0:	46bd      	mov	sp, r7
 800f1b2:	bd80      	pop	{r7, pc}
 800f1b4:	e000ed04 	.word	0xe000ed04

0800f1b8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800f1b8:	b580      	push	{r7, lr}
 800f1ba:	b090      	sub	sp, #64	@ 0x40
 800f1bc:	af00      	add	r7, sp, #0
 800f1be:	60f8      	str	r0, [r7, #12]
 800f1c0:	60b9      	str	r1, [r7, #8]
 800f1c2:	607a      	str	r2, [r7, #4]
 800f1c4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800f1c6:	68fb      	ldr	r3, [r7, #12]
 800f1c8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800f1ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	d10b      	bne.n	800f1e8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800f1d0:	f04f 0305 	mov.w	r3, #5
 800f1d4:	f383 8811 	msr	BASEPRI, r3
 800f1d8:	f3bf 8f6f 	isb	sy
 800f1dc:	f3bf 8f4f 	dsb	sy
 800f1e0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800f1e2:	bf00      	nop
 800f1e4:	bf00      	nop
 800f1e6:	e7fd      	b.n	800f1e4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f1e8:	68bb      	ldr	r3, [r7, #8]
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	d103      	bne.n	800f1f6 <xQueueGenericSendFromISR+0x3e>
 800f1ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f1f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f1f2:	2b00      	cmp	r3, #0
 800f1f4:	d101      	bne.n	800f1fa <xQueueGenericSendFromISR+0x42>
 800f1f6:	2301      	movs	r3, #1
 800f1f8:	e000      	b.n	800f1fc <xQueueGenericSendFromISR+0x44>
 800f1fa:	2300      	movs	r3, #0
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d10b      	bne.n	800f218 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800f200:	f04f 0305 	mov.w	r3, #5
 800f204:	f383 8811 	msr	BASEPRI, r3
 800f208:	f3bf 8f6f 	isb	sy
 800f20c:	f3bf 8f4f 	dsb	sy
 800f210:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800f212:	bf00      	nop
 800f214:	bf00      	nop
 800f216:	e7fd      	b.n	800f214 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800f218:	683b      	ldr	r3, [r7, #0]
 800f21a:	2b02      	cmp	r3, #2
 800f21c:	d103      	bne.n	800f226 <xQueueGenericSendFromISR+0x6e>
 800f21e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f220:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f222:	2b01      	cmp	r3, #1
 800f224:	d101      	bne.n	800f22a <xQueueGenericSendFromISR+0x72>
 800f226:	2301      	movs	r3, #1
 800f228:	e000      	b.n	800f22c <xQueueGenericSendFromISR+0x74>
 800f22a:	2300      	movs	r3, #0
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d10b      	bne.n	800f248 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800f230:	f04f 0305 	mov.w	r3, #5
 800f234:	f383 8811 	msr	BASEPRI, r3
 800f238:	f3bf 8f6f 	isb	sy
 800f23c:	f3bf 8f4f 	dsb	sy
 800f240:	623b      	str	r3, [r7, #32]
}
 800f242:	bf00      	nop
 800f244:	bf00      	nop
 800f246:	e7fd      	b.n	800f244 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800f248:	f001 ff4e 	bl	80110e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800f24c:	f3ef 8211 	mrs	r2, BASEPRI
 800f250:	f04f 0305 	mov.w	r3, #5
 800f254:	f383 8811 	msr	BASEPRI, r3
 800f258:	f3bf 8f6f 	isb	sy
 800f25c:	f3bf 8f4f 	dsb	sy
 800f260:	61fa      	str	r2, [r7, #28]
 800f262:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800f264:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800f266:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800f268:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f26a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f26c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f26e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f270:	429a      	cmp	r2, r3
 800f272:	d302      	bcc.n	800f27a <xQueueGenericSendFromISR+0xc2>
 800f274:	683b      	ldr	r3, [r7, #0]
 800f276:	2b02      	cmp	r3, #2
 800f278:	d12f      	bne.n	800f2da <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800f27a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f27c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f280:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f286:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f288:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800f28a:	683a      	ldr	r2, [r7, #0]
 800f28c:	68b9      	ldr	r1, [r7, #8]
 800f28e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f290:	f000 fa3a 	bl	800f708 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800f294:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800f298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f29c:	d112      	bne.n	800f2c4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f29e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f2a2:	2b00      	cmp	r3, #0
 800f2a4:	d016      	beq.n	800f2d4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f2a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2a8:	3324      	adds	r3, #36	@ 0x24
 800f2aa:	4618      	mov	r0, r3
 800f2ac:	f001 f83c 	bl	8010328 <xTaskRemoveFromEventList>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d00e      	beq.n	800f2d4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800f2b6:	687b      	ldr	r3, [r7, #4]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	d00b      	beq.n	800f2d4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	2201      	movs	r2, #1
 800f2c0:	601a      	str	r2, [r3, #0]
 800f2c2:	e007      	b.n	800f2d4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800f2c4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800f2c8:	3301      	adds	r3, #1
 800f2ca:	b2db      	uxtb	r3, r3
 800f2cc:	b25a      	sxtb	r2, r3
 800f2ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f2d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800f2d4:	2301      	movs	r3, #1
 800f2d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800f2d8:	e001      	b.n	800f2de <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800f2da:	2300      	movs	r3, #0
 800f2dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800f2de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f2e0:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800f2e8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800f2ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800f2ec:	4618      	mov	r0, r3
 800f2ee:	3740      	adds	r7, #64	@ 0x40
 800f2f0:	46bd      	mov	sp, r7
 800f2f2:	bd80      	pop	{r7, pc}

0800f2f4 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800f2f4:	b580      	push	{r7, lr}
 800f2f6:	b08c      	sub	sp, #48	@ 0x30
 800f2f8:	af00      	add	r7, sp, #0
 800f2fa:	60f8      	str	r0, [r7, #12]
 800f2fc:	60b9      	str	r1, [r7, #8]
 800f2fe:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800f300:	2300      	movs	r3, #0
 800f302:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f304:	68fb      	ldr	r3, [r7, #12]
 800f306:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f308:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f30a:	2b00      	cmp	r3, #0
 800f30c:	d10b      	bne.n	800f326 <xQueueReceive+0x32>
	__asm volatile
 800f30e:	f04f 0305 	mov.w	r3, #5
 800f312:	f383 8811 	msr	BASEPRI, r3
 800f316:	f3bf 8f6f 	isb	sy
 800f31a:	f3bf 8f4f 	dsb	sy
 800f31e:	623b      	str	r3, [r7, #32]
}
 800f320:	bf00      	nop
 800f322:	bf00      	nop
 800f324:	e7fd      	b.n	800f322 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800f326:	68bb      	ldr	r3, [r7, #8]
 800f328:	2b00      	cmp	r3, #0
 800f32a:	d103      	bne.n	800f334 <xQueueReceive+0x40>
 800f32c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f330:	2b00      	cmp	r3, #0
 800f332:	d101      	bne.n	800f338 <xQueueReceive+0x44>
 800f334:	2301      	movs	r3, #1
 800f336:	e000      	b.n	800f33a <xQueueReceive+0x46>
 800f338:	2300      	movs	r3, #0
 800f33a:	2b00      	cmp	r3, #0
 800f33c:	d10b      	bne.n	800f356 <xQueueReceive+0x62>
	__asm volatile
 800f33e:	f04f 0305 	mov.w	r3, #5
 800f342:	f383 8811 	msr	BASEPRI, r3
 800f346:	f3bf 8f6f 	isb	sy
 800f34a:	f3bf 8f4f 	dsb	sy
 800f34e:	61fb      	str	r3, [r7, #28]
}
 800f350:	bf00      	nop
 800f352:	bf00      	nop
 800f354:	e7fd      	b.n	800f352 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f356:	f001 f9b7 	bl	80106c8 <xTaskGetSchedulerState>
 800f35a:	4603      	mov	r3, r0
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d102      	bne.n	800f366 <xQueueReceive+0x72>
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	2b00      	cmp	r3, #0
 800f364:	d101      	bne.n	800f36a <xQueueReceive+0x76>
 800f366:	2301      	movs	r3, #1
 800f368:	e000      	b.n	800f36c <xQueueReceive+0x78>
 800f36a:	2300      	movs	r3, #0
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d10b      	bne.n	800f388 <xQueueReceive+0x94>
	__asm volatile
 800f370:	f04f 0305 	mov.w	r3, #5
 800f374:	f383 8811 	msr	BASEPRI, r3
 800f378:	f3bf 8f6f 	isb	sy
 800f37c:	f3bf 8f4f 	dsb	sy
 800f380:	61bb      	str	r3, [r7, #24]
}
 800f382:	bf00      	nop
 800f384:	bf00      	nop
 800f386:	e7fd      	b.n	800f384 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f388:	f001 fdce 	bl	8010f28 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f38c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f38e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f390:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f394:	2b00      	cmp	r3, #0
 800f396:	d01f      	beq.n	800f3d8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800f398:	68b9      	ldr	r1, [r7, #8]
 800f39a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f39c:	f000 fa1e 	bl	800f7dc <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800f3a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f3a2:	1e5a      	subs	r2, r3, #1
 800f3a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3a6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f3a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3aa:	691b      	ldr	r3, [r3, #16]
 800f3ac:	2b00      	cmp	r3, #0
 800f3ae:	d00f      	beq.n	800f3d0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f3b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f3b2:	3310      	adds	r3, #16
 800f3b4:	4618      	mov	r0, r3
 800f3b6:	f000 ffb7 	bl	8010328 <xTaskRemoveFromEventList>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d007      	beq.n	800f3d0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f3c0:	4b3c      	ldr	r3, [pc, #240]	@ (800f4b4 <xQueueReceive+0x1c0>)
 800f3c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f3c6:	601a      	str	r2, [r3, #0]
 800f3c8:	f3bf 8f4f 	dsb	sy
 800f3cc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f3d0:	f001 fddc 	bl	8010f8c <vPortExitCritical>
				return pdPASS;
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	e069      	b.n	800f4ac <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	2b00      	cmp	r3, #0
 800f3dc:	d103      	bne.n	800f3e6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800f3de:	f001 fdd5 	bl	8010f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f3e2:	2300      	movs	r3, #0
 800f3e4:	e062      	b.n	800f4ac <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f3e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d106      	bne.n	800f3fa <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f3ec:	f107 0310 	add.w	r3, r7, #16
 800f3f0:	4618      	mov	r0, r3
 800f3f2:	f000 fffd 	bl	80103f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f3f6:	2301      	movs	r3, #1
 800f3f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f3fa:	f001 fdc7 	bl	8010f8c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f3fe:	f000 fd61 	bl	800fec4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f402:	f001 fd91 	bl	8010f28 <vPortEnterCritical>
 800f406:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f408:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f40c:	b25b      	sxtb	r3, r3
 800f40e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f412:	d103      	bne.n	800f41c <xQueueReceive+0x128>
 800f414:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f416:	2200      	movs	r2, #0
 800f418:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f41c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f41e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f422:	b25b      	sxtb	r3, r3
 800f424:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f428:	d103      	bne.n	800f432 <xQueueReceive+0x13e>
 800f42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f42c:	2200      	movs	r2, #0
 800f42e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f432:	f001 fdab 	bl	8010f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f436:	1d3a      	adds	r2, r7, #4
 800f438:	f107 0310 	add.w	r3, r7, #16
 800f43c:	4611      	mov	r1, r2
 800f43e:	4618      	mov	r0, r3
 800f440:	f000 ffec 	bl	801041c <xTaskCheckForTimeOut>
 800f444:	4603      	mov	r3, r0
 800f446:	2b00      	cmp	r3, #0
 800f448:	d123      	bne.n	800f492 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f44a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f44c:	f000 fa3e 	bl	800f8cc <prvIsQueueEmpty>
 800f450:	4603      	mov	r3, r0
 800f452:	2b00      	cmp	r3, #0
 800f454:	d017      	beq.n	800f486 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f456:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f458:	3324      	adds	r3, #36	@ 0x24
 800f45a:	687a      	ldr	r2, [r7, #4]
 800f45c:	4611      	mov	r1, r2
 800f45e:	4618      	mov	r0, r3
 800f460:	f000 ff3c 	bl	80102dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f464:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f466:	f000 f9df 	bl	800f828 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f46a:	f000 fd39 	bl	800fee0 <xTaskResumeAll>
 800f46e:	4603      	mov	r3, r0
 800f470:	2b00      	cmp	r3, #0
 800f472:	d189      	bne.n	800f388 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800f474:	4b0f      	ldr	r3, [pc, #60]	@ (800f4b4 <xQueueReceive+0x1c0>)
 800f476:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f47a:	601a      	str	r2, [r3, #0]
 800f47c:	f3bf 8f4f 	dsb	sy
 800f480:	f3bf 8f6f 	isb	sy
 800f484:	e780      	b.n	800f388 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800f486:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f488:	f000 f9ce 	bl	800f828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f48c:	f000 fd28 	bl	800fee0 <xTaskResumeAll>
 800f490:	e77a      	b.n	800f388 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800f492:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f494:	f000 f9c8 	bl	800f828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f498:	f000 fd22 	bl	800fee0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f49c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800f49e:	f000 fa15 	bl	800f8cc <prvIsQueueEmpty>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	f43f af6f 	beq.w	800f388 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f4aa:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	3730      	adds	r7, #48	@ 0x30
 800f4b0:	46bd      	mov	sp, r7
 800f4b2:	bd80      	pop	{r7, pc}
 800f4b4:	e000ed04 	.word	0xe000ed04

0800f4b8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800f4b8:	b580      	push	{r7, lr}
 800f4ba:	b08e      	sub	sp, #56	@ 0x38
 800f4bc:	af00      	add	r7, sp, #0
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800f4ca:	2300      	movs	r3, #0
 800f4cc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800f4ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d10b      	bne.n	800f4ec <xQueueSemaphoreTake+0x34>
	__asm volatile
 800f4d4:	f04f 0305 	mov.w	r3, #5
 800f4d8:	f383 8811 	msr	BASEPRI, r3
 800f4dc:	f3bf 8f6f 	isb	sy
 800f4e0:	f3bf 8f4f 	dsb	sy
 800f4e4:	623b      	str	r3, [r7, #32]
}
 800f4e6:	bf00      	nop
 800f4e8:	bf00      	nop
 800f4ea:	e7fd      	b.n	800f4e8 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800f4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f4ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d00b      	beq.n	800f50c <xQueueSemaphoreTake+0x54>
	__asm volatile
 800f4f4:	f04f 0305 	mov.w	r3, #5
 800f4f8:	f383 8811 	msr	BASEPRI, r3
 800f4fc:	f3bf 8f6f 	isb	sy
 800f500:	f3bf 8f4f 	dsb	sy
 800f504:	61fb      	str	r3, [r7, #28]
}
 800f506:	bf00      	nop
 800f508:	bf00      	nop
 800f50a:	e7fd      	b.n	800f508 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800f50c:	f001 f8dc 	bl	80106c8 <xTaskGetSchedulerState>
 800f510:	4603      	mov	r3, r0
 800f512:	2b00      	cmp	r3, #0
 800f514:	d102      	bne.n	800f51c <xQueueSemaphoreTake+0x64>
 800f516:	683b      	ldr	r3, [r7, #0]
 800f518:	2b00      	cmp	r3, #0
 800f51a:	d101      	bne.n	800f520 <xQueueSemaphoreTake+0x68>
 800f51c:	2301      	movs	r3, #1
 800f51e:	e000      	b.n	800f522 <xQueueSemaphoreTake+0x6a>
 800f520:	2300      	movs	r3, #0
 800f522:	2b00      	cmp	r3, #0
 800f524:	d10b      	bne.n	800f53e <xQueueSemaphoreTake+0x86>
	__asm volatile
 800f526:	f04f 0305 	mov.w	r3, #5
 800f52a:	f383 8811 	msr	BASEPRI, r3
 800f52e:	f3bf 8f6f 	isb	sy
 800f532:	f3bf 8f4f 	dsb	sy
 800f536:	61bb      	str	r3, [r7, #24]
}
 800f538:	bf00      	nop
 800f53a:	bf00      	nop
 800f53c:	e7fd      	b.n	800f53a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800f53e:	f001 fcf3 	bl	8010f28 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 800f542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f544:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f546:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800f548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d024      	beq.n	800f598 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 800f54e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f550:	1e5a      	subs	r2, r3, #1
 800f552:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f554:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f556:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f558:	681b      	ldr	r3, [r3, #0]
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d104      	bne.n	800f568 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 800f55e:	f001 fa5f 	bl	8010a20 <pvTaskIncrementMutexHeldCount>
 800f562:	4602      	mov	r2, r0
 800f564:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f566:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f568:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f56a:	691b      	ldr	r3, [r3, #16]
 800f56c:	2b00      	cmp	r3, #0
 800f56e:	d00f      	beq.n	800f590 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f570:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f572:	3310      	adds	r3, #16
 800f574:	4618      	mov	r0, r3
 800f576:	f000 fed7 	bl	8010328 <xTaskRemoveFromEventList>
 800f57a:	4603      	mov	r3, r0
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d007      	beq.n	800f590 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800f580:	4b54      	ldr	r3, [pc, #336]	@ (800f6d4 <xQueueSemaphoreTake+0x21c>)
 800f582:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f586:	601a      	str	r2, [r3, #0]
 800f588:	f3bf 8f4f 	dsb	sy
 800f58c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800f590:	f001 fcfc 	bl	8010f8c <vPortExitCritical>
				return pdPASS;
 800f594:	2301      	movs	r3, #1
 800f596:	e098      	b.n	800f6ca <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800f598:	683b      	ldr	r3, [r7, #0]
 800f59a:	2b00      	cmp	r3, #0
 800f59c:	d112      	bne.n	800f5c4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800f59e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d00b      	beq.n	800f5bc <xQueueSemaphoreTake+0x104>
	__asm volatile
 800f5a4:	f04f 0305 	mov.w	r3, #5
 800f5a8:	f383 8811 	msr	BASEPRI, r3
 800f5ac:	f3bf 8f6f 	isb	sy
 800f5b0:	f3bf 8f4f 	dsb	sy
 800f5b4:	617b      	str	r3, [r7, #20]
}
 800f5b6:	bf00      	nop
 800f5b8:	bf00      	nop
 800f5ba:	e7fd      	b.n	800f5b8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800f5bc:	f001 fce6 	bl	8010f8c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	e082      	b.n	800f6ca <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 800f5c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f5c6:	2b00      	cmp	r3, #0
 800f5c8:	d106      	bne.n	800f5d8 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800f5ca:	f107 030c 	add.w	r3, r7, #12
 800f5ce:	4618      	mov	r0, r3
 800f5d0:	f000 ff0e 	bl	80103f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800f5d8:	f001 fcd8 	bl	8010f8c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800f5dc:	f000 fc72 	bl	800fec4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800f5e0:	f001 fca2 	bl	8010f28 <vPortEnterCritical>
 800f5e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5e6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f5ea:	b25b      	sxtb	r3, r3
 800f5ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5f0:	d103      	bne.n	800f5fa <xQueueSemaphoreTake+0x142>
 800f5f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5f4:	2200      	movs	r2, #0
 800f5f6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800f5fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f5fc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f600:	b25b      	sxtb	r3, r3
 800f602:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f606:	d103      	bne.n	800f610 <xQueueSemaphoreTake+0x158>
 800f608:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f60a:	2200      	movs	r2, #0
 800f60c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800f610:	f001 fcbc 	bl	8010f8c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800f614:	463a      	mov	r2, r7
 800f616:	f107 030c 	add.w	r3, r7, #12
 800f61a:	4611      	mov	r1, r2
 800f61c:	4618      	mov	r0, r3
 800f61e:	f000 fefd 	bl	801041c <xTaskCheckForTimeOut>
 800f622:	4603      	mov	r3, r0
 800f624:	2b00      	cmp	r3, #0
 800f626:	d132      	bne.n	800f68e <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f628:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f62a:	f000 f94f 	bl	800f8cc <prvIsQueueEmpty>
 800f62e:	4603      	mov	r3, r0
 800f630:	2b00      	cmp	r3, #0
 800f632:	d026      	beq.n	800f682 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f634:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	2b00      	cmp	r3, #0
 800f63a:	d109      	bne.n	800f650 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 800f63c:	f001 fc74 	bl	8010f28 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f640:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f642:	689b      	ldr	r3, [r3, #8]
 800f644:	4618      	mov	r0, r3
 800f646:	f001 f85d 	bl	8010704 <xTaskPriorityInherit>
 800f64a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 800f64c:	f001 fc9e 	bl	8010f8c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800f650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f652:	3324      	adds	r3, #36	@ 0x24
 800f654:	683a      	ldr	r2, [r7, #0]
 800f656:	4611      	mov	r1, r2
 800f658:	4618      	mov	r0, r3
 800f65a:	f000 fe3f 	bl	80102dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800f65e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f660:	f000 f8e2 	bl	800f828 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800f664:	f000 fc3c 	bl	800fee0 <xTaskResumeAll>
 800f668:	4603      	mov	r3, r0
 800f66a:	2b00      	cmp	r3, #0
 800f66c:	f47f af67 	bne.w	800f53e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800f670:	4b18      	ldr	r3, [pc, #96]	@ (800f6d4 <xQueueSemaphoreTake+0x21c>)
 800f672:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f676:	601a      	str	r2, [r3, #0]
 800f678:	f3bf 8f4f 	dsb	sy
 800f67c:	f3bf 8f6f 	isb	sy
 800f680:	e75d      	b.n	800f53e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800f682:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f684:	f000 f8d0 	bl	800f828 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800f688:	f000 fc2a 	bl	800fee0 <xTaskResumeAll>
 800f68c:	e757      	b.n	800f53e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800f68e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f690:	f000 f8ca 	bl	800f828 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800f694:	f000 fc24 	bl	800fee0 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800f698:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f69a:	f000 f917 	bl	800f8cc <prvIsQueueEmpty>
 800f69e:	4603      	mov	r3, r0
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	f43f af4c 	beq.w	800f53e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800f6a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d00d      	beq.n	800f6c8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800f6ac:	f001 fc3c 	bl	8010f28 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800f6b0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800f6b2:	f000 f811 	bl	800f6d8 <prvGetDisinheritPriorityAfterTimeout>
 800f6b6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800f6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f6ba:	689b      	ldr	r3, [r3, #8]
 800f6bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f001 f91e 	bl	8010900 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 800f6c4:	f001 fc62 	bl	8010f8c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800f6c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800f6ca:	4618      	mov	r0, r3
 800f6cc:	3738      	adds	r7, #56	@ 0x38
 800f6ce:	46bd      	mov	sp, r7
 800f6d0:	bd80      	pop	{r7, pc}
 800f6d2:	bf00      	nop
 800f6d4:	e000ed04 	.word	0xe000ed04

0800f6d8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 800f6d8:	b480      	push	{r7}
 800f6da:	b085      	sub	sp, #20
 800f6dc:	af00      	add	r7, sp, #0
 800f6de:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	d006      	beq.n	800f6f6 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	f1c3 0305 	rsb	r3, r3, #5
 800f6f2:	60fb      	str	r3, [r7, #12]
 800f6f4:	e001      	b.n	800f6fa <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800f6f6:	2300      	movs	r3, #0
 800f6f8:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800f6fa:	68fb      	ldr	r3, [r7, #12]
	}
 800f6fc:	4618      	mov	r0, r3
 800f6fe:	3714      	adds	r7, #20
 800f700:	46bd      	mov	sp, r7
 800f702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f706:	4770      	bx	lr

0800f708 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800f708:	b580      	push	{r7, lr}
 800f70a:	b086      	sub	sp, #24
 800f70c:	af00      	add	r7, sp, #0
 800f70e:	60f8      	str	r0, [r7, #12]
 800f710:	60b9      	str	r1, [r7, #8]
 800f712:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800f714:	2300      	movs	r3, #0
 800f716:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800f718:	68fb      	ldr	r3, [r7, #12]
 800f71a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f71c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f722:	2b00      	cmp	r3, #0
 800f724:	d10d      	bne.n	800f742 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	2b00      	cmp	r3, #0
 800f72c:	d14d      	bne.n	800f7ca <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800f72e:	68fb      	ldr	r3, [r7, #12]
 800f730:	689b      	ldr	r3, [r3, #8]
 800f732:	4618      	mov	r0, r3
 800f734:	f001 f85c 	bl	80107f0 <xTaskPriorityDisinherit>
 800f738:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	2200      	movs	r2, #0
 800f73e:	609a      	str	r2, [r3, #8]
 800f740:	e043      	b.n	800f7ca <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	2b00      	cmp	r3, #0
 800f746:	d119      	bne.n	800f77c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f748:	68fb      	ldr	r3, [r7, #12]
 800f74a:	6858      	ldr	r0, [r3, #4]
 800f74c:	68fb      	ldr	r3, [r7, #12]
 800f74e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f750:	461a      	mov	r2, r3
 800f752:	68b9      	ldr	r1, [r7, #8]
 800f754:	f002 fdd5 	bl	8012302 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f758:	68fb      	ldr	r3, [r7, #12]
 800f75a:	685a      	ldr	r2, [r3, #4]
 800f75c:	68fb      	ldr	r3, [r7, #12]
 800f75e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f760:	441a      	add	r2, r3
 800f762:	68fb      	ldr	r3, [r7, #12]
 800f764:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f766:	68fb      	ldr	r3, [r7, #12]
 800f768:	685a      	ldr	r2, [r3, #4]
 800f76a:	68fb      	ldr	r3, [r7, #12]
 800f76c:	689b      	ldr	r3, [r3, #8]
 800f76e:	429a      	cmp	r2, r3
 800f770:	d32b      	bcc.n	800f7ca <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800f772:	68fb      	ldr	r3, [r7, #12]
 800f774:	681a      	ldr	r2, [r3, #0]
 800f776:	68fb      	ldr	r3, [r7, #12]
 800f778:	605a      	str	r2, [r3, #4]
 800f77a:	e026      	b.n	800f7ca <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800f77c:	68fb      	ldr	r3, [r7, #12]
 800f77e:	68d8      	ldr	r0, [r3, #12]
 800f780:	68fb      	ldr	r3, [r7, #12]
 800f782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f784:	461a      	mov	r2, r3
 800f786:	68b9      	ldr	r1, [r7, #8]
 800f788:	f002 fdbb 	bl	8012302 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800f78c:	68fb      	ldr	r3, [r7, #12]
 800f78e:	68da      	ldr	r2, [r3, #12]
 800f790:	68fb      	ldr	r3, [r7, #12]
 800f792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f794:	425b      	negs	r3, r3
 800f796:	441a      	add	r2, r3
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800f79c:	68fb      	ldr	r3, [r7, #12]
 800f79e:	68da      	ldr	r2, [r3, #12]
 800f7a0:	68fb      	ldr	r3, [r7, #12]
 800f7a2:	681b      	ldr	r3, [r3, #0]
 800f7a4:	429a      	cmp	r2, r3
 800f7a6:	d207      	bcs.n	800f7b8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800f7a8:	68fb      	ldr	r3, [r7, #12]
 800f7aa:	689a      	ldr	r2, [r3, #8]
 800f7ac:	68fb      	ldr	r3, [r7, #12]
 800f7ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7b0:	425b      	negs	r3, r3
 800f7b2:	441a      	add	r2, r3
 800f7b4:	68fb      	ldr	r3, [r7, #12]
 800f7b6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	2b02      	cmp	r3, #2
 800f7bc:	d105      	bne.n	800f7ca <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800f7be:	693b      	ldr	r3, [r7, #16]
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d002      	beq.n	800f7ca <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800f7c4:	693b      	ldr	r3, [r7, #16]
 800f7c6:	3b01      	subs	r3, #1
 800f7c8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800f7ca:	693b      	ldr	r3, [r7, #16]
 800f7cc:	1c5a      	adds	r2, r3, #1
 800f7ce:	68fb      	ldr	r3, [r7, #12]
 800f7d0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800f7d2:	697b      	ldr	r3, [r7, #20]
}
 800f7d4:	4618      	mov	r0, r3
 800f7d6:	3718      	adds	r7, #24
 800f7d8:	46bd      	mov	sp, r7
 800f7da:	bd80      	pop	{r7, pc}

0800f7dc <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800f7dc:	b580      	push	{r7, lr}
 800f7de:	b082      	sub	sp, #8
 800f7e0:	af00      	add	r7, sp, #0
 800f7e2:	6078      	str	r0, [r7, #4]
 800f7e4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d018      	beq.n	800f820 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800f7ee:	687b      	ldr	r3, [r7, #4]
 800f7f0:	68da      	ldr	r2, [r3, #12]
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f7f6:	441a      	add	r2, r3
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800f7fc:	687b      	ldr	r3, [r7, #4]
 800f7fe:	68da      	ldr	r2, [r3, #12]
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	689b      	ldr	r3, [r3, #8]
 800f804:	429a      	cmp	r2, r3
 800f806:	d303      	bcc.n	800f810 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800f808:	687b      	ldr	r3, [r7, #4]
 800f80a:	681a      	ldr	r2, [r3, #0]
 800f80c:	687b      	ldr	r3, [r7, #4]
 800f80e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800f810:	687b      	ldr	r3, [r7, #4]
 800f812:	68d9      	ldr	r1, [r3, #12]
 800f814:	687b      	ldr	r3, [r7, #4]
 800f816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800f818:	461a      	mov	r2, r3
 800f81a:	6838      	ldr	r0, [r7, #0]
 800f81c:	f002 fd71 	bl	8012302 <memcpy>
	}
}
 800f820:	bf00      	nop
 800f822:	3708      	adds	r7, #8
 800f824:	46bd      	mov	sp, r7
 800f826:	bd80      	pop	{r7, pc}

0800f828 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800f828:	b580      	push	{r7, lr}
 800f82a:	b084      	sub	sp, #16
 800f82c:	af00      	add	r7, sp, #0
 800f82e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800f830:	f001 fb7a 	bl	8010f28 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800f834:	687b      	ldr	r3, [r7, #4]
 800f836:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800f83a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f83c:	e011      	b.n	800f862 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800f83e:	687b      	ldr	r3, [r7, #4]
 800f840:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f842:	2b00      	cmp	r3, #0
 800f844:	d012      	beq.n	800f86c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	3324      	adds	r3, #36	@ 0x24
 800f84a:	4618      	mov	r0, r3
 800f84c:	f000 fd6c 	bl	8010328 <xTaskRemoveFromEventList>
 800f850:	4603      	mov	r3, r0
 800f852:	2b00      	cmp	r3, #0
 800f854:	d001      	beq.n	800f85a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800f856:	f000 fe45 	bl	80104e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800f85a:	7bfb      	ldrb	r3, [r7, #15]
 800f85c:	3b01      	subs	r3, #1
 800f85e:	b2db      	uxtb	r3, r3
 800f860:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800f862:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f866:	2b00      	cmp	r3, #0
 800f868:	dce9      	bgt.n	800f83e <prvUnlockQueue+0x16>
 800f86a:	e000      	b.n	800f86e <prvUnlockQueue+0x46>
					break;
 800f86c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800f86e:	687b      	ldr	r3, [r7, #4]
 800f870:	22ff      	movs	r2, #255	@ 0xff
 800f872:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800f876:	f001 fb89 	bl	8010f8c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800f87a:	f001 fb55 	bl	8010f28 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800f87e:	687b      	ldr	r3, [r7, #4]
 800f880:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800f884:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f886:	e011      	b.n	800f8ac <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800f888:	687b      	ldr	r3, [r7, #4]
 800f88a:	691b      	ldr	r3, [r3, #16]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d012      	beq.n	800f8b6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	3310      	adds	r3, #16
 800f894:	4618      	mov	r0, r3
 800f896:	f000 fd47 	bl	8010328 <xTaskRemoveFromEventList>
 800f89a:	4603      	mov	r3, r0
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d001      	beq.n	800f8a4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800f8a0:	f000 fe20 	bl	80104e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800f8a4:	7bbb      	ldrb	r3, [r7, #14]
 800f8a6:	3b01      	subs	r3, #1
 800f8a8:	b2db      	uxtb	r3, r3
 800f8aa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800f8ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800f8b0:	2b00      	cmp	r3, #0
 800f8b2:	dce9      	bgt.n	800f888 <prvUnlockQueue+0x60>
 800f8b4:	e000      	b.n	800f8b8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800f8b6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800f8b8:	687b      	ldr	r3, [r7, #4]
 800f8ba:	22ff      	movs	r2, #255	@ 0xff
 800f8bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800f8c0:	f001 fb64 	bl	8010f8c <vPortExitCritical>
}
 800f8c4:	bf00      	nop
 800f8c6:	3710      	adds	r7, #16
 800f8c8:	46bd      	mov	sp, r7
 800f8ca:	bd80      	pop	{r7, pc}

0800f8cc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f8d4:	f001 fb28 	bl	8010f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800f8dc:	2b00      	cmp	r3, #0
 800f8de:	d102      	bne.n	800f8e6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800f8e0:	2301      	movs	r3, #1
 800f8e2:	60fb      	str	r3, [r7, #12]
 800f8e4:	e001      	b.n	800f8ea <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800f8e6:	2300      	movs	r3, #0
 800f8e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f8ea:	f001 fb4f 	bl	8010f8c <vPortExitCritical>

	return xReturn;
 800f8ee:	68fb      	ldr	r3, [r7, #12]
}
 800f8f0:	4618      	mov	r0, r3
 800f8f2:	3710      	adds	r7, #16
 800f8f4:	46bd      	mov	sp, r7
 800f8f6:	bd80      	pop	{r7, pc}

0800f8f8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800f8f8:	b580      	push	{r7, lr}
 800f8fa:	b084      	sub	sp, #16
 800f8fc:	af00      	add	r7, sp, #0
 800f8fe:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800f900:	f001 fb12 	bl	8010f28 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800f904:	687b      	ldr	r3, [r7, #4]
 800f906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800f908:	687b      	ldr	r3, [r7, #4]
 800f90a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800f90c:	429a      	cmp	r2, r3
 800f90e:	d102      	bne.n	800f916 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800f910:	2301      	movs	r3, #1
 800f912:	60fb      	str	r3, [r7, #12]
 800f914:	e001      	b.n	800f91a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800f916:	2300      	movs	r3, #0
 800f918:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800f91a:	f001 fb37 	bl	8010f8c <vPortExitCritical>

	return xReturn;
 800f91e:	68fb      	ldr	r3, [r7, #12]
}
 800f920:	4618      	mov	r0, r3
 800f922:	3710      	adds	r7, #16
 800f924:	46bd      	mov	sp, r7
 800f926:	bd80      	pop	{r7, pc}

0800f928 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800f928:	b580      	push	{r7, lr}
 800f92a:	b08e      	sub	sp, #56	@ 0x38
 800f92c:	af04      	add	r7, sp, #16
 800f92e:	60f8      	str	r0, [r7, #12]
 800f930:	60b9      	str	r1, [r7, #8]
 800f932:	607a      	str	r2, [r7, #4]
 800f934:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800f936:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f938:	2b00      	cmp	r3, #0
 800f93a:	d10b      	bne.n	800f954 <xTaskCreateStatic+0x2c>
	__asm volatile
 800f93c:	f04f 0305 	mov.w	r3, #5
 800f940:	f383 8811 	msr	BASEPRI, r3
 800f944:	f3bf 8f6f 	isb	sy
 800f948:	f3bf 8f4f 	dsb	sy
 800f94c:	623b      	str	r3, [r7, #32]
}
 800f94e:	bf00      	nop
 800f950:	bf00      	nop
 800f952:	e7fd      	b.n	800f950 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800f954:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f956:	2b00      	cmp	r3, #0
 800f958:	d10b      	bne.n	800f972 <xTaskCreateStatic+0x4a>
	__asm volatile
 800f95a:	f04f 0305 	mov.w	r3, #5
 800f95e:	f383 8811 	msr	BASEPRI, r3
 800f962:	f3bf 8f6f 	isb	sy
 800f966:	f3bf 8f4f 	dsb	sy
 800f96a:	61fb      	str	r3, [r7, #28]
}
 800f96c:	bf00      	nop
 800f96e:	bf00      	nop
 800f970:	e7fd      	b.n	800f96e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800f972:	2360      	movs	r3, #96	@ 0x60
 800f974:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800f976:	693b      	ldr	r3, [r7, #16]
 800f978:	2b60      	cmp	r3, #96	@ 0x60
 800f97a:	d00b      	beq.n	800f994 <xTaskCreateStatic+0x6c>
	__asm volatile
 800f97c:	f04f 0305 	mov.w	r3, #5
 800f980:	f383 8811 	msr	BASEPRI, r3
 800f984:	f3bf 8f6f 	isb	sy
 800f988:	f3bf 8f4f 	dsb	sy
 800f98c:	61bb      	str	r3, [r7, #24]
}
 800f98e:	bf00      	nop
 800f990:	bf00      	nop
 800f992:	e7fd      	b.n	800f990 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800f994:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800f996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f998:	2b00      	cmp	r3, #0
 800f99a:	d01e      	beq.n	800f9da <xTaskCreateStatic+0xb2>
 800f99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d01b      	beq.n	800f9da <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800f9a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800f9a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9a8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f9aa:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800f9ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9ae:	2202      	movs	r2, #2
 800f9b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800f9b4:	2300      	movs	r3, #0
 800f9b6:	9303      	str	r3, [sp, #12]
 800f9b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9ba:	9302      	str	r3, [sp, #8]
 800f9bc:	f107 0314 	add.w	r3, r7, #20
 800f9c0:	9301      	str	r3, [sp, #4]
 800f9c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f9c4:	9300      	str	r3, [sp, #0]
 800f9c6:	683b      	ldr	r3, [r7, #0]
 800f9c8:	687a      	ldr	r2, [r7, #4]
 800f9ca:	68b9      	ldr	r1, [r7, #8]
 800f9cc:	68f8      	ldr	r0, [r7, #12]
 800f9ce:	f000 f850 	bl	800fa72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800f9d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f9d4:	f000 f8e0 	bl	800fb98 <prvAddNewTaskToReadyList>
 800f9d8:	e001      	b.n	800f9de <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800f9da:	2300      	movs	r3, #0
 800f9dc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800f9de:	697b      	ldr	r3, [r7, #20]
	}
 800f9e0:	4618      	mov	r0, r3
 800f9e2:	3728      	adds	r7, #40	@ 0x28
 800f9e4:	46bd      	mov	sp, r7
 800f9e6:	bd80      	pop	{r7, pc}

0800f9e8 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800f9e8:	b580      	push	{r7, lr}
 800f9ea:	b08c      	sub	sp, #48	@ 0x30
 800f9ec:	af04      	add	r7, sp, #16
 800f9ee:	60f8      	str	r0, [r7, #12]
 800f9f0:	60b9      	str	r1, [r7, #8]
 800f9f2:	603b      	str	r3, [r7, #0]
 800f9f4:	4613      	mov	r3, r2
 800f9f6:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800f9f8:	88fb      	ldrh	r3, [r7, #6]
 800f9fa:	009b      	lsls	r3, r3, #2
 800f9fc:	4618      	mov	r0, r3
 800f9fe:	f001 fbb5 	bl	801116c <pvPortMalloc>
 800fa02:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800fa04:	697b      	ldr	r3, [r7, #20]
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d00e      	beq.n	800fa28 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800fa0a:	2060      	movs	r0, #96	@ 0x60
 800fa0c:	f001 fbae 	bl	801116c <pvPortMalloc>
 800fa10:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800fa12:	69fb      	ldr	r3, [r7, #28]
 800fa14:	2b00      	cmp	r3, #0
 800fa16:	d003      	beq.n	800fa20 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800fa18:	69fb      	ldr	r3, [r7, #28]
 800fa1a:	697a      	ldr	r2, [r7, #20]
 800fa1c:	631a      	str	r2, [r3, #48]	@ 0x30
 800fa1e:	e005      	b.n	800fa2c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800fa20:	6978      	ldr	r0, [r7, #20]
 800fa22:	f001 fc71 	bl	8011308 <vPortFree>
 800fa26:	e001      	b.n	800fa2c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800fa28:	2300      	movs	r3, #0
 800fa2a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800fa2c:	69fb      	ldr	r3, [r7, #28]
 800fa2e:	2b00      	cmp	r3, #0
 800fa30:	d017      	beq.n	800fa62 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800fa32:	69fb      	ldr	r3, [r7, #28]
 800fa34:	2200      	movs	r2, #0
 800fa36:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800fa3a:	88fa      	ldrh	r2, [r7, #6]
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	9303      	str	r3, [sp, #12]
 800fa40:	69fb      	ldr	r3, [r7, #28]
 800fa42:	9302      	str	r3, [sp, #8]
 800fa44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fa46:	9301      	str	r3, [sp, #4]
 800fa48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fa4a:	9300      	str	r3, [sp, #0]
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	68b9      	ldr	r1, [r7, #8]
 800fa50:	68f8      	ldr	r0, [r7, #12]
 800fa52:	f000 f80e 	bl	800fa72 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800fa56:	69f8      	ldr	r0, [r7, #28]
 800fa58:	f000 f89e 	bl	800fb98 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800fa5c:	2301      	movs	r3, #1
 800fa5e:	61bb      	str	r3, [r7, #24]
 800fa60:	e002      	b.n	800fa68 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800fa62:	f04f 33ff 	mov.w	r3, #4294967295
 800fa66:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800fa68:	69bb      	ldr	r3, [r7, #24]
	}
 800fa6a:	4618      	mov	r0, r3
 800fa6c:	3720      	adds	r7, #32
 800fa6e:	46bd      	mov	sp, r7
 800fa70:	bd80      	pop	{r7, pc}

0800fa72 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800fa72:	b580      	push	{r7, lr}
 800fa74:	b088      	sub	sp, #32
 800fa76:	af00      	add	r7, sp, #0
 800fa78:	60f8      	str	r0, [r7, #12]
 800fa7a:	60b9      	str	r1, [r7, #8]
 800fa7c:	607a      	str	r2, [r7, #4]
 800fa7e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800fa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa82:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800fa84:	687b      	ldr	r3, [r7, #4]
 800fa86:	009b      	lsls	r3, r3, #2
 800fa88:	461a      	mov	r2, r3
 800fa8a:	21a5      	movs	r1, #165	@ 0xa5
 800fa8c:	f002 fb39 	bl	8012102 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800fa90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fa92:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fa94:	687b      	ldr	r3, [r7, #4]
 800fa96:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800fa9a:	3b01      	subs	r3, #1
 800fa9c:	009b      	lsls	r3, r3, #2
 800fa9e:	4413      	add	r3, r2
 800faa0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800faa2:	69bb      	ldr	r3, [r7, #24]
 800faa4:	f023 0307 	bic.w	r3, r3, #7
 800faa8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800faaa:	69bb      	ldr	r3, [r7, #24]
 800faac:	f003 0307 	and.w	r3, r3, #7
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	d00b      	beq.n	800facc <prvInitialiseNewTask+0x5a>
	__asm volatile
 800fab4:	f04f 0305 	mov.w	r3, #5
 800fab8:	f383 8811 	msr	BASEPRI, r3
 800fabc:	f3bf 8f6f 	isb	sy
 800fac0:	f3bf 8f4f 	dsb	sy
 800fac4:	617b      	str	r3, [r7, #20]
}
 800fac6:	bf00      	nop
 800fac8:	bf00      	nop
 800faca:	e7fd      	b.n	800fac8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800facc:	68bb      	ldr	r3, [r7, #8]
 800face:	2b00      	cmp	r3, #0
 800fad0:	d01f      	beq.n	800fb12 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800fad2:	2300      	movs	r3, #0
 800fad4:	61fb      	str	r3, [r7, #28]
 800fad6:	e012      	b.n	800fafe <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800fad8:	68ba      	ldr	r2, [r7, #8]
 800fada:	69fb      	ldr	r3, [r7, #28]
 800fadc:	4413      	add	r3, r2
 800fade:	7819      	ldrb	r1, [r3, #0]
 800fae0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fae2:	69fb      	ldr	r3, [r7, #28]
 800fae4:	4413      	add	r3, r2
 800fae6:	3334      	adds	r3, #52	@ 0x34
 800fae8:	460a      	mov	r2, r1
 800faea:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800faec:	68ba      	ldr	r2, [r7, #8]
 800faee:	69fb      	ldr	r3, [r7, #28]
 800faf0:	4413      	add	r3, r2
 800faf2:	781b      	ldrb	r3, [r3, #0]
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	d006      	beq.n	800fb06 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800faf8:	69fb      	ldr	r3, [r7, #28]
 800fafa:	3301      	adds	r3, #1
 800fafc:	61fb      	str	r3, [r7, #28]
 800fafe:	69fb      	ldr	r3, [r7, #28]
 800fb00:	2b0f      	cmp	r3, #15
 800fb02:	d9e9      	bls.n	800fad8 <prvInitialiseNewTask+0x66>
 800fb04:	e000      	b.n	800fb08 <prvInitialiseNewTask+0x96>
			{
				break;
 800fb06:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800fb08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb0a:	2200      	movs	r2, #0
 800fb0c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800fb10:	e003      	b.n	800fb1a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800fb12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb14:	2200      	movs	r2, #0
 800fb16:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800fb1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb1c:	2b04      	cmp	r3, #4
 800fb1e:	d901      	bls.n	800fb24 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800fb20:	2304      	movs	r3, #4
 800fb22:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800fb24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb26:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb28:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800fb2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb2c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800fb2e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800fb30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb32:	2200      	movs	r2, #0
 800fb34:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800fb36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb38:	3304      	adds	r3, #4
 800fb3a:	4618      	mov	r0, r3
 800fb3c:	f7ff f8ac 	bl	800ec98 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800fb40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb42:	3318      	adds	r3, #24
 800fb44:	4618      	mov	r0, r3
 800fb46:	f7ff f8a7 	bl	800ec98 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800fb4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb4c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb4e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fb50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800fb52:	f1c3 0205 	rsb	r2, r3, #5
 800fb56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb58:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800fb5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb5e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800fb60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb62:	2200      	movs	r2, #0
 800fb64:	655a      	str	r2, [r3, #84]	@ 0x54
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800fb66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb68:	2200      	movs	r2, #0
 800fb6a:	659a      	str	r2, [r3, #88]	@ 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800fb6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb6e:	2200      	movs	r2, #0
 800fb70:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800fb74:	683a      	ldr	r2, [r7, #0]
 800fb76:	68f9      	ldr	r1, [r7, #12]
 800fb78:	69b8      	ldr	r0, [r7, #24]
 800fb7a:	f001 f8a7 	bl	8010ccc <pxPortInitialiseStack>
 800fb7e:	4602      	mov	r2, r0
 800fb80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fb82:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800fb84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb86:	2b00      	cmp	r3, #0
 800fb88:	d002      	beq.n	800fb90 <prvInitialiseNewTask+0x11e>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800fb8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb8e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fb90:	bf00      	nop
 800fb92:	3720      	adds	r7, #32
 800fb94:	46bd      	mov	sp, r7
 800fb96:	bd80      	pop	{r7, pc}

0800fb98 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800fb98:	b580      	push	{r7, lr}
 800fb9a:	b082      	sub	sp, #8
 800fb9c:	af00      	add	r7, sp, #0
 800fb9e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800fba0:	f001 f9c2 	bl	8010f28 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800fba4:	4b2c      	ldr	r3, [pc, #176]	@ (800fc58 <prvAddNewTaskToReadyList+0xc0>)
 800fba6:	681b      	ldr	r3, [r3, #0]
 800fba8:	3301      	adds	r3, #1
 800fbaa:	4a2b      	ldr	r2, [pc, #172]	@ (800fc58 <prvAddNewTaskToReadyList+0xc0>)
 800fbac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800fbae:	4b2b      	ldr	r3, [pc, #172]	@ (800fc5c <prvAddNewTaskToReadyList+0xc4>)
 800fbb0:	681b      	ldr	r3, [r3, #0]
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d109      	bne.n	800fbca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800fbb6:	4a29      	ldr	r2, [pc, #164]	@ (800fc5c <prvAddNewTaskToReadyList+0xc4>)
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800fbbc:	4b26      	ldr	r3, [pc, #152]	@ (800fc58 <prvAddNewTaskToReadyList+0xc0>)
 800fbbe:	681b      	ldr	r3, [r3, #0]
 800fbc0:	2b01      	cmp	r3, #1
 800fbc2:	d110      	bne.n	800fbe6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800fbc4:	f000 fcb2 	bl	801052c <prvInitialiseTaskLists>
 800fbc8:	e00d      	b.n	800fbe6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800fbca:	4b25      	ldr	r3, [pc, #148]	@ (800fc60 <prvAddNewTaskToReadyList+0xc8>)
 800fbcc:	681b      	ldr	r3, [r3, #0]
 800fbce:	2b00      	cmp	r3, #0
 800fbd0:	d109      	bne.n	800fbe6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800fbd2:	4b22      	ldr	r3, [pc, #136]	@ (800fc5c <prvAddNewTaskToReadyList+0xc4>)
 800fbd4:	681b      	ldr	r3, [r3, #0]
 800fbd6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbdc:	429a      	cmp	r2, r3
 800fbde:	d802      	bhi.n	800fbe6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800fbe0:	4a1e      	ldr	r2, [pc, #120]	@ (800fc5c <prvAddNewTaskToReadyList+0xc4>)
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800fbe6:	4b1f      	ldr	r3, [pc, #124]	@ (800fc64 <prvAddNewTaskToReadyList+0xcc>)
 800fbe8:	681b      	ldr	r3, [r3, #0]
 800fbea:	3301      	adds	r3, #1
 800fbec:	4a1d      	ldr	r2, [pc, #116]	@ (800fc64 <prvAddNewTaskToReadyList+0xcc>)
 800fbee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800fbf0:	4b1c      	ldr	r3, [pc, #112]	@ (800fc64 <prvAddNewTaskToReadyList+0xcc>)
 800fbf2:	681a      	ldr	r2, [r3, #0]
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fbfc:	2201      	movs	r2, #1
 800fbfe:	409a      	lsls	r2, r3
 800fc00:	4b19      	ldr	r3, [pc, #100]	@ (800fc68 <prvAddNewTaskToReadyList+0xd0>)
 800fc02:	681b      	ldr	r3, [r3, #0]
 800fc04:	4313      	orrs	r3, r2
 800fc06:	4a18      	ldr	r2, [pc, #96]	@ (800fc68 <prvAddNewTaskToReadyList+0xd0>)
 800fc08:	6013      	str	r3, [r2, #0]
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc0e:	4613      	mov	r3, r2
 800fc10:	009b      	lsls	r3, r3, #2
 800fc12:	4413      	add	r3, r2
 800fc14:	009b      	lsls	r3, r3, #2
 800fc16:	4a15      	ldr	r2, [pc, #84]	@ (800fc6c <prvAddNewTaskToReadyList+0xd4>)
 800fc18:	441a      	add	r2, r3
 800fc1a:	687b      	ldr	r3, [r7, #4]
 800fc1c:	3304      	adds	r3, #4
 800fc1e:	4619      	mov	r1, r3
 800fc20:	4610      	mov	r0, r2
 800fc22:	f7ff f846 	bl	800ecb2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800fc26:	f001 f9b1 	bl	8010f8c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800fc2a:	4b0d      	ldr	r3, [pc, #52]	@ (800fc60 <prvAddNewTaskToReadyList+0xc8>)
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d00e      	beq.n	800fc50 <prvAddNewTaskToReadyList+0xb8>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800fc32:	4b0a      	ldr	r3, [pc, #40]	@ (800fc5c <prvAddNewTaskToReadyList+0xc4>)
 800fc34:	681b      	ldr	r3, [r3, #0]
 800fc36:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc3c:	429a      	cmp	r2, r3
 800fc3e:	d207      	bcs.n	800fc50 <prvAddNewTaskToReadyList+0xb8>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800fc40:	4b0b      	ldr	r3, [pc, #44]	@ (800fc70 <prvAddNewTaskToReadyList+0xd8>)
 800fc42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc46:	601a      	str	r2, [r3, #0]
 800fc48:	f3bf 8f4f 	dsb	sy
 800fc4c:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800fc50:	bf00      	nop
 800fc52:	3708      	adds	r7, #8
 800fc54:	46bd      	mov	sp, r7
 800fc56:	bd80      	pop	{r7, pc}
 800fc58:	20000658 	.word	0x20000658
 800fc5c:	20000580 	.word	0x20000580
 800fc60:	20000664 	.word	0x20000664
 800fc64:	20000674 	.word	0x20000674
 800fc68:	20000660 	.word	0x20000660
 800fc6c:	20000584 	.word	0x20000584
 800fc70:	e000ed04 	.word	0xe000ed04

0800fc74 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b084      	sub	sp, #16
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 800fc7c:	f001 f954 	bl	8010f28 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800fc80:	687b      	ldr	r3, [r7, #4]
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	d102      	bne.n	800fc8c <vTaskDelete+0x18>
 800fc86:	4b39      	ldr	r3, [pc, #228]	@ (800fd6c <vTaskDelete+0xf8>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	e000      	b.n	800fc8e <vTaskDelete+0x1a>
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800fc90:	68fb      	ldr	r3, [r7, #12]
 800fc92:	3304      	adds	r3, #4
 800fc94:	4618      	mov	r0, r3
 800fc96:	f7ff f869 	bl	800ed6c <uxListRemove>
 800fc9a:	4603      	mov	r3, r0
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d115      	bne.n	800fccc <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 800fca0:	68fb      	ldr	r3, [r7, #12]
 800fca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fca4:	4932      	ldr	r1, [pc, #200]	@ (800fd70 <vTaskDelete+0xfc>)
 800fca6:	4613      	mov	r3, r2
 800fca8:	009b      	lsls	r3, r3, #2
 800fcaa:	4413      	add	r3, r2
 800fcac:	009b      	lsls	r3, r3, #2
 800fcae:	440b      	add	r3, r1
 800fcb0:	681b      	ldr	r3, [r3, #0]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d10a      	bne.n	800fccc <vTaskDelete+0x58>
 800fcb6:	68fb      	ldr	r3, [r7, #12]
 800fcb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fcba:	2201      	movs	r2, #1
 800fcbc:	fa02 f303 	lsl.w	r3, r2, r3
 800fcc0:	43da      	mvns	r2, r3
 800fcc2:	4b2c      	ldr	r3, [pc, #176]	@ (800fd74 <vTaskDelete+0x100>)
 800fcc4:	681b      	ldr	r3, [r3, #0]
 800fcc6:	4013      	ands	r3, r2
 800fcc8:	4a2a      	ldr	r2, [pc, #168]	@ (800fd74 <vTaskDelete+0x100>)
 800fcca:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fcd0:	2b00      	cmp	r3, #0
 800fcd2:	d004      	beq.n	800fcde <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800fcd4:	68fb      	ldr	r3, [r7, #12]
 800fcd6:	3318      	adds	r3, #24
 800fcd8:	4618      	mov	r0, r3
 800fcda:	f7ff f847 	bl	800ed6c <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 800fcde:	4b26      	ldr	r3, [pc, #152]	@ (800fd78 <vTaskDelete+0x104>)
 800fce0:	681b      	ldr	r3, [r3, #0]
 800fce2:	3301      	adds	r3, #1
 800fce4:	4a24      	ldr	r2, [pc, #144]	@ (800fd78 <vTaskDelete+0x104>)
 800fce6:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 800fce8:	4b20      	ldr	r3, [pc, #128]	@ (800fd6c <vTaskDelete+0xf8>)
 800fcea:	681b      	ldr	r3, [r3, #0]
 800fcec:	68fa      	ldr	r2, [r7, #12]
 800fcee:	429a      	cmp	r2, r3
 800fcf0:	d10b      	bne.n	800fd0a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800fcf2:	68fb      	ldr	r3, [r7, #12]
 800fcf4:	3304      	adds	r3, #4
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	4820      	ldr	r0, [pc, #128]	@ (800fd7c <vTaskDelete+0x108>)
 800fcfa:	f7fe ffda 	bl	800ecb2 <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 800fcfe:	4b20      	ldr	r3, [pc, #128]	@ (800fd80 <vTaskDelete+0x10c>)
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	3301      	adds	r3, #1
 800fd04:	4a1e      	ldr	r2, [pc, #120]	@ (800fd80 <vTaskDelete+0x10c>)
 800fd06:	6013      	str	r3, [r2, #0]
 800fd08:	e009      	b.n	800fd1e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 800fd0a:	4b1e      	ldr	r3, [pc, #120]	@ (800fd84 <vTaskDelete+0x110>)
 800fd0c:	681b      	ldr	r3, [r3, #0]
 800fd0e:	3b01      	subs	r3, #1
 800fd10:	4a1c      	ldr	r2, [pc, #112]	@ (800fd84 <vTaskDelete+0x110>)
 800fd12:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 800fd14:	68f8      	ldr	r0, [r7, #12]
 800fd16:	f000 fc77 	bl	8010608 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 800fd1a:	f000 fca5 	bl	8010668 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 800fd1e:	f001 f935 	bl	8010f8c <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 800fd22:	4b19      	ldr	r3, [pc, #100]	@ (800fd88 <vTaskDelete+0x114>)
 800fd24:	681b      	ldr	r3, [r3, #0]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d01c      	beq.n	800fd64 <vTaskDelete+0xf0>
		{
			if( pxTCB == pxCurrentTCB )
 800fd2a:	4b10      	ldr	r3, [pc, #64]	@ (800fd6c <vTaskDelete+0xf8>)
 800fd2c:	681b      	ldr	r3, [r3, #0]
 800fd2e:	68fa      	ldr	r2, [r7, #12]
 800fd30:	429a      	cmp	r2, r3
 800fd32:	d117      	bne.n	800fd64 <vTaskDelete+0xf0>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 800fd34:	4b15      	ldr	r3, [pc, #84]	@ (800fd8c <vTaskDelete+0x118>)
 800fd36:	681b      	ldr	r3, [r3, #0]
 800fd38:	2b00      	cmp	r3, #0
 800fd3a:	d00b      	beq.n	800fd54 <vTaskDelete+0xe0>
	__asm volatile
 800fd3c:	f04f 0305 	mov.w	r3, #5
 800fd40:	f383 8811 	msr	BASEPRI, r3
 800fd44:	f3bf 8f6f 	isb	sy
 800fd48:	f3bf 8f4f 	dsb	sy
 800fd4c:	60bb      	str	r3, [r7, #8]
}
 800fd4e:	bf00      	nop
 800fd50:	bf00      	nop
 800fd52:	e7fd      	b.n	800fd50 <vTaskDelete+0xdc>
				portYIELD_WITHIN_API();
 800fd54:	4b0e      	ldr	r3, [pc, #56]	@ (800fd90 <vTaskDelete+0x11c>)
 800fd56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fd5a:	601a      	str	r2, [r3, #0]
 800fd5c:	f3bf 8f4f 	dsb	sy
 800fd60:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800fd64:	bf00      	nop
 800fd66:	3710      	adds	r7, #16
 800fd68:	46bd      	mov	sp, r7
 800fd6a:	bd80      	pop	{r7, pc}
 800fd6c:	20000580 	.word	0x20000580
 800fd70:	20000584 	.word	0x20000584
 800fd74:	20000660 	.word	0x20000660
 800fd78:	20000674 	.word	0x20000674
 800fd7c:	2000062c 	.word	0x2000062c
 800fd80:	20000640 	.word	0x20000640
 800fd84:	20000658 	.word	0x20000658
 800fd88:	20000664 	.word	0x20000664
 800fd8c:	20000680 	.word	0x20000680
 800fd90:	e000ed04 	.word	0xe000ed04

0800fd94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800fd94:	b580      	push	{r7, lr}
 800fd96:	b084      	sub	sp, #16
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800fd9c:	2300      	movs	r3, #0
 800fd9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800fda0:	687b      	ldr	r3, [r7, #4]
 800fda2:	2b00      	cmp	r3, #0
 800fda4:	d018      	beq.n	800fdd8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800fda6:	4b14      	ldr	r3, [pc, #80]	@ (800fdf8 <vTaskDelay+0x64>)
 800fda8:	681b      	ldr	r3, [r3, #0]
 800fdaa:	2b00      	cmp	r3, #0
 800fdac:	d00b      	beq.n	800fdc6 <vTaskDelay+0x32>
	__asm volatile
 800fdae:	f04f 0305 	mov.w	r3, #5
 800fdb2:	f383 8811 	msr	BASEPRI, r3
 800fdb6:	f3bf 8f6f 	isb	sy
 800fdba:	f3bf 8f4f 	dsb	sy
 800fdbe:	60bb      	str	r3, [r7, #8]
}
 800fdc0:	bf00      	nop
 800fdc2:	bf00      	nop
 800fdc4:	e7fd      	b.n	800fdc2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800fdc6:	f000 f87d 	bl	800fec4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800fdca:	2100      	movs	r1, #0
 800fdcc:	6878      	ldr	r0, [r7, #4]
 800fdce:	f000 ff17 	bl	8010c00 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800fdd2:	f000 f885 	bl	800fee0 <xTaskResumeAll>
 800fdd6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800fdd8:	68fb      	ldr	r3, [r7, #12]
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d107      	bne.n	800fdee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800fdde:	4b07      	ldr	r3, [pc, #28]	@ (800fdfc <vTaskDelay+0x68>)
 800fde0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fde4:	601a      	str	r2, [r3, #0]
 800fde6:	f3bf 8f4f 	dsb	sy
 800fdea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800fdee:	bf00      	nop
 800fdf0:	3710      	adds	r7, #16
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	bd80      	pop	{r7, pc}
 800fdf6:	bf00      	nop
 800fdf8:	20000680 	.word	0x20000680
 800fdfc:	e000ed04 	.word	0xe000ed04

0800fe00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b08a      	sub	sp, #40	@ 0x28
 800fe04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800fe06:	2300      	movs	r3, #0
 800fe08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800fe0a:	2300      	movs	r3, #0
 800fe0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800fe0e:	463a      	mov	r2, r7
 800fe10:	1d39      	adds	r1, r7, #4
 800fe12:	f107 0308 	add.w	r3, r7, #8
 800fe16:	4618      	mov	r0, r3
 800fe18:	f7fe f9f2 	bl	800e200 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800fe1c:	6839      	ldr	r1, [r7, #0]
 800fe1e:	687b      	ldr	r3, [r7, #4]
 800fe20:	68ba      	ldr	r2, [r7, #8]
 800fe22:	9202      	str	r2, [sp, #8]
 800fe24:	9301      	str	r3, [sp, #4]
 800fe26:	2300      	movs	r3, #0
 800fe28:	9300      	str	r3, [sp, #0]
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	460a      	mov	r2, r1
 800fe2e:	491f      	ldr	r1, [pc, #124]	@ (800feac <vTaskStartScheduler+0xac>)
 800fe30:	481f      	ldr	r0, [pc, #124]	@ (800feb0 <vTaskStartScheduler+0xb0>)
 800fe32:	f7ff fd79 	bl	800f928 <xTaskCreateStatic>
 800fe36:	4603      	mov	r3, r0
 800fe38:	4a1e      	ldr	r2, [pc, #120]	@ (800feb4 <vTaskStartScheduler+0xb4>)
 800fe3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800fe3c:	4b1d      	ldr	r3, [pc, #116]	@ (800feb4 <vTaskStartScheduler+0xb4>)
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d002      	beq.n	800fe4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800fe44:	2301      	movs	r3, #1
 800fe46:	617b      	str	r3, [r7, #20]
 800fe48:	e001      	b.n	800fe4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800fe4a:	2300      	movs	r3, #0
 800fe4c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800fe4e:	697b      	ldr	r3, [r7, #20]
 800fe50:	2b01      	cmp	r3, #1
 800fe52:	d116      	bne.n	800fe82 <vTaskStartScheduler+0x82>
	__asm volatile
 800fe54:	f04f 0305 	mov.w	r3, #5
 800fe58:	f383 8811 	msr	BASEPRI, r3
 800fe5c:	f3bf 8f6f 	isb	sy
 800fe60:	f3bf 8f4f 	dsb	sy
 800fe64:	613b      	str	r3, [r7, #16]
}
 800fe66:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800fe68:	4b13      	ldr	r3, [pc, #76]	@ (800feb8 <vTaskStartScheduler+0xb8>)
 800fe6a:	f04f 32ff 	mov.w	r2, #4294967295
 800fe6e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800fe70:	4b12      	ldr	r3, [pc, #72]	@ (800febc <vTaskStartScheduler+0xbc>)
 800fe72:	2201      	movs	r2, #1
 800fe74:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800fe76:	4b12      	ldr	r3, [pc, #72]	@ (800fec0 <vTaskStartScheduler+0xc0>)
 800fe78:	2200      	movs	r2, #0
 800fe7a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800fe7c:	f000 ffb0 	bl	8010de0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800fe80:	e00f      	b.n	800fea2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800fe82:	697b      	ldr	r3, [r7, #20]
 800fe84:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fe88:	d10b      	bne.n	800fea2 <vTaskStartScheduler+0xa2>
	__asm volatile
 800fe8a:	f04f 0305 	mov.w	r3, #5
 800fe8e:	f383 8811 	msr	BASEPRI, r3
 800fe92:	f3bf 8f6f 	isb	sy
 800fe96:	f3bf 8f4f 	dsb	sy
 800fe9a:	60fb      	str	r3, [r7, #12]
}
 800fe9c:	bf00      	nop
 800fe9e:	bf00      	nop
 800fea0:	e7fd      	b.n	800fe9e <vTaskStartScheduler+0x9e>
}
 800fea2:	bf00      	nop
 800fea4:	3718      	adds	r7, #24
 800fea6:	46bd      	mov	sp, r7
 800fea8:	bd80      	pop	{r7, pc}
 800feaa:	bf00      	nop
 800feac:	080154c0 	.word	0x080154c0
 800feb0:	080104fd 	.word	0x080104fd
 800feb4:	2000067c 	.word	0x2000067c
 800feb8:	20000678 	.word	0x20000678
 800febc:	20000664 	.word	0x20000664
 800fec0:	2000065c 	.word	0x2000065c

0800fec4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800fec4:	b480      	push	{r7}
 800fec6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800fec8:	4b04      	ldr	r3, [pc, #16]	@ (800fedc <vTaskSuspendAll+0x18>)
 800feca:	681b      	ldr	r3, [r3, #0]
 800fecc:	3301      	adds	r3, #1
 800fece:	4a03      	ldr	r2, [pc, #12]	@ (800fedc <vTaskSuspendAll+0x18>)
 800fed0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800fed2:	bf00      	nop
 800fed4:	46bd      	mov	sp, r7
 800fed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800feda:	4770      	bx	lr
 800fedc:	20000680 	.word	0x20000680

0800fee0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800fee0:	b580      	push	{r7, lr}
 800fee2:	b084      	sub	sp, #16
 800fee4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800fee6:	2300      	movs	r3, #0
 800fee8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800feea:	2300      	movs	r3, #0
 800feec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800feee:	4b42      	ldr	r3, [pc, #264]	@ (800fff8 <xTaskResumeAll+0x118>)
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	2b00      	cmp	r3, #0
 800fef4:	d10b      	bne.n	800ff0e <xTaskResumeAll+0x2e>
	__asm volatile
 800fef6:	f04f 0305 	mov.w	r3, #5
 800fefa:	f383 8811 	msr	BASEPRI, r3
 800fefe:	f3bf 8f6f 	isb	sy
 800ff02:	f3bf 8f4f 	dsb	sy
 800ff06:	603b      	str	r3, [r7, #0]
}
 800ff08:	bf00      	nop
 800ff0a:	bf00      	nop
 800ff0c:	e7fd      	b.n	800ff0a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ff0e:	f001 f80b 	bl	8010f28 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ff12:	4b39      	ldr	r3, [pc, #228]	@ (800fff8 <xTaskResumeAll+0x118>)
 800ff14:	681b      	ldr	r3, [r3, #0]
 800ff16:	3b01      	subs	r3, #1
 800ff18:	4a37      	ldr	r2, [pc, #220]	@ (800fff8 <xTaskResumeAll+0x118>)
 800ff1a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ff1c:	4b36      	ldr	r3, [pc, #216]	@ (800fff8 <xTaskResumeAll+0x118>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d161      	bne.n	800ffe8 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ff24:	4b35      	ldr	r3, [pc, #212]	@ (800fffc <xTaskResumeAll+0x11c>)
 800ff26:	681b      	ldr	r3, [r3, #0]
 800ff28:	2b00      	cmp	r3, #0
 800ff2a:	d05d      	beq.n	800ffe8 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ff2c:	e02e      	b.n	800ff8c <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ff2e:	4b34      	ldr	r3, [pc, #208]	@ (8010000 <xTaskResumeAll+0x120>)
 800ff30:	68db      	ldr	r3, [r3, #12]
 800ff32:	68db      	ldr	r3, [r3, #12]
 800ff34:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ff36:	68fb      	ldr	r3, [r7, #12]
 800ff38:	3318      	adds	r3, #24
 800ff3a:	4618      	mov	r0, r3
 800ff3c:	f7fe ff16 	bl	800ed6c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ff40:	68fb      	ldr	r3, [r7, #12]
 800ff42:	3304      	adds	r3, #4
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fe ff11 	bl	800ed6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ff4a:	68fb      	ldr	r3, [r7, #12]
 800ff4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff4e:	2201      	movs	r2, #1
 800ff50:	409a      	lsls	r2, r3
 800ff52:	4b2c      	ldr	r3, [pc, #176]	@ (8010004 <xTaskResumeAll+0x124>)
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	4313      	orrs	r3, r2
 800ff58:	4a2a      	ldr	r2, [pc, #168]	@ (8010004 <xTaskResumeAll+0x124>)
 800ff5a:	6013      	str	r3, [r2, #0]
 800ff5c:	68fb      	ldr	r3, [r7, #12]
 800ff5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff60:	4613      	mov	r3, r2
 800ff62:	009b      	lsls	r3, r3, #2
 800ff64:	4413      	add	r3, r2
 800ff66:	009b      	lsls	r3, r3, #2
 800ff68:	4a27      	ldr	r2, [pc, #156]	@ (8010008 <xTaskResumeAll+0x128>)
 800ff6a:	441a      	add	r2, r3
 800ff6c:	68fb      	ldr	r3, [r7, #12]
 800ff6e:	3304      	adds	r3, #4
 800ff70:	4619      	mov	r1, r3
 800ff72:	4610      	mov	r0, r2
 800ff74:	f7fe fe9d 	bl	800ecb2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800ff78:	68fb      	ldr	r3, [r7, #12]
 800ff7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ff7c:	4b23      	ldr	r3, [pc, #140]	@ (801000c <xTaskResumeAll+0x12c>)
 800ff7e:	681b      	ldr	r3, [r3, #0]
 800ff80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ff82:	429a      	cmp	r2, r3
 800ff84:	d302      	bcc.n	800ff8c <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800ff86:	4b22      	ldr	r3, [pc, #136]	@ (8010010 <xTaskResumeAll+0x130>)
 800ff88:	2201      	movs	r2, #1
 800ff8a:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ff8c:	4b1c      	ldr	r3, [pc, #112]	@ (8010000 <xTaskResumeAll+0x120>)
 800ff8e:	681b      	ldr	r3, [r3, #0]
 800ff90:	2b00      	cmp	r3, #0
 800ff92:	d1cc      	bne.n	800ff2e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800ff94:	68fb      	ldr	r3, [r7, #12]
 800ff96:	2b00      	cmp	r3, #0
 800ff98:	d001      	beq.n	800ff9e <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800ff9a:	f000 fb65 	bl	8010668 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800ff9e:	4b1d      	ldr	r3, [pc, #116]	@ (8010014 <xTaskResumeAll+0x134>)
 800ffa0:	681b      	ldr	r3, [r3, #0]
 800ffa2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800ffa4:	687b      	ldr	r3, [r7, #4]
 800ffa6:	2b00      	cmp	r3, #0
 800ffa8:	d010      	beq.n	800ffcc <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ffaa:	f000 f865 	bl	8010078 <xTaskIncrementTick>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	2b00      	cmp	r3, #0
 800ffb2:	d002      	beq.n	800ffba <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800ffb4:	4b16      	ldr	r3, [pc, #88]	@ (8010010 <xTaskResumeAll+0x130>)
 800ffb6:	2201      	movs	r2, #1
 800ffb8:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ffba:	687b      	ldr	r3, [r7, #4]
 800ffbc:	3b01      	subs	r3, #1
 800ffbe:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	2b00      	cmp	r3, #0
 800ffc4:	d1f1      	bne.n	800ffaa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800ffc6:	4b13      	ldr	r3, [pc, #76]	@ (8010014 <xTaskResumeAll+0x134>)
 800ffc8:	2200      	movs	r2, #0
 800ffca:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ffcc:	4b10      	ldr	r3, [pc, #64]	@ (8010010 <xTaskResumeAll+0x130>)
 800ffce:	681b      	ldr	r3, [r3, #0]
 800ffd0:	2b00      	cmp	r3, #0
 800ffd2:	d009      	beq.n	800ffe8 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ffd4:	2301      	movs	r3, #1
 800ffd6:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ffd8:	4b0f      	ldr	r3, [pc, #60]	@ (8010018 <xTaskResumeAll+0x138>)
 800ffda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ffde:	601a      	str	r2, [r3, #0]
 800ffe0:	f3bf 8f4f 	dsb	sy
 800ffe4:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ffe8:	f000 ffd0 	bl	8010f8c <vPortExitCritical>

	return xAlreadyYielded;
 800ffec:	68bb      	ldr	r3, [r7, #8]
}
 800ffee:	4618      	mov	r0, r3
 800fff0:	3710      	adds	r7, #16
 800fff2:	46bd      	mov	sp, r7
 800fff4:	bd80      	pop	{r7, pc}
 800fff6:	bf00      	nop
 800fff8:	20000680 	.word	0x20000680
 800fffc:	20000658 	.word	0x20000658
 8010000:	20000618 	.word	0x20000618
 8010004:	20000660 	.word	0x20000660
 8010008:	20000584 	.word	0x20000584
 801000c:	20000580 	.word	0x20000580
 8010010:	2000066c 	.word	0x2000066c
 8010014:	20000668 	.word	0x20000668
 8010018:	e000ed04 	.word	0xe000ed04

0801001c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801001c:	b480      	push	{r7}
 801001e:	b083      	sub	sp, #12
 8010020:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8010022:	4b05      	ldr	r3, [pc, #20]	@ (8010038 <xTaskGetTickCount+0x1c>)
 8010024:	681b      	ldr	r3, [r3, #0]
 8010026:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8010028:	687b      	ldr	r3, [r7, #4]
}
 801002a:	4618      	mov	r0, r3
 801002c:	370c      	adds	r7, #12
 801002e:	46bd      	mov	sp, r7
 8010030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010034:	4770      	bx	lr
 8010036:	bf00      	nop
 8010038:	2000065c 	.word	0x2000065c

0801003c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801003c:	b580      	push	{r7, lr}
 801003e:	b082      	sub	sp, #8
 8010040:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010042:	f001 f851 	bl	80110e8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8010046:	2300      	movs	r3, #0
 8010048:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801004a:	4b04      	ldr	r3, [pc, #16]	@ (801005c <xTaskGetTickCountFromISR+0x20>)
 801004c:	681b      	ldr	r3, [r3, #0]
 801004e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010050:	683b      	ldr	r3, [r7, #0]
}
 8010052:	4618      	mov	r0, r3
 8010054:	3708      	adds	r7, #8
 8010056:	46bd      	mov	sp, r7
 8010058:	bd80      	pop	{r7, pc}
 801005a:	bf00      	nop
 801005c:	2000065c 	.word	0x2000065c

08010060 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8010060:	b480      	push	{r7}
 8010062:	af00      	add	r7, sp, #0
	/* A critical section is not required because the variables are of type
	BaseType_t. */
	return uxCurrentNumberOfTasks;
 8010064:	4b03      	ldr	r3, [pc, #12]	@ (8010074 <uxTaskGetNumberOfTasks+0x14>)
 8010066:	681b      	ldr	r3, [r3, #0]
}
 8010068:	4618      	mov	r0, r3
 801006a:	46bd      	mov	sp, r7
 801006c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010070:	4770      	bx	lr
 8010072:	bf00      	nop
 8010074:	20000658 	.word	0x20000658

08010078 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8010078:	b580      	push	{r7, lr}
 801007a:	b086      	sub	sp, #24
 801007c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801007e:	2300      	movs	r3, #0
 8010080:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010082:	4b4f      	ldr	r3, [pc, #316]	@ (80101c0 <xTaskIncrementTick+0x148>)
 8010084:	681b      	ldr	r3, [r3, #0]
 8010086:	2b00      	cmp	r3, #0
 8010088:	f040 808f 	bne.w	80101aa <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801008c:	4b4d      	ldr	r3, [pc, #308]	@ (80101c4 <xTaskIncrementTick+0x14c>)
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	3301      	adds	r3, #1
 8010092:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8010094:	4a4b      	ldr	r2, [pc, #300]	@ (80101c4 <xTaskIncrementTick+0x14c>)
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801009a:	693b      	ldr	r3, [r7, #16]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d121      	bne.n	80100e4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80100a0:	4b49      	ldr	r3, [pc, #292]	@ (80101c8 <xTaskIncrementTick+0x150>)
 80100a2:	681b      	ldr	r3, [r3, #0]
 80100a4:	681b      	ldr	r3, [r3, #0]
 80100a6:	2b00      	cmp	r3, #0
 80100a8:	d00b      	beq.n	80100c2 <xTaskIncrementTick+0x4a>
	__asm volatile
 80100aa:	f04f 0305 	mov.w	r3, #5
 80100ae:	f383 8811 	msr	BASEPRI, r3
 80100b2:	f3bf 8f6f 	isb	sy
 80100b6:	f3bf 8f4f 	dsb	sy
 80100ba:	603b      	str	r3, [r7, #0]
}
 80100bc:	bf00      	nop
 80100be:	bf00      	nop
 80100c0:	e7fd      	b.n	80100be <xTaskIncrementTick+0x46>
 80100c2:	4b41      	ldr	r3, [pc, #260]	@ (80101c8 <xTaskIncrementTick+0x150>)
 80100c4:	681b      	ldr	r3, [r3, #0]
 80100c6:	60fb      	str	r3, [r7, #12]
 80100c8:	4b40      	ldr	r3, [pc, #256]	@ (80101cc <xTaskIncrementTick+0x154>)
 80100ca:	681b      	ldr	r3, [r3, #0]
 80100cc:	4a3e      	ldr	r2, [pc, #248]	@ (80101c8 <xTaskIncrementTick+0x150>)
 80100ce:	6013      	str	r3, [r2, #0]
 80100d0:	4a3e      	ldr	r2, [pc, #248]	@ (80101cc <xTaskIncrementTick+0x154>)
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	6013      	str	r3, [r2, #0]
 80100d6:	4b3e      	ldr	r3, [pc, #248]	@ (80101d0 <xTaskIncrementTick+0x158>)
 80100d8:	681b      	ldr	r3, [r3, #0]
 80100da:	3301      	adds	r3, #1
 80100dc:	4a3c      	ldr	r2, [pc, #240]	@ (80101d0 <xTaskIncrementTick+0x158>)
 80100de:	6013      	str	r3, [r2, #0]
 80100e0:	f000 fac2 	bl	8010668 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80100e4:	4b3b      	ldr	r3, [pc, #236]	@ (80101d4 <xTaskIncrementTick+0x15c>)
 80100e6:	681b      	ldr	r3, [r3, #0]
 80100e8:	693a      	ldr	r2, [r7, #16]
 80100ea:	429a      	cmp	r2, r3
 80100ec:	d348      	bcc.n	8010180 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80100ee:	4b36      	ldr	r3, [pc, #216]	@ (80101c8 <xTaskIncrementTick+0x150>)
 80100f0:	681b      	ldr	r3, [r3, #0]
 80100f2:	681b      	ldr	r3, [r3, #0]
 80100f4:	2b00      	cmp	r3, #0
 80100f6:	d104      	bne.n	8010102 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80100f8:	4b36      	ldr	r3, [pc, #216]	@ (80101d4 <xTaskIncrementTick+0x15c>)
 80100fa:	f04f 32ff 	mov.w	r2, #4294967295
 80100fe:	601a      	str	r2, [r3, #0]
					break;
 8010100:	e03e      	b.n	8010180 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010102:	4b31      	ldr	r3, [pc, #196]	@ (80101c8 <xTaskIncrementTick+0x150>)
 8010104:	681b      	ldr	r3, [r3, #0]
 8010106:	68db      	ldr	r3, [r3, #12]
 8010108:	68db      	ldr	r3, [r3, #12]
 801010a:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 801010c:	68bb      	ldr	r3, [r7, #8]
 801010e:	685b      	ldr	r3, [r3, #4]
 8010110:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8010112:	693a      	ldr	r2, [r7, #16]
 8010114:	687b      	ldr	r3, [r7, #4]
 8010116:	429a      	cmp	r2, r3
 8010118:	d203      	bcs.n	8010122 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801011a:	4a2e      	ldr	r2, [pc, #184]	@ (80101d4 <xTaskIncrementTick+0x15c>)
 801011c:	687b      	ldr	r3, [r7, #4]
 801011e:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8010120:	e02e      	b.n	8010180 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010122:	68bb      	ldr	r3, [r7, #8]
 8010124:	3304      	adds	r3, #4
 8010126:	4618      	mov	r0, r3
 8010128:	f7fe fe20 	bl	800ed6c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801012c:	68bb      	ldr	r3, [r7, #8]
 801012e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010130:	2b00      	cmp	r3, #0
 8010132:	d004      	beq.n	801013e <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010134:	68bb      	ldr	r3, [r7, #8]
 8010136:	3318      	adds	r3, #24
 8010138:	4618      	mov	r0, r3
 801013a:	f7fe fe17 	bl	800ed6c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010142:	2201      	movs	r2, #1
 8010144:	409a      	lsls	r2, r3
 8010146:	4b24      	ldr	r3, [pc, #144]	@ (80101d8 <xTaskIncrementTick+0x160>)
 8010148:	681b      	ldr	r3, [r3, #0]
 801014a:	4313      	orrs	r3, r2
 801014c:	4a22      	ldr	r2, [pc, #136]	@ (80101d8 <xTaskIncrementTick+0x160>)
 801014e:	6013      	str	r3, [r2, #0]
 8010150:	68bb      	ldr	r3, [r7, #8]
 8010152:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010154:	4613      	mov	r3, r2
 8010156:	009b      	lsls	r3, r3, #2
 8010158:	4413      	add	r3, r2
 801015a:	009b      	lsls	r3, r3, #2
 801015c:	4a1f      	ldr	r2, [pc, #124]	@ (80101dc <xTaskIncrementTick+0x164>)
 801015e:	441a      	add	r2, r3
 8010160:	68bb      	ldr	r3, [r7, #8]
 8010162:	3304      	adds	r3, #4
 8010164:	4619      	mov	r1, r3
 8010166:	4610      	mov	r0, r2
 8010168:	f7fe fda3 	bl	800ecb2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801016c:	68bb      	ldr	r3, [r7, #8]
 801016e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010170:	4b1b      	ldr	r3, [pc, #108]	@ (80101e0 <xTaskIncrementTick+0x168>)
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010176:	429a      	cmp	r2, r3
 8010178:	d3b9      	bcc.n	80100ee <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801017a:	2301      	movs	r3, #1
 801017c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801017e:	e7b6      	b.n	80100ee <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8010180:	4b17      	ldr	r3, [pc, #92]	@ (80101e0 <xTaskIncrementTick+0x168>)
 8010182:	681b      	ldr	r3, [r3, #0]
 8010184:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010186:	4915      	ldr	r1, [pc, #84]	@ (80101dc <xTaskIncrementTick+0x164>)
 8010188:	4613      	mov	r3, r2
 801018a:	009b      	lsls	r3, r3, #2
 801018c:	4413      	add	r3, r2
 801018e:	009b      	lsls	r3, r3, #2
 8010190:	440b      	add	r3, r1
 8010192:	681b      	ldr	r3, [r3, #0]
 8010194:	2b01      	cmp	r3, #1
 8010196:	d901      	bls.n	801019c <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8010198:	2301      	movs	r3, #1
 801019a:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801019c:	4b11      	ldr	r3, [pc, #68]	@ (80101e4 <xTaskIncrementTick+0x16c>)
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d007      	beq.n	80101b4 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80101a4:	2301      	movs	r3, #1
 80101a6:	617b      	str	r3, [r7, #20]
 80101a8:	e004      	b.n	80101b4 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80101aa:	4b0f      	ldr	r3, [pc, #60]	@ (80101e8 <xTaskIncrementTick+0x170>)
 80101ac:	681b      	ldr	r3, [r3, #0]
 80101ae:	3301      	adds	r3, #1
 80101b0:	4a0d      	ldr	r2, [pc, #52]	@ (80101e8 <xTaskIncrementTick+0x170>)
 80101b2:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80101b4:	697b      	ldr	r3, [r7, #20]
}
 80101b6:	4618      	mov	r0, r3
 80101b8:	3718      	adds	r7, #24
 80101ba:	46bd      	mov	sp, r7
 80101bc:	bd80      	pop	{r7, pc}
 80101be:	bf00      	nop
 80101c0:	20000680 	.word	0x20000680
 80101c4:	2000065c 	.word	0x2000065c
 80101c8:	20000610 	.word	0x20000610
 80101cc:	20000614 	.word	0x20000614
 80101d0:	20000670 	.word	0x20000670
 80101d4:	20000678 	.word	0x20000678
 80101d8:	20000660 	.word	0x20000660
 80101dc:	20000584 	.word	0x20000584
 80101e0:	20000580 	.word	0x20000580
 80101e4:	2000066c 	.word	0x2000066c
 80101e8:	20000668 	.word	0x20000668

080101ec <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80101ec:	b580      	push	{r7, lr}
 80101ee:	b086      	sub	sp, #24
 80101f0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80101f2:	4b33      	ldr	r3, [pc, #204]	@ (80102c0 <vTaskSwitchContext+0xd4>)
 80101f4:	681b      	ldr	r3, [r3, #0]
 80101f6:	2b00      	cmp	r3, #0
 80101f8:	d003      	beq.n	8010202 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80101fa:	4b32      	ldr	r3, [pc, #200]	@ (80102c4 <vTaskSwitchContext+0xd8>)
 80101fc:	2201      	movs	r2, #1
 80101fe:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8010200:	e059      	b.n	80102b6 <vTaskSwitchContext+0xca>
		xYieldPending = pdFALSE;
 8010202:	4b30      	ldr	r3, [pc, #192]	@ (80102c4 <vTaskSwitchContext+0xd8>)
 8010204:	2200      	movs	r2, #0
 8010206:	601a      	str	r2, [r3, #0]
				ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8010208:	f7ff ff08 	bl	801001c <xTaskGetTickCount>
 801020c:	4603      	mov	r3, r0
 801020e:	4a2e      	ldr	r2, [pc, #184]	@ (80102c8 <vTaskSwitchContext+0xdc>)
 8010210:	6013      	str	r3, [r2, #0]
			if( ulTotalRunTime > ulTaskSwitchedInTime )
 8010212:	4b2d      	ldr	r3, [pc, #180]	@ (80102c8 <vTaskSwitchContext+0xdc>)
 8010214:	681a      	ldr	r2, [r3, #0]
 8010216:	4b2d      	ldr	r3, [pc, #180]	@ (80102cc <vTaskSwitchContext+0xe0>)
 8010218:	681b      	ldr	r3, [r3, #0]
 801021a:	429a      	cmp	r2, r3
 801021c:	d909      	bls.n	8010232 <vTaskSwitchContext+0x46>
				pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 801021e:	4b2c      	ldr	r3, [pc, #176]	@ (80102d0 <vTaskSwitchContext+0xe4>)
 8010220:	681b      	ldr	r3, [r3, #0]
 8010222:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8010224:	4a28      	ldr	r2, [pc, #160]	@ (80102c8 <vTaskSwitchContext+0xdc>)
 8010226:	6810      	ldr	r0, [r2, #0]
 8010228:	4a28      	ldr	r2, [pc, #160]	@ (80102cc <vTaskSwitchContext+0xe0>)
 801022a:	6812      	ldr	r2, [r2, #0]
 801022c:	1a82      	subs	r2, r0, r2
 801022e:	440a      	add	r2, r1
 8010230:	655a      	str	r2, [r3, #84]	@ 0x54
			ulTaskSwitchedInTime = ulTotalRunTime;
 8010232:	4b25      	ldr	r3, [pc, #148]	@ (80102c8 <vTaskSwitchContext+0xdc>)
 8010234:	681b      	ldr	r3, [r3, #0]
 8010236:	4a25      	ldr	r2, [pc, #148]	@ (80102cc <vTaskSwitchContext+0xe0>)
 8010238:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801023a:	4b26      	ldr	r3, [pc, #152]	@ (80102d4 <vTaskSwitchContext+0xe8>)
 801023c:	681b      	ldr	r3, [r3, #0]
 801023e:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	fab3 f383 	clz	r3, r3
 8010246:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8010248:	7afb      	ldrb	r3, [r7, #11]
 801024a:	f1c3 031f 	rsb	r3, r3, #31
 801024e:	617b      	str	r3, [r7, #20]
 8010250:	4921      	ldr	r1, [pc, #132]	@ (80102d8 <vTaskSwitchContext+0xec>)
 8010252:	697a      	ldr	r2, [r7, #20]
 8010254:	4613      	mov	r3, r2
 8010256:	009b      	lsls	r3, r3, #2
 8010258:	4413      	add	r3, r2
 801025a:	009b      	lsls	r3, r3, #2
 801025c:	440b      	add	r3, r1
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d10b      	bne.n	801027c <vTaskSwitchContext+0x90>
	__asm volatile
 8010264:	f04f 0305 	mov.w	r3, #5
 8010268:	f383 8811 	msr	BASEPRI, r3
 801026c:	f3bf 8f6f 	isb	sy
 8010270:	f3bf 8f4f 	dsb	sy
 8010274:	607b      	str	r3, [r7, #4]
}
 8010276:	bf00      	nop
 8010278:	bf00      	nop
 801027a:	e7fd      	b.n	8010278 <vTaskSwitchContext+0x8c>
 801027c:	697a      	ldr	r2, [r7, #20]
 801027e:	4613      	mov	r3, r2
 8010280:	009b      	lsls	r3, r3, #2
 8010282:	4413      	add	r3, r2
 8010284:	009b      	lsls	r3, r3, #2
 8010286:	4a14      	ldr	r2, [pc, #80]	@ (80102d8 <vTaskSwitchContext+0xec>)
 8010288:	4413      	add	r3, r2
 801028a:	613b      	str	r3, [r7, #16]
 801028c:	693b      	ldr	r3, [r7, #16]
 801028e:	685b      	ldr	r3, [r3, #4]
 8010290:	685a      	ldr	r2, [r3, #4]
 8010292:	693b      	ldr	r3, [r7, #16]
 8010294:	605a      	str	r2, [r3, #4]
 8010296:	693b      	ldr	r3, [r7, #16]
 8010298:	685a      	ldr	r2, [r3, #4]
 801029a:	693b      	ldr	r3, [r7, #16]
 801029c:	3308      	adds	r3, #8
 801029e:	429a      	cmp	r2, r3
 80102a0:	d104      	bne.n	80102ac <vTaskSwitchContext+0xc0>
 80102a2:	693b      	ldr	r3, [r7, #16]
 80102a4:	685b      	ldr	r3, [r3, #4]
 80102a6:	685a      	ldr	r2, [r3, #4]
 80102a8:	693b      	ldr	r3, [r7, #16]
 80102aa:	605a      	str	r2, [r3, #4]
 80102ac:	693b      	ldr	r3, [r7, #16]
 80102ae:	685b      	ldr	r3, [r3, #4]
 80102b0:	68db      	ldr	r3, [r3, #12]
 80102b2:	4a07      	ldr	r2, [pc, #28]	@ (80102d0 <vTaskSwitchContext+0xe4>)
 80102b4:	6013      	str	r3, [r2, #0]
}
 80102b6:	bf00      	nop
 80102b8:	3718      	adds	r7, #24
 80102ba:	46bd      	mov	sp, r7
 80102bc:	bd80      	pop	{r7, pc}
 80102be:	bf00      	nop
 80102c0:	20000680 	.word	0x20000680
 80102c4:	2000066c 	.word	0x2000066c
 80102c8:	20000688 	.word	0x20000688
 80102cc:	20000684 	.word	0x20000684
 80102d0:	20000580 	.word	0x20000580
 80102d4:	20000660 	.word	0x20000660
 80102d8:	20000584 	.word	0x20000584

080102dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80102dc:	b580      	push	{r7, lr}
 80102de:	b084      	sub	sp, #16
 80102e0:	af00      	add	r7, sp, #0
 80102e2:	6078      	str	r0, [r7, #4]
 80102e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80102e6:	687b      	ldr	r3, [r7, #4]
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	d10b      	bne.n	8010304 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80102ec:	f04f 0305 	mov.w	r3, #5
 80102f0:	f383 8811 	msr	BASEPRI, r3
 80102f4:	f3bf 8f6f 	isb	sy
 80102f8:	f3bf 8f4f 	dsb	sy
 80102fc:	60fb      	str	r3, [r7, #12]
}
 80102fe:	bf00      	nop
 8010300:	bf00      	nop
 8010302:	e7fd      	b.n	8010300 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8010304:	4b07      	ldr	r3, [pc, #28]	@ (8010324 <vTaskPlaceOnEventList+0x48>)
 8010306:	681b      	ldr	r3, [r3, #0]
 8010308:	3318      	adds	r3, #24
 801030a:	4619      	mov	r1, r3
 801030c:	6878      	ldr	r0, [r7, #4]
 801030e:	f7fe fcf4 	bl	800ecfa <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010312:	2101      	movs	r1, #1
 8010314:	6838      	ldr	r0, [r7, #0]
 8010316:	f000 fc73 	bl	8010c00 <prvAddCurrentTaskToDelayedList>
}
 801031a:	bf00      	nop
 801031c:	3710      	adds	r7, #16
 801031e:	46bd      	mov	sp, r7
 8010320:	bd80      	pop	{r7, pc}
 8010322:	bf00      	nop
 8010324:	20000580 	.word	0x20000580

08010328 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8010328:	b580      	push	{r7, lr}
 801032a:	b086      	sub	sp, #24
 801032c:	af00      	add	r7, sp, #0
 801032e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010330:	687b      	ldr	r3, [r7, #4]
 8010332:	68db      	ldr	r3, [r3, #12]
 8010334:	68db      	ldr	r3, [r3, #12]
 8010336:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8010338:	693b      	ldr	r3, [r7, #16]
 801033a:	2b00      	cmp	r3, #0
 801033c:	d10b      	bne.n	8010356 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801033e:	f04f 0305 	mov.w	r3, #5
 8010342:	f383 8811 	msr	BASEPRI, r3
 8010346:	f3bf 8f6f 	isb	sy
 801034a:	f3bf 8f4f 	dsb	sy
 801034e:	60fb      	str	r3, [r7, #12]
}
 8010350:	bf00      	nop
 8010352:	bf00      	nop
 8010354:	e7fd      	b.n	8010352 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8010356:	693b      	ldr	r3, [r7, #16]
 8010358:	3318      	adds	r3, #24
 801035a:	4618      	mov	r0, r3
 801035c:	f7fe fd06 	bl	800ed6c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010360:	4b1d      	ldr	r3, [pc, #116]	@ (80103d8 <xTaskRemoveFromEventList+0xb0>)
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d11c      	bne.n	80103a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8010368:	693b      	ldr	r3, [r7, #16]
 801036a:	3304      	adds	r3, #4
 801036c:	4618      	mov	r0, r3
 801036e:	f7fe fcfd 	bl	800ed6c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8010372:	693b      	ldr	r3, [r7, #16]
 8010374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010376:	2201      	movs	r2, #1
 8010378:	409a      	lsls	r2, r3
 801037a:	4b18      	ldr	r3, [pc, #96]	@ (80103dc <xTaskRemoveFromEventList+0xb4>)
 801037c:	681b      	ldr	r3, [r3, #0]
 801037e:	4313      	orrs	r3, r2
 8010380:	4a16      	ldr	r2, [pc, #88]	@ (80103dc <xTaskRemoveFromEventList+0xb4>)
 8010382:	6013      	str	r3, [r2, #0]
 8010384:	693b      	ldr	r3, [r7, #16]
 8010386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010388:	4613      	mov	r3, r2
 801038a:	009b      	lsls	r3, r3, #2
 801038c:	4413      	add	r3, r2
 801038e:	009b      	lsls	r3, r3, #2
 8010390:	4a13      	ldr	r2, [pc, #76]	@ (80103e0 <xTaskRemoveFromEventList+0xb8>)
 8010392:	441a      	add	r2, r3
 8010394:	693b      	ldr	r3, [r7, #16]
 8010396:	3304      	adds	r3, #4
 8010398:	4619      	mov	r1, r3
 801039a:	4610      	mov	r0, r2
 801039c:	f7fe fc89 	bl	800ecb2 <vListInsertEnd>
 80103a0:	e005      	b.n	80103ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80103a2:	693b      	ldr	r3, [r7, #16]
 80103a4:	3318      	adds	r3, #24
 80103a6:	4619      	mov	r1, r3
 80103a8:	480e      	ldr	r0, [pc, #56]	@ (80103e4 <xTaskRemoveFromEventList+0xbc>)
 80103aa:	f7fe fc82 	bl	800ecb2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80103ae:	693b      	ldr	r3, [r7, #16]
 80103b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80103b2:	4b0d      	ldr	r3, [pc, #52]	@ (80103e8 <xTaskRemoveFromEventList+0xc0>)
 80103b4:	681b      	ldr	r3, [r3, #0]
 80103b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80103b8:	429a      	cmp	r2, r3
 80103ba:	d905      	bls.n	80103c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80103bc:	2301      	movs	r3, #1
 80103be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80103c0:	4b0a      	ldr	r3, [pc, #40]	@ (80103ec <xTaskRemoveFromEventList+0xc4>)
 80103c2:	2201      	movs	r2, #1
 80103c4:	601a      	str	r2, [r3, #0]
 80103c6:	e001      	b.n	80103cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80103c8:	2300      	movs	r3, #0
 80103ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80103cc:	697b      	ldr	r3, [r7, #20]
}
 80103ce:	4618      	mov	r0, r3
 80103d0:	3718      	adds	r7, #24
 80103d2:	46bd      	mov	sp, r7
 80103d4:	bd80      	pop	{r7, pc}
 80103d6:	bf00      	nop
 80103d8:	20000680 	.word	0x20000680
 80103dc:	20000660 	.word	0x20000660
 80103e0:	20000584 	.word	0x20000584
 80103e4:	20000618 	.word	0x20000618
 80103e8:	20000580 	.word	0x20000580
 80103ec:	2000066c 	.word	0x2000066c

080103f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80103f0:	b480      	push	{r7}
 80103f2:	b083      	sub	sp, #12
 80103f4:	af00      	add	r7, sp, #0
 80103f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80103f8:	4b06      	ldr	r3, [pc, #24]	@ (8010414 <vTaskInternalSetTimeOutState+0x24>)
 80103fa:	681a      	ldr	r2, [r3, #0]
 80103fc:	687b      	ldr	r3, [r7, #4]
 80103fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8010400:	4b05      	ldr	r3, [pc, #20]	@ (8010418 <vTaskInternalSetTimeOutState+0x28>)
 8010402:	681a      	ldr	r2, [r3, #0]
 8010404:	687b      	ldr	r3, [r7, #4]
 8010406:	605a      	str	r2, [r3, #4]
}
 8010408:	bf00      	nop
 801040a:	370c      	adds	r7, #12
 801040c:	46bd      	mov	sp, r7
 801040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010412:	4770      	bx	lr
 8010414:	20000670 	.word	0x20000670
 8010418:	2000065c 	.word	0x2000065c

0801041c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801041c:	b580      	push	{r7, lr}
 801041e:	b088      	sub	sp, #32
 8010420:	af00      	add	r7, sp, #0
 8010422:	6078      	str	r0, [r7, #4]
 8010424:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	2b00      	cmp	r3, #0
 801042a:	d10b      	bne.n	8010444 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801042c:	f04f 0305 	mov.w	r3, #5
 8010430:	f383 8811 	msr	BASEPRI, r3
 8010434:	f3bf 8f6f 	isb	sy
 8010438:	f3bf 8f4f 	dsb	sy
 801043c:	613b      	str	r3, [r7, #16]
}
 801043e:	bf00      	nop
 8010440:	bf00      	nop
 8010442:	e7fd      	b.n	8010440 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8010444:	683b      	ldr	r3, [r7, #0]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d10b      	bne.n	8010462 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801044a:	f04f 0305 	mov.w	r3, #5
 801044e:	f383 8811 	msr	BASEPRI, r3
 8010452:	f3bf 8f6f 	isb	sy
 8010456:	f3bf 8f4f 	dsb	sy
 801045a:	60fb      	str	r3, [r7, #12]
}
 801045c:	bf00      	nop
 801045e:	bf00      	nop
 8010460:	e7fd      	b.n	801045e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8010462:	f000 fd61 	bl	8010f28 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8010466:	4b1d      	ldr	r3, [pc, #116]	@ (80104dc <xTaskCheckForTimeOut+0xc0>)
 8010468:	681b      	ldr	r3, [r3, #0]
 801046a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801046c:	687b      	ldr	r3, [r7, #4]
 801046e:	685b      	ldr	r3, [r3, #4]
 8010470:	69ba      	ldr	r2, [r7, #24]
 8010472:	1ad3      	subs	r3, r2, r3
 8010474:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8010476:	683b      	ldr	r3, [r7, #0]
 8010478:	681b      	ldr	r3, [r3, #0]
 801047a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801047e:	d102      	bne.n	8010486 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8010480:	2300      	movs	r3, #0
 8010482:	61fb      	str	r3, [r7, #28]
 8010484:	e023      	b.n	80104ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8010486:	687b      	ldr	r3, [r7, #4]
 8010488:	681a      	ldr	r2, [r3, #0]
 801048a:	4b15      	ldr	r3, [pc, #84]	@ (80104e0 <xTaskCheckForTimeOut+0xc4>)
 801048c:	681b      	ldr	r3, [r3, #0]
 801048e:	429a      	cmp	r2, r3
 8010490:	d007      	beq.n	80104a2 <xTaskCheckForTimeOut+0x86>
 8010492:	687b      	ldr	r3, [r7, #4]
 8010494:	685b      	ldr	r3, [r3, #4]
 8010496:	69ba      	ldr	r2, [r7, #24]
 8010498:	429a      	cmp	r2, r3
 801049a:	d302      	bcc.n	80104a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801049c:	2301      	movs	r3, #1
 801049e:	61fb      	str	r3, [r7, #28]
 80104a0:	e015      	b.n	80104ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80104a2:	683b      	ldr	r3, [r7, #0]
 80104a4:	681b      	ldr	r3, [r3, #0]
 80104a6:	697a      	ldr	r2, [r7, #20]
 80104a8:	429a      	cmp	r2, r3
 80104aa:	d20b      	bcs.n	80104c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80104ac:	683b      	ldr	r3, [r7, #0]
 80104ae:	681a      	ldr	r2, [r3, #0]
 80104b0:	697b      	ldr	r3, [r7, #20]
 80104b2:	1ad2      	subs	r2, r2, r3
 80104b4:	683b      	ldr	r3, [r7, #0]
 80104b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f7ff ff99 	bl	80103f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80104be:	2300      	movs	r3, #0
 80104c0:	61fb      	str	r3, [r7, #28]
 80104c2:	e004      	b.n	80104ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80104c4:	683b      	ldr	r3, [r7, #0]
 80104c6:	2200      	movs	r2, #0
 80104c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80104ca:	2301      	movs	r3, #1
 80104cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80104ce:	f000 fd5d 	bl	8010f8c <vPortExitCritical>

	return xReturn;
 80104d2:	69fb      	ldr	r3, [r7, #28]
}
 80104d4:	4618      	mov	r0, r3
 80104d6:	3720      	adds	r7, #32
 80104d8:	46bd      	mov	sp, r7
 80104da:	bd80      	pop	{r7, pc}
 80104dc:	2000065c 	.word	0x2000065c
 80104e0:	20000670 	.word	0x20000670

080104e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80104e4:	b480      	push	{r7}
 80104e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80104e8:	4b03      	ldr	r3, [pc, #12]	@ (80104f8 <vTaskMissedYield+0x14>)
 80104ea:	2201      	movs	r2, #1
 80104ec:	601a      	str	r2, [r3, #0]
}
 80104ee:	bf00      	nop
 80104f0:	46bd      	mov	sp, r7
 80104f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f6:	4770      	bx	lr
 80104f8:	2000066c 	.word	0x2000066c

080104fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80104fc:	b580      	push	{r7, lr}
 80104fe:	b082      	sub	sp, #8
 8010500:	af00      	add	r7, sp, #0
 8010502:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8010504:	f000 f852 	bl	80105ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8010508:	4b06      	ldr	r3, [pc, #24]	@ (8010524 <prvIdleTask+0x28>)
 801050a:	681b      	ldr	r3, [r3, #0]
 801050c:	2b01      	cmp	r3, #1
 801050e:	d9f9      	bls.n	8010504 <prvIdleTask+0x8>
			{
				taskYIELD();
 8010510:	4b05      	ldr	r3, [pc, #20]	@ (8010528 <prvIdleTask+0x2c>)
 8010512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010516:	601a      	str	r2, [r3, #0]
 8010518:	f3bf 8f4f 	dsb	sy
 801051c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8010520:	e7f0      	b.n	8010504 <prvIdleTask+0x8>
 8010522:	bf00      	nop
 8010524:	20000584 	.word	0x20000584
 8010528:	e000ed04 	.word	0xe000ed04

0801052c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801052c:	b580      	push	{r7, lr}
 801052e:	b082      	sub	sp, #8
 8010530:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8010532:	2300      	movs	r3, #0
 8010534:	607b      	str	r3, [r7, #4]
 8010536:	e00c      	b.n	8010552 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8010538:	687a      	ldr	r2, [r7, #4]
 801053a:	4613      	mov	r3, r2
 801053c:	009b      	lsls	r3, r3, #2
 801053e:	4413      	add	r3, r2
 8010540:	009b      	lsls	r3, r3, #2
 8010542:	4a12      	ldr	r2, [pc, #72]	@ (801058c <prvInitialiseTaskLists+0x60>)
 8010544:	4413      	add	r3, r2
 8010546:	4618      	mov	r0, r3
 8010548:	f7fe fb86 	bl	800ec58 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	3301      	adds	r3, #1
 8010550:	607b      	str	r3, [r7, #4]
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	2b04      	cmp	r3, #4
 8010556:	d9ef      	bls.n	8010538 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8010558:	480d      	ldr	r0, [pc, #52]	@ (8010590 <prvInitialiseTaskLists+0x64>)
 801055a:	f7fe fb7d 	bl	800ec58 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801055e:	480d      	ldr	r0, [pc, #52]	@ (8010594 <prvInitialiseTaskLists+0x68>)
 8010560:	f7fe fb7a 	bl	800ec58 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8010564:	480c      	ldr	r0, [pc, #48]	@ (8010598 <prvInitialiseTaskLists+0x6c>)
 8010566:	f7fe fb77 	bl	800ec58 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801056a:	480c      	ldr	r0, [pc, #48]	@ (801059c <prvInitialiseTaskLists+0x70>)
 801056c:	f7fe fb74 	bl	800ec58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8010570:	480b      	ldr	r0, [pc, #44]	@ (80105a0 <prvInitialiseTaskLists+0x74>)
 8010572:	f7fe fb71 	bl	800ec58 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8010576:	4b0b      	ldr	r3, [pc, #44]	@ (80105a4 <prvInitialiseTaskLists+0x78>)
 8010578:	4a05      	ldr	r2, [pc, #20]	@ (8010590 <prvInitialiseTaskLists+0x64>)
 801057a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801057c:	4b0a      	ldr	r3, [pc, #40]	@ (80105a8 <prvInitialiseTaskLists+0x7c>)
 801057e:	4a05      	ldr	r2, [pc, #20]	@ (8010594 <prvInitialiseTaskLists+0x68>)
 8010580:	601a      	str	r2, [r3, #0]
}
 8010582:	bf00      	nop
 8010584:	3708      	adds	r7, #8
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}
 801058a:	bf00      	nop
 801058c:	20000584 	.word	0x20000584
 8010590:	200005e8 	.word	0x200005e8
 8010594:	200005fc 	.word	0x200005fc
 8010598:	20000618 	.word	0x20000618
 801059c:	2000062c 	.word	0x2000062c
 80105a0:	20000644 	.word	0x20000644
 80105a4:	20000610 	.word	0x20000610
 80105a8:	20000614 	.word	0x20000614

080105ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80105ac:	b580      	push	{r7, lr}
 80105ae:	b082      	sub	sp, #8
 80105b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80105b2:	e019      	b.n	80105e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80105b4:	f000 fcb8 	bl	8010f28 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80105b8:	4b10      	ldr	r3, [pc, #64]	@ (80105fc <prvCheckTasksWaitingTermination+0x50>)
 80105ba:	68db      	ldr	r3, [r3, #12]
 80105bc:	68db      	ldr	r3, [r3, #12]
 80105be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80105c0:	687b      	ldr	r3, [r7, #4]
 80105c2:	3304      	adds	r3, #4
 80105c4:	4618      	mov	r0, r3
 80105c6:	f7fe fbd1 	bl	800ed6c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80105ca:	4b0d      	ldr	r3, [pc, #52]	@ (8010600 <prvCheckTasksWaitingTermination+0x54>)
 80105cc:	681b      	ldr	r3, [r3, #0]
 80105ce:	3b01      	subs	r3, #1
 80105d0:	4a0b      	ldr	r2, [pc, #44]	@ (8010600 <prvCheckTasksWaitingTermination+0x54>)
 80105d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80105d4:	4b0b      	ldr	r3, [pc, #44]	@ (8010604 <prvCheckTasksWaitingTermination+0x58>)
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	3b01      	subs	r3, #1
 80105da:	4a0a      	ldr	r2, [pc, #40]	@ (8010604 <prvCheckTasksWaitingTermination+0x58>)
 80105dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80105de:	f000 fcd5 	bl	8010f8c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80105e2:	6878      	ldr	r0, [r7, #4]
 80105e4:	f000 f810 	bl	8010608 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80105e8:	4b06      	ldr	r3, [pc, #24]	@ (8010604 <prvCheckTasksWaitingTermination+0x58>)
 80105ea:	681b      	ldr	r3, [r3, #0]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d1e1      	bne.n	80105b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80105f0:	bf00      	nop
 80105f2:	bf00      	nop
 80105f4:	3708      	adds	r7, #8
 80105f6:	46bd      	mov	sp, r7
 80105f8:	bd80      	pop	{r7, pc}
 80105fa:	bf00      	nop
 80105fc:	2000062c 	.word	0x2000062c
 8010600:	20000658 	.word	0x20000658
 8010604:	20000640 	.word	0x20000640

08010608 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8010608:	b580      	push	{r7, lr}
 801060a:	b084      	sub	sp, #16
 801060c:	af00      	add	r7, sp, #0
 801060e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8010610:	687b      	ldr	r3, [r7, #4]
 8010612:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8010616:	2b00      	cmp	r3, #0
 8010618:	d108      	bne.n	801062c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801061a:	687b      	ldr	r3, [r7, #4]
 801061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801061e:	4618      	mov	r0, r3
 8010620:	f000 fe72 	bl	8011308 <vPortFree>
				vPortFree( pxTCB );
 8010624:	6878      	ldr	r0, [r7, #4]
 8010626:	f000 fe6f 	bl	8011308 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801062a:	e019      	b.n	8010660 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801062c:	687b      	ldr	r3, [r7, #4]
 801062e:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8010632:	2b01      	cmp	r3, #1
 8010634:	d103      	bne.n	801063e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8010636:	6878      	ldr	r0, [r7, #4]
 8010638:	f000 fe66 	bl	8011308 <vPortFree>
	}
 801063c:	e010      	b.n	8010660 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8010644:	2b02      	cmp	r3, #2
 8010646:	d00b      	beq.n	8010660 <prvDeleteTCB+0x58>
	__asm volatile
 8010648:	f04f 0305 	mov.w	r3, #5
 801064c:	f383 8811 	msr	BASEPRI, r3
 8010650:	f3bf 8f6f 	isb	sy
 8010654:	f3bf 8f4f 	dsb	sy
 8010658:	60fb      	str	r3, [r7, #12]
}
 801065a:	bf00      	nop
 801065c:	bf00      	nop
 801065e:	e7fd      	b.n	801065c <prvDeleteTCB+0x54>
	}
 8010660:	bf00      	nop
 8010662:	3710      	adds	r7, #16
 8010664:	46bd      	mov	sp, r7
 8010666:	bd80      	pop	{r7, pc}

08010668 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8010668:	b480      	push	{r7}
 801066a:	b083      	sub	sp, #12
 801066c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801066e:	4b0c      	ldr	r3, [pc, #48]	@ (80106a0 <prvResetNextTaskUnblockTime+0x38>)
 8010670:	681b      	ldr	r3, [r3, #0]
 8010672:	681b      	ldr	r3, [r3, #0]
 8010674:	2b00      	cmp	r3, #0
 8010676:	d104      	bne.n	8010682 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8010678:	4b0a      	ldr	r3, [pc, #40]	@ (80106a4 <prvResetNextTaskUnblockTime+0x3c>)
 801067a:	f04f 32ff 	mov.w	r2, #4294967295
 801067e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8010680:	e008      	b.n	8010694 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010682:	4b07      	ldr	r3, [pc, #28]	@ (80106a0 <prvResetNextTaskUnblockTime+0x38>)
 8010684:	681b      	ldr	r3, [r3, #0]
 8010686:	68db      	ldr	r3, [r3, #12]
 8010688:	68db      	ldr	r3, [r3, #12]
 801068a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	685b      	ldr	r3, [r3, #4]
 8010690:	4a04      	ldr	r2, [pc, #16]	@ (80106a4 <prvResetNextTaskUnblockTime+0x3c>)
 8010692:	6013      	str	r3, [r2, #0]
}
 8010694:	bf00      	nop
 8010696:	370c      	adds	r7, #12
 8010698:	46bd      	mov	sp, r7
 801069a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801069e:	4770      	bx	lr
 80106a0:	20000610 	.word	0x20000610
 80106a4:	20000678 	.word	0x20000678

080106a8 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80106a8:	b480      	push	{r7}
 80106aa:	b083      	sub	sp, #12
 80106ac:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80106ae:	4b05      	ldr	r3, [pc, #20]	@ (80106c4 <xTaskGetCurrentTaskHandle+0x1c>)
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	607b      	str	r3, [r7, #4]

		return xReturn;
 80106b4:	687b      	ldr	r3, [r7, #4]
	}
 80106b6:	4618      	mov	r0, r3
 80106b8:	370c      	adds	r7, #12
 80106ba:	46bd      	mov	sp, r7
 80106bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106c0:	4770      	bx	lr
 80106c2:	bf00      	nop
 80106c4:	20000580 	.word	0x20000580

080106c8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80106c8:	b480      	push	{r7}
 80106ca:	b083      	sub	sp, #12
 80106cc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80106ce:	4b0b      	ldr	r3, [pc, #44]	@ (80106fc <xTaskGetSchedulerState+0x34>)
 80106d0:	681b      	ldr	r3, [r3, #0]
 80106d2:	2b00      	cmp	r3, #0
 80106d4:	d102      	bne.n	80106dc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80106d6:	2301      	movs	r3, #1
 80106d8:	607b      	str	r3, [r7, #4]
 80106da:	e008      	b.n	80106ee <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80106dc:	4b08      	ldr	r3, [pc, #32]	@ (8010700 <xTaskGetSchedulerState+0x38>)
 80106de:	681b      	ldr	r3, [r3, #0]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d102      	bne.n	80106ea <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80106e4:	2302      	movs	r3, #2
 80106e6:	607b      	str	r3, [r7, #4]
 80106e8:	e001      	b.n	80106ee <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80106ea:	2300      	movs	r3, #0
 80106ec:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80106ee:	687b      	ldr	r3, [r7, #4]
	}
 80106f0:	4618      	mov	r0, r3
 80106f2:	370c      	adds	r7, #12
 80106f4:	46bd      	mov	sp, r7
 80106f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106fa:	4770      	bx	lr
 80106fc:	20000664 	.word	0x20000664
 8010700:	20000680 	.word	0x20000680

08010704 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8010704:	b580      	push	{r7, lr}
 8010706:	b084      	sub	sp, #16
 8010708:	af00      	add	r7, sp, #0
 801070a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 801070c:	687b      	ldr	r3, [r7, #4]
 801070e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8010710:	2300      	movs	r3, #0
 8010712:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	2b00      	cmp	r3, #0
 8010718:	d05e      	beq.n	80107d8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 801071a:	68bb      	ldr	r3, [r7, #8]
 801071c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801071e:	4b31      	ldr	r3, [pc, #196]	@ (80107e4 <xTaskPriorityInherit+0xe0>)
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010724:	429a      	cmp	r2, r3
 8010726:	d24e      	bcs.n	80107c6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010728:	68bb      	ldr	r3, [r7, #8]
 801072a:	699b      	ldr	r3, [r3, #24]
 801072c:	2b00      	cmp	r3, #0
 801072e:	db06      	blt.n	801073e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010730:	4b2c      	ldr	r3, [pc, #176]	@ (80107e4 <xTaskPriorityInherit+0xe0>)
 8010732:	681b      	ldr	r3, [r3, #0]
 8010734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010736:	f1c3 0205 	rsb	r2, r3, #5
 801073a:	68bb      	ldr	r3, [r7, #8]
 801073c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801073e:	68bb      	ldr	r3, [r7, #8]
 8010740:	6959      	ldr	r1, [r3, #20]
 8010742:	68bb      	ldr	r3, [r7, #8]
 8010744:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010746:	4613      	mov	r3, r2
 8010748:	009b      	lsls	r3, r3, #2
 801074a:	4413      	add	r3, r2
 801074c:	009b      	lsls	r3, r3, #2
 801074e:	4a26      	ldr	r2, [pc, #152]	@ (80107e8 <xTaskPriorityInherit+0xe4>)
 8010750:	4413      	add	r3, r2
 8010752:	4299      	cmp	r1, r3
 8010754:	d12f      	bne.n	80107b6 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010756:	68bb      	ldr	r3, [r7, #8]
 8010758:	3304      	adds	r3, #4
 801075a:	4618      	mov	r0, r3
 801075c:	f7fe fb06 	bl	800ed6c <uxListRemove>
 8010760:	4603      	mov	r3, r0
 8010762:	2b00      	cmp	r3, #0
 8010764:	d10a      	bne.n	801077c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8010766:	68bb      	ldr	r3, [r7, #8]
 8010768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801076a:	2201      	movs	r2, #1
 801076c:	fa02 f303 	lsl.w	r3, r2, r3
 8010770:	43da      	mvns	r2, r3
 8010772:	4b1e      	ldr	r3, [pc, #120]	@ (80107ec <xTaskPriorityInherit+0xe8>)
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	4013      	ands	r3, r2
 8010778:	4a1c      	ldr	r2, [pc, #112]	@ (80107ec <xTaskPriorityInherit+0xe8>)
 801077a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801077c:	4b19      	ldr	r3, [pc, #100]	@ (80107e4 <xTaskPriorityInherit+0xe0>)
 801077e:	681b      	ldr	r3, [r3, #0]
 8010780:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010782:	68bb      	ldr	r3, [r7, #8]
 8010784:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8010786:	68bb      	ldr	r3, [r7, #8]
 8010788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801078a:	2201      	movs	r2, #1
 801078c:	409a      	lsls	r2, r3
 801078e:	4b17      	ldr	r3, [pc, #92]	@ (80107ec <xTaskPriorityInherit+0xe8>)
 8010790:	681b      	ldr	r3, [r3, #0]
 8010792:	4313      	orrs	r3, r2
 8010794:	4a15      	ldr	r2, [pc, #84]	@ (80107ec <xTaskPriorityInherit+0xe8>)
 8010796:	6013      	str	r3, [r2, #0]
 8010798:	68bb      	ldr	r3, [r7, #8]
 801079a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801079c:	4613      	mov	r3, r2
 801079e:	009b      	lsls	r3, r3, #2
 80107a0:	4413      	add	r3, r2
 80107a2:	009b      	lsls	r3, r3, #2
 80107a4:	4a10      	ldr	r2, [pc, #64]	@ (80107e8 <xTaskPriorityInherit+0xe4>)
 80107a6:	441a      	add	r2, r3
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	3304      	adds	r3, #4
 80107ac:	4619      	mov	r1, r3
 80107ae:	4610      	mov	r0, r2
 80107b0:	f7fe fa7f 	bl	800ecb2 <vListInsertEnd>
 80107b4:	e004      	b.n	80107c0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80107b6:	4b0b      	ldr	r3, [pc, #44]	@ (80107e4 <xTaskPriorityInherit+0xe0>)
 80107b8:	681b      	ldr	r3, [r3, #0]
 80107ba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80107bc:	68bb      	ldr	r3, [r7, #8]
 80107be:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80107c0:	2301      	movs	r3, #1
 80107c2:	60fb      	str	r3, [r7, #12]
 80107c4:	e008      	b.n	80107d8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80107c6:	68bb      	ldr	r3, [r7, #8]
 80107c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80107ca:	4b06      	ldr	r3, [pc, #24]	@ (80107e4 <xTaskPriorityInherit+0xe0>)
 80107cc:	681b      	ldr	r3, [r3, #0]
 80107ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80107d0:	429a      	cmp	r2, r3
 80107d2:	d201      	bcs.n	80107d8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80107d4:	2301      	movs	r3, #1
 80107d6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80107d8:	68fb      	ldr	r3, [r7, #12]
	}
 80107da:	4618      	mov	r0, r3
 80107dc:	3710      	adds	r7, #16
 80107de:	46bd      	mov	sp, r7
 80107e0:	bd80      	pop	{r7, pc}
 80107e2:	bf00      	nop
 80107e4:	20000580 	.word	0x20000580
 80107e8:	20000584 	.word	0x20000584
 80107ec:	20000660 	.word	0x20000660

080107f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80107f0:	b580      	push	{r7, lr}
 80107f2:	b086      	sub	sp, #24
 80107f4:	af00      	add	r7, sp, #0
 80107f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80107fc:	2300      	movs	r3, #0
 80107fe:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	2b00      	cmp	r3, #0
 8010804:	d070      	beq.n	80108e8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8010806:	4b3b      	ldr	r3, [pc, #236]	@ (80108f4 <xTaskPriorityDisinherit+0x104>)
 8010808:	681b      	ldr	r3, [r3, #0]
 801080a:	693a      	ldr	r2, [r7, #16]
 801080c:	429a      	cmp	r2, r3
 801080e:	d00b      	beq.n	8010828 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8010810:	f04f 0305 	mov.w	r3, #5
 8010814:	f383 8811 	msr	BASEPRI, r3
 8010818:	f3bf 8f6f 	isb	sy
 801081c:	f3bf 8f4f 	dsb	sy
 8010820:	60fb      	str	r3, [r7, #12]
}
 8010822:	bf00      	nop
 8010824:	bf00      	nop
 8010826:	e7fd      	b.n	8010824 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8010828:	693b      	ldr	r3, [r7, #16]
 801082a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801082c:	2b00      	cmp	r3, #0
 801082e:	d10b      	bne.n	8010848 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8010830:	f04f 0305 	mov.w	r3, #5
 8010834:	f383 8811 	msr	BASEPRI, r3
 8010838:	f3bf 8f6f 	isb	sy
 801083c:	f3bf 8f4f 	dsb	sy
 8010840:	60bb      	str	r3, [r7, #8]
}
 8010842:	bf00      	nop
 8010844:	bf00      	nop
 8010846:	e7fd      	b.n	8010844 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8010848:	693b      	ldr	r3, [r7, #16]
 801084a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801084c:	1e5a      	subs	r2, r3, #1
 801084e:	693b      	ldr	r3, [r7, #16]
 8010850:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8010852:	693b      	ldr	r3, [r7, #16]
 8010854:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010856:	693b      	ldr	r3, [r7, #16]
 8010858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801085a:	429a      	cmp	r2, r3
 801085c:	d044      	beq.n	80108e8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801085e:	693b      	ldr	r3, [r7, #16]
 8010860:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010862:	2b00      	cmp	r3, #0
 8010864:	d140      	bne.n	80108e8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010866:	693b      	ldr	r3, [r7, #16]
 8010868:	3304      	adds	r3, #4
 801086a:	4618      	mov	r0, r3
 801086c:	f7fe fa7e 	bl	800ed6c <uxListRemove>
 8010870:	4603      	mov	r3, r0
 8010872:	2b00      	cmp	r3, #0
 8010874:	d115      	bne.n	80108a2 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8010876:	693b      	ldr	r3, [r7, #16]
 8010878:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801087a:	491f      	ldr	r1, [pc, #124]	@ (80108f8 <xTaskPriorityDisinherit+0x108>)
 801087c:	4613      	mov	r3, r2
 801087e:	009b      	lsls	r3, r3, #2
 8010880:	4413      	add	r3, r2
 8010882:	009b      	lsls	r3, r3, #2
 8010884:	440b      	add	r3, r1
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	2b00      	cmp	r3, #0
 801088a:	d10a      	bne.n	80108a2 <xTaskPriorityDisinherit+0xb2>
 801088c:	693b      	ldr	r3, [r7, #16]
 801088e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010890:	2201      	movs	r2, #1
 8010892:	fa02 f303 	lsl.w	r3, r2, r3
 8010896:	43da      	mvns	r2, r3
 8010898:	4b18      	ldr	r3, [pc, #96]	@ (80108fc <xTaskPriorityDisinherit+0x10c>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	4013      	ands	r3, r2
 801089e:	4a17      	ldr	r2, [pc, #92]	@ (80108fc <xTaskPriorityDisinherit+0x10c>)
 80108a0:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80108a2:	693b      	ldr	r3, [r7, #16]
 80108a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80108a6:	693b      	ldr	r3, [r7, #16]
 80108a8:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80108aa:	693b      	ldr	r3, [r7, #16]
 80108ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ae:	f1c3 0205 	rsb	r2, r3, #5
 80108b2:	693b      	ldr	r3, [r7, #16]
 80108b4:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80108b6:	693b      	ldr	r3, [r7, #16]
 80108b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80108ba:	2201      	movs	r2, #1
 80108bc:	409a      	lsls	r2, r3
 80108be:	4b0f      	ldr	r3, [pc, #60]	@ (80108fc <xTaskPriorityDisinherit+0x10c>)
 80108c0:	681b      	ldr	r3, [r3, #0]
 80108c2:	4313      	orrs	r3, r2
 80108c4:	4a0d      	ldr	r2, [pc, #52]	@ (80108fc <xTaskPriorityDisinherit+0x10c>)
 80108c6:	6013      	str	r3, [r2, #0]
 80108c8:	693b      	ldr	r3, [r7, #16]
 80108ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80108cc:	4613      	mov	r3, r2
 80108ce:	009b      	lsls	r3, r3, #2
 80108d0:	4413      	add	r3, r2
 80108d2:	009b      	lsls	r3, r3, #2
 80108d4:	4a08      	ldr	r2, [pc, #32]	@ (80108f8 <xTaskPriorityDisinherit+0x108>)
 80108d6:	441a      	add	r2, r3
 80108d8:	693b      	ldr	r3, [r7, #16]
 80108da:	3304      	adds	r3, #4
 80108dc:	4619      	mov	r1, r3
 80108de:	4610      	mov	r0, r2
 80108e0:	f7fe f9e7 	bl	800ecb2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80108e4:	2301      	movs	r3, #1
 80108e6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80108e8:	697b      	ldr	r3, [r7, #20]
	}
 80108ea:	4618      	mov	r0, r3
 80108ec:	3718      	adds	r7, #24
 80108ee:	46bd      	mov	sp, r7
 80108f0:	bd80      	pop	{r7, pc}
 80108f2:	bf00      	nop
 80108f4:	20000580 	.word	0x20000580
 80108f8:	20000584 	.word	0x20000584
 80108fc:	20000660 	.word	0x20000660

08010900 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8010900:	b580      	push	{r7, lr}
 8010902:	b088      	sub	sp, #32
 8010904:	af00      	add	r7, sp, #0
 8010906:	6078      	str	r0, [r7, #4]
 8010908:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 801090a:	687b      	ldr	r3, [r7, #4]
 801090c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801090e:	2301      	movs	r3, #1
 8010910:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	2b00      	cmp	r3, #0
 8010916:	d079      	beq.n	8010a0c <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8010918:	69bb      	ldr	r3, [r7, #24]
 801091a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801091c:	2b00      	cmp	r3, #0
 801091e:	d10b      	bne.n	8010938 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8010920:	f04f 0305 	mov.w	r3, #5
 8010924:	f383 8811 	msr	BASEPRI, r3
 8010928:	f3bf 8f6f 	isb	sy
 801092c:	f3bf 8f4f 	dsb	sy
 8010930:	60fb      	str	r3, [r7, #12]
}
 8010932:	bf00      	nop
 8010934:	bf00      	nop
 8010936:	e7fd      	b.n	8010934 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8010938:	69bb      	ldr	r3, [r7, #24]
 801093a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801093c:	683a      	ldr	r2, [r7, #0]
 801093e:	429a      	cmp	r2, r3
 8010940:	d902      	bls.n	8010948 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8010942:	683b      	ldr	r3, [r7, #0]
 8010944:	61fb      	str	r3, [r7, #28]
 8010946:	e002      	b.n	801094e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8010948:	69bb      	ldr	r3, [r7, #24]
 801094a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801094c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801094e:	69bb      	ldr	r3, [r7, #24]
 8010950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010952:	69fa      	ldr	r2, [r7, #28]
 8010954:	429a      	cmp	r2, r3
 8010956:	d059      	beq.n	8010a0c <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8010958:	69bb      	ldr	r3, [r7, #24]
 801095a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801095c:	697a      	ldr	r2, [r7, #20]
 801095e:	429a      	cmp	r2, r3
 8010960:	d154      	bne.n	8010a0c <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8010962:	4b2c      	ldr	r3, [pc, #176]	@ (8010a14 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8010964:	681b      	ldr	r3, [r3, #0]
 8010966:	69ba      	ldr	r2, [r7, #24]
 8010968:	429a      	cmp	r2, r3
 801096a:	d10b      	bne.n	8010984 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801096c:	f04f 0305 	mov.w	r3, #5
 8010970:	f383 8811 	msr	BASEPRI, r3
 8010974:	f3bf 8f6f 	isb	sy
 8010978:	f3bf 8f4f 	dsb	sy
 801097c:	60bb      	str	r3, [r7, #8]
}
 801097e:	bf00      	nop
 8010980:	bf00      	nop
 8010982:	e7fd      	b.n	8010980 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8010984:	69bb      	ldr	r3, [r7, #24]
 8010986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010988:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801098a:	69bb      	ldr	r3, [r7, #24]
 801098c:	69fa      	ldr	r2, [r7, #28]
 801098e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8010990:	69bb      	ldr	r3, [r7, #24]
 8010992:	699b      	ldr	r3, [r3, #24]
 8010994:	2b00      	cmp	r3, #0
 8010996:	db04      	blt.n	80109a2 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010998:	69fb      	ldr	r3, [r7, #28]
 801099a:	f1c3 0205 	rsb	r2, r3, #5
 801099e:	69bb      	ldr	r3, [r7, #24]
 80109a0:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80109a2:	69bb      	ldr	r3, [r7, #24]
 80109a4:	6959      	ldr	r1, [r3, #20]
 80109a6:	693a      	ldr	r2, [r7, #16]
 80109a8:	4613      	mov	r3, r2
 80109aa:	009b      	lsls	r3, r3, #2
 80109ac:	4413      	add	r3, r2
 80109ae:	009b      	lsls	r3, r3, #2
 80109b0:	4a19      	ldr	r2, [pc, #100]	@ (8010a18 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80109b2:	4413      	add	r3, r2
 80109b4:	4299      	cmp	r1, r3
 80109b6:	d129      	bne.n	8010a0c <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80109b8:	69bb      	ldr	r3, [r7, #24]
 80109ba:	3304      	adds	r3, #4
 80109bc:	4618      	mov	r0, r3
 80109be:	f7fe f9d5 	bl	800ed6c <uxListRemove>
 80109c2:	4603      	mov	r3, r0
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d10a      	bne.n	80109de <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80109c8:	69bb      	ldr	r3, [r7, #24]
 80109ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109cc:	2201      	movs	r2, #1
 80109ce:	fa02 f303 	lsl.w	r3, r2, r3
 80109d2:	43da      	mvns	r2, r3
 80109d4:	4b11      	ldr	r3, [pc, #68]	@ (8010a1c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80109d6:	681b      	ldr	r3, [r3, #0]
 80109d8:	4013      	ands	r3, r2
 80109da:	4a10      	ldr	r2, [pc, #64]	@ (8010a1c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80109dc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80109de:	69bb      	ldr	r3, [r7, #24]
 80109e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80109e2:	2201      	movs	r2, #1
 80109e4:	409a      	lsls	r2, r3
 80109e6:	4b0d      	ldr	r3, [pc, #52]	@ (8010a1c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80109e8:	681b      	ldr	r3, [r3, #0]
 80109ea:	4313      	orrs	r3, r2
 80109ec:	4a0b      	ldr	r2, [pc, #44]	@ (8010a1c <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80109ee:	6013      	str	r3, [r2, #0]
 80109f0:	69bb      	ldr	r3, [r7, #24]
 80109f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80109f4:	4613      	mov	r3, r2
 80109f6:	009b      	lsls	r3, r3, #2
 80109f8:	4413      	add	r3, r2
 80109fa:	009b      	lsls	r3, r3, #2
 80109fc:	4a06      	ldr	r2, [pc, #24]	@ (8010a18 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80109fe:	441a      	add	r2, r3
 8010a00:	69bb      	ldr	r3, [r7, #24]
 8010a02:	3304      	adds	r3, #4
 8010a04:	4619      	mov	r1, r3
 8010a06:	4610      	mov	r0, r2
 8010a08:	f7fe f953 	bl	800ecb2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010a0c:	bf00      	nop
 8010a0e:	3720      	adds	r7, #32
 8010a10:	46bd      	mov	sp, r7
 8010a12:	bd80      	pop	{r7, pc}
 8010a14:	20000580 	.word	0x20000580
 8010a18:	20000584 	.word	0x20000584
 8010a1c:	20000660 	.word	0x20000660

08010a20 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8010a20:	b480      	push	{r7}
 8010a22:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8010a24:	4b07      	ldr	r3, [pc, #28]	@ (8010a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8010a26:	681b      	ldr	r3, [r3, #0]
 8010a28:	2b00      	cmp	r3, #0
 8010a2a:	d004      	beq.n	8010a36 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8010a2c:	4b05      	ldr	r3, [pc, #20]	@ (8010a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8010a2e:	681b      	ldr	r3, [r3, #0]
 8010a30:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8010a32:	3201      	adds	r2, #1
 8010a34:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 8010a36:	4b03      	ldr	r3, [pc, #12]	@ (8010a44 <pvTaskIncrementMutexHeldCount+0x24>)
 8010a38:	681b      	ldr	r3, [r3, #0]
	}
 8010a3a:	4618      	mov	r0, r3
 8010a3c:	46bd      	mov	sp, r7
 8010a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a42:	4770      	bx	lr
 8010a44:	20000580 	.word	0x20000580

08010a48 <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 8010a48:	b580      	push	{r7, lr}
 8010a4a:	b084      	sub	sp, #16
 8010a4c:	af00      	add	r7, sp, #0
 8010a4e:	6078      	str	r0, [r7, #4]
 8010a50:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8010a52:	f000 fa69 	bl	8010f28 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 8010a56:	4b1e      	ldr	r3, [pc, #120]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010a58:	681b      	ldr	r3, [r3, #0]
 8010a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d113      	bne.n	8010a88 <ulTaskNotifyTake+0x40>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8010a60:	4b1b      	ldr	r3, [pc, #108]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010a62:	681b      	ldr	r3, [r3, #0]
 8010a64:	2201      	movs	r2, #1
 8010a66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

				if( xTicksToWait > ( TickType_t ) 0 )
 8010a6a:	683b      	ldr	r3, [r7, #0]
 8010a6c:	2b00      	cmp	r3, #0
 8010a6e:	d00b      	beq.n	8010a88 <ulTaskNotifyTake+0x40>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8010a70:	2101      	movs	r1, #1
 8010a72:	6838      	ldr	r0, [r7, #0]
 8010a74:	f000 f8c4 	bl	8010c00 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 8010a78:	4b16      	ldr	r3, [pc, #88]	@ (8010ad4 <ulTaskNotifyTake+0x8c>)
 8010a7a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010a7e:	601a      	str	r2, [r3, #0]
 8010a80:	f3bf 8f4f 	dsb	sy
 8010a84:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 8010a88:	f000 fa80 	bl	8010f8c <vPortExitCritical>

		taskENTER_CRITICAL();
 8010a8c:	f000 fa4c 	bl	8010f28 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8010a90:	4b0f      	ldr	r3, [pc, #60]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010a92:	681b      	ldr	r3, [r3, #0]
 8010a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a96:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8010a98:	68fb      	ldr	r3, [r7, #12]
 8010a9a:	2b00      	cmp	r3, #0
 8010a9c:	d00c      	beq.n	8010ab8 <ulTaskNotifyTake+0x70>
			{
				if( xClearCountOnExit != pdFALSE )
 8010a9e:	687b      	ldr	r3, [r7, #4]
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d004      	beq.n	8010aae <ulTaskNotifyTake+0x66>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 8010aa4:	4b0a      	ldr	r3, [pc, #40]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010aa6:	681b      	ldr	r3, [r3, #0]
 8010aa8:	2200      	movs	r2, #0
 8010aaa:	659a      	str	r2, [r3, #88]	@ 0x58
 8010aac:	e004      	b.n	8010ab8 <ulTaskNotifyTake+0x70>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8010aae:	4b08      	ldr	r3, [pc, #32]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010ab0:	681b      	ldr	r3, [r3, #0]
 8010ab2:	68fa      	ldr	r2, [r7, #12]
 8010ab4:	3a01      	subs	r2, #1
 8010ab6:	659a      	str	r2, [r3, #88]	@ 0x58
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010ab8:	4b05      	ldr	r3, [pc, #20]	@ (8010ad0 <ulTaskNotifyTake+0x88>)
 8010aba:	681b      	ldr	r3, [r3, #0]
 8010abc:	2200      	movs	r2, #0
 8010abe:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
		}
		taskEXIT_CRITICAL();
 8010ac2:	f000 fa63 	bl	8010f8c <vPortExitCritical>

		return ulReturn;
 8010ac6:	68fb      	ldr	r3, [r7, #12]
	}
 8010ac8:	4618      	mov	r0, r3
 8010aca:	3710      	adds	r7, #16
 8010acc:	46bd      	mov	sp, r7
 8010ace:	bd80      	pop	{r7, pc}
 8010ad0:	20000580 	.word	0x20000580
 8010ad4:	e000ed04 	.word	0xe000ed04

08010ad8 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8010ad8:	b580      	push	{r7, lr}
 8010ada:	b08a      	sub	sp, #40	@ 0x28
 8010adc:	af00      	add	r7, sp, #0
 8010ade:	6078      	str	r0, [r7, #4]
 8010ae0:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 8010ae2:	687b      	ldr	r3, [r7, #4]
 8010ae4:	2b00      	cmp	r3, #0
 8010ae6:	d10b      	bne.n	8010b00 <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 8010ae8:	f04f 0305 	mov.w	r3, #5
 8010aec:	f383 8811 	msr	BASEPRI, r3
 8010af0:	f3bf 8f6f 	isb	sy
 8010af4:	f3bf 8f4f 	dsb	sy
 8010af8:	61bb      	str	r3, [r7, #24]
}
 8010afa:	bf00      	nop
 8010afc:	bf00      	nop
 8010afe:	e7fd      	b.n	8010afc <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010b00:	f000 faf2 	bl	80110e8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 8010b04:	687b      	ldr	r3, [r7, #4]
 8010b06:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 8010b08:	f3ef 8211 	mrs	r2, BASEPRI
 8010b0c:	f04f 0305 	mov.w	r3, #5
 8010b10:	f383 8811 	msr	BASEPRI, r3
 8010b14:	f3bf 8f6f 	isb	sy
 8010b18:	f3bf 8f4f 	dsb	sy
 8010b1c:	617a      	str	r2, [r7, #20]
 8010b1e:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010b20:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010b22:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 8010b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b26:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8010b2a:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 8010b2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b2e:	2202      	movs	r2, #2
 8010b30:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8010b34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010b38:	1c5a      	adds	r2, r3, #1
 8010b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b3c:	659a      	str	r2, [r3, #88]	@ 0x58

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 8010b3e:	7ffb      	ldrb	r3, [r7, #31]
 8010b40:	2b01      	cmp	r3, #1
 8010b42:	d146      	bne.n	8010bd2 <vTaskNotifyGiveFromISR+0xfa>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8010b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d00b      	beq.n	8010b64 <vTaskNotifyGiveFromISR+0x8c>
	__asm volatile
 8010b4c:	f04f 0305 	mov.w	r3, #5
 8010b50:	f383 8811 	msr	BASEPRI, r3
 8010b54:	f3bf 8f6f 	isb	sy
 8010b58:	f3bf 8f4f 	dsb	sy
 8010b5c:	60fb      	str	r3, [r7, #12]
}
 8010b5e:	bf00      	nop
 8010b60:	bf00      	nop
 8010b62:	e7fd      	b.n	8010b60 <vTaskNotifyGiveFromISR+0x88>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010b64:	4b20      	ldr	r3, [pc, #128]	@ (8010be8 <vTaskNotifyGiveFromISR+0x110>)
 8010b66:	681b      	ldr	r3, [r3, #0]
 8010b68:	2b00      	cmp	r3, #0
 8010b6a:	d11c      	bne.n	8010ba6 <vTaskNotifyGiveFromISR+0xce>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b6e:	3304      	adds	r3, #4
 8010b70:	4618      	mov	r0, r3
 8010b72:	f7fe f8fb 	bl	800ed6c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010b7a:	2201      	movs	r2, #1
 8010b7c:	409a      	lsls	r2, r3
 8010b7e:	4b1b      	ldr	r3, [pc, #108]	@ (8010bec <vTaskNotifyGiveFromISR+0x114>)
 8010b80:	681b      	ldr	r3, [r3, #0]
 8010b82:	4313      	orrs	r3, r2
 8010b84:	4a19      	ldr	r2, [pc, #100]	@ (8010bec <vTaskNotifyGiveFromISR+0x114>)
 8010b86:	6013      	str	r3, [r2, #0]
 8010b88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010b8c:	4613      	mov	r3, r2
 8010b8e:	009b      	lsls	r3, r3, #2
 8010b90:	4413      	add	r3, r2
 8010b92:	009b      	lsls	r3, r3, #2
 8010b94:	4a16      	ldr	r2, [pc, #88]	@ (8010bf0 <vTaskNotifyGiveFromISR+0x118>)
 8010b96:	441a      	add	r2, r3
 8010b98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b9a:	3304      	adds	r3, #4
 8010b9c:	4619      	mov	r1, r3
 8010b9e:	4610      	mov	r0, r2
 8010ba0:	f7fe f887 	bl	800ecb2 <vListInsertEnd>
 8010ba4:	e005      	b.n	8010bb2 <vTaskNotifyGiveFromISR+0xda>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8010ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010ba8:	3318      	adds	r3, #24
 8010baa:	4619      	mov	r1, r3
 8010bac:	4811      	ldr	r0, [pc, #68]	@ (8010bf4 <vTaskNotifyGiveFromISR+0x11c>)
 8010bae:	f7fe f880 	bl	800ecb2 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8010bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010bb6:	4b10      	ldr	r3, [pc, #64]	@ (8010bf8 <vTaskNotifyGiveFromISR+0x120>)
 8010bb8:	681b      	ldr	r3, [r3, #0]
 8010bba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010bbc:	429a      	cmp	r2, r3
 8010bbe:	d908      	bls.n	8010bd2 <vTaskNotifyGiveFromISR+0xfa>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8010bc0:	683b      	ldr	r3, [r7, #0]
 8010bc2:	2b00      	cmp	r3, #0
 8010bc4:	d002      	beq.n	8010bcc <vTaskNotifyGiveFromISR+0xf4>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8010bc6:	683b      	ldr	r3, [r7, #0]
 8010bc8:	2201      	movs	r2, #1
 8010bca:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 8010bcc:	4b0b      	ldr	r3, [pc, #44]	@ (8010bfc <vTaskNotifyGiveFromISR+0x124>)
 8010bce:	2201      	movs	r2, #1
 8010bd0:	601a      	str	r2, [r3, #0]
 8010bd2:	6a3b      	ldr	r3, [r7, #32]
 8010bd4:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8010bd6:	68bb      	ldr	r3, [r7, #8]
 8010bd8:	f383 8811 	msr	BASEPRI, r3
}
 8010bdc:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 8010bde:	bf00      	nop
 8010be0:	3728      	adds	r7, #40	@ 0x28
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
 8010be6:	bf00      	nop
 8010be8:	20000680 	.word	0x20000680
 8010bec:	20000660 	.word	0x20000660
 8010bf0:	20000584 	.word	0x20000584
 8010bf4:	20000618 	.word	0x20000618
 8010bf8:	20000580 	.word	0x20000580
 8010bfc:	2000066c 	.word	0x2000066c

08010c00 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8010c00:	b580      	push	{r7, lr}
 8010c02:	b084      	sub	sp, #16
 8010c04:	af00      	add	r7, sp, #0
 8010c06:	6078      	str	r0, [r7, #4]
 8010c08:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8010c0a:	4b29      	ldr	r3, [pc, #164]	@ (8010cb0 <prvAddCurrentTaskToDelayedList+0xb0>)
 8010c0c:	681b      	ldr	r3, [r3, #0]
 8010c0e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8010c10:	4b28      	ldr	r3, [pc, #160]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c12:	681b      	ldr	r3, [r3, #0]
 8010c14:	3304      	adds	r3, #4
 8010c16:	4618      	mov	r0, r3
 8010c18:	f7fe f8a8 	bl	800ed6c <uxListRemove>
 8010c1c:	4603      	mov	r3, r0
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d10b      	bne.n	8010c3a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8010c22:	4b24      	ldr	r3, [pc, #144]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c24:	681b      	ldr	r3, [r3, #0]
 8010c26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010c28:	2201      	movs	r2, #1
 8010c2a:	fa02 f303 	lsl.w	r3, r2, r3
 8010c2e:	43da      	mvns	r2, r3
 8010c30:	4b21      	ldr	r3, [pc, #132]	@ (8010cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010c32:	681b      	ldr	r3, [r3, #0]
 8010c34:	4013      	ands	r3, r2
 8010c36:	4a20      	ldr	r2, [pc, #128]	@ (8010cb8 <prvAddCurrentTaskToDelayedList+0xb8>)
 8010c38:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c40:	d10a      	bne.n	8010c58 <prvAddCurrentTaskToDelayedList+0x58>
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	2b00      	cmp	r3, #0
 8010c46:	d007      	beq.n	8010c58 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c48:	4b1a      	ldr	r3, [pc, #104]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c4a:	681b      	ldr	r3, [r3, #0]
 8010c4c:	3304      	adds	r3, #4
 8010c4e:	4619      	mov	r1, r3
 8010c50:	481a      	ldr	r0, [pc, #104]	@ (8010cbc <prvAddCurrentTaskToDelayedList+0xbc>)
 8010c52:	f7fe f82e 	bl	800ecb2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8010c56:	e026      	b.n	8010ca6 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8010c58:	68fa      	ldr	r2, [r7, #12]
 8010c5a:	687b      	ldr	r3, [r7, #4]
 8010c5c:	4413      	add	r3, r2
 8010c5e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8010c60:	4b14      	ldr	r3, [pc, #80]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	68ba      	ldr	r2, [r7, #8]
 8010c66:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8010c68:	68ba      	ldr	r2, [r7, #8]
 8010c6a:	68fb      	ldr	r3, [r7, #12]
 8010c6c:	429a      	cmp	r2, r3
 8010c6e:	d209      	bcs.n	8010c84 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c70:	4b13      	ldr	r3, [pc, #76]	@ (8010cc0 <prvAddCurrentTaskToDelayedList+0xc0>)
 8010c72:	681a      	ldr	r2, [r3, #0]
 8010c74:	4b0f      	ldr	r3, [pc, #60]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c76:	681b      	ldr	r3, [r3, #0]
 8010c78:	3304      	adds	r3, #4
 8010c7a:	4619      	mov	r1, r3
 8010c7c:	4610      	mov	r0, r2
 8010c7e:	f7fe f83c 	bl	800ecfa <vListInsert>
}
 8010c82:	e010      	b.n	8010ca6 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8010c84:	4b0f      	ldr	r3, [pc, #60]	@ (8010cc4 <prvAddCurrentTaskToDelayedList+0xc4>)
 8010c86:	681a      	ldr	r2, [r3, #0]
 8010c88:	4b0a      	ldr	r3, [pc, #40]	@ (8010cb4 <prvAddCurrentTaskToDelayedList+0xb4>)
 8010c8a:	681b      	ldr	r3, [r3, #0]
 8010c8c:	3304      	adds	r3, #4
 8010c8e:	4619      	mov	r1, r3
 8010c90:	4610      	mov	r0, r2
 8010c92:	f7fe f832 	bl	800ecfa <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8010c96:	4b0c      	ldr	r3, [pc, #48]	@ (8010cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010c98:	681b      	ldr	r3, [r3, #0]
 8010c9a:	68ba      	ldr	r2, [r7, #8]
 8010c9c:	429a      	cmp	r2, r3
 8010c9e:	d202      	bcs.n	8010ca6 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8010ca0:	4a09      	ldr	r2, [pc, #36]	@ (8010cc8 <prvAddCurrentTaskToDelayedList+0xc8>)
 8010ca2:	68bb      	ldr	r3, [r7, #8]
 8010ca4:	6013      	str	r3, [r2, #0]
}
 8010ca6:	bf00      	nop
 8010ca8:	3710      	adds	r7, #16
 8010caa:	46bd      	mov	sp, r7
 8010cac:	bd80      	pop	{r7, pc}
 8010cae:	bf00      	nop
 8010cb0:	2000065c 	.word	0x2000065c
 8010cb4:	20000580 	.word	0x20000580
 8010cb8:	20000660 	.word	0x20000660
 8010cbc:	20000644 	.word	0x20000644
 8010cc0:	20000614 	.word	0x20000614
 8010cc4:	20000610 	.word	0x20000610
 8010cc8:	20000678 	.word	0x20000678

08010ccc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8010ccc:	b480      	push	{r7}
 8010cce:	b085      	sub	sp, #20
 8010cd0:	af00      	add	r7, sp, #0
 8010cd2:	60f8      	str	r0, [r7, #12]
 8010cd4:	60b9      	str	r1, [r7, #8]
 8010cd6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8010cd8:	68fb      	ldr	r3, [r7, #12]
 8010cda:	3b04      	subs	r3, #4
 8010cdc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8010cde:	68fb      	ldr	r3, [r7, #12]
 8010ce0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8010ce4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010ce6:	68fb      	ldr	r3, [r7, #12]
 8010ce8:	3b04      	subs	r3, #4
 8010cea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8010cec:	68bb      	ldr	r3, [r7, #8]
 8010cee:	f023 0201 	bic.w	r2, r3, #1
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	3b04      	subs	r3, #4
 8010cfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8010cfc:	4a0c      	ldr	r2, [pc, #48]	@ (8010d30 <pxPortInitialiseStack+0x64>)
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8010d02:	68fb      	ldr	r3, [r7, #12]
 8010d04:	3b14      	subs	r3, #20
 8010d06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8010d08:	687a      	ldr	r2, [r7, #4]
 8010d0a:	68fb      	ldr	r3, [r7, #12]
 8010d0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8010d0e:	68fb      	ldr	r3, [r7, #12]
 8010d10:	3b04      	subs	r3, #4
 8010d12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f06f 0202 	mvn.w	r2, #2
 8010d1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8010d1c:	68fb      	ldr	r3, [r7, #12]
 8010d1e:	3b20      	subs	r3, #32
 8010d20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8010d22:	68fb      	ldr	r3, [r7, #12]
}
 8010d24:	4618      	mov	r0, r3
 8010d26:	3714      	adds	r7, #20
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d2e:	4770      	bx	lr
 8010d30:	08010d35 	.word	0x08010d35

08010d34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8010d34:	b480      	push	{r7}
 8010d36:	b085      	sub	sp, #20
 8010d38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8010d3e:	4b13      	ldr	r3, [pc, #76]	@ (8010d8c <prvTaskExitError+0x58>)
 8010d40:	681b      	ldr	r3, [r3, #0]
 8010d42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010d46:	d00b      	beq.n	8010d60 <prvTaskExitError+0x2c>
	__asm volatile
 8010d48:	f04f 0305 	mov.w	r3, #5
 8010d4c:	f383 8811 	msr	BASEPRI, r3
 8010d50:	f3bf 8f6f 	isb	sy
 8010d54:	f3bf 8f4f 	dsb	sy
 8010d58:	60fb      	str	r3, [r7, #12]
}
 8010d5a:	bf00      	nop
 8010d5c:	bf00      	nop
 8010d5e:	e7fd      	b.n	8010d5c <prvTaskExitError+0x28>
	__asm volatile
 8010d60:	f04f 0305 	mov.w	r3, #5
 8010d64:	f383 8811 	msr	BASEPRI, r3
 8010d68:	f3bf 8f6f 	isb	sy
 8010d6c:	f3bf 8f4f 	dsb	sy
 8010d70:	60bb      	str	r3, [r7, #8]
}
 8010d72:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8010d74:	bf00      	nop
 8010d76:	687b      	ldr	r3, [r7, #4]
 8010d78:	2b00      	cmp	r3, #0
 8010d7a:	d0fc      	beq.n	8010d76 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8010d7c:	bf00      	nop
 8010d7e:	bf00      	nop
 8010d80:	3714      	adds	r7, #20
 8010d82:	46bd      	mov	sp, r7
 8010d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d88:	4770      	bx	lr
 8010d8a:	bf00      	nop
 8010d8c:	20000008 	.word	0x20000008

08010d90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8010d90:	4b07      	ldr	r3, [pc, #28]	@ (8010db0 <pxCurrentTCBConst2>)
 8010d92:	6819      	ldr	r1, [r3, #0]
 8010d94:	6808      	ldr	r0, [r1, #0]
 8010d96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d9a:	f380 8809 	msr	PSP, r0
 8010d9e:	f3bf 8f6f 	isb	sy
 8010da2:	f04f 0000 	mov.w	r0, #0
 8010da6:	f380 8811 	msr	BASEPRI, r0
 8010daa:	4770      	bx	lr
 8010dac:	f3af 8000 	nop.w

08010db0 <pxCurrentTCBConst2>:
 8010db0:	20000580 	.word	0x20000580
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8010db4:	bf00      	nop
 8010db6:	bf00      	nop

08010db8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8010db8:	4808      	ldr	r0, [pc, #32]	@ (8010ddc <prvPortStartFirstTask+0x24>)
 8010dba:	6800      	ldr	r0, [r0, #0]
 8010dbc:	6800      	ldr	r0, [r0, #0]
 8010dbe:	f380 8808 	msr	MSP, r0
 8010dc2:	f04f 0000 	mov.w	r0, #0
 8010dc6:	f380 8814 	msr	CONTROL, r0
 8010dca:	b662      	cpsie	i
 8010dcc:	b661      	cpsie	f
 8010dce:	f3bf 8f4f 	dsb	sy
 8010dd2:	f3bf 8f6f 	isb	sy
 8010dd6:	df00      	svc	0
 8010dd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8010dda:	bf00      	nop
 8010ddc:	e000ed08 	.word	0xe000ed08

08010de0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8010de0:	b580      	push	{r7, lr}
 8010de2:	b086      	sub	sp, #24
 8010de4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8010de6:	4b47      	ldr	r3, [pc, #284]	@ (8010f04 <xPortStartScheduler+0x124>)
 8010de8:	681b      	ldr	r3, [r3, #0]
 8010dea:	4a47      	ldr	r2, [pc, #284]	@ (8010f08 <xPortStartScheduler+0x128>)
 8010dec:	4293      	cmp	r3, r2
 8010dee:	d10b      	bne.n	8010e08 <xPortStartScheduler+0x28>
	__asm volatile
 8010df0:	f04f 0305 	mov.w	r3, #5
 8010df4:	f383 8811 	msr	BASEPRI, r3
 8010df8:	f3bf 8f6f 	isb	sy
 8010dfc:	f3bf 8f4f 	dsb	sy
 8010e00:	60fb      	str	r3, [r7, #12]
}
 8010e02:	bf00      	nop
 8010e04:	bf00      	nop
 8010e06:	e7fd      	b.n	8010e04 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8010e08:	4b3e      	ldr	r3, [pc, #248]	@ (8010f04 <xPortStartScheduler+0x124>)
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	4a3f      	ldr	r2, [pc, #252]	@ (8010f0c <xPortStartScheduler+0x12c>)
 8010e0e:	4293      	cmp	r3, r2
 8010e10:	d10b      	bne.n	8010e2a <xPortStartScheduler+0x4a>
	__asm volatile
 8010e12:	f04f 0305 	mov.w	r3, #5
 8010e16:	f383 8811 	msr	BASEPRI, r3
 8010e1a:	f3bf 8f6f 	isb	sy
 8010e1e:	f3bf 8f4f 	dsb	sy
 8010e22:	613b      	str	r3, [r7, #16]
}
 8010e24:	bf00      	nop
 8010e26:	bf00      	nop
 8010e28:	e7fd      	b.n	8010e26 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8010e2a:	4b39      	ldr	r3, [pc, #228]	@ (8010f10 <xPortStartScheduler+0x130>)
 8010e2c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8010e2e:	697b      	ldr	r3, [r7, #20]
 8010e30:	781b      	ldrb	r3, [r3, #0]
 8010e32:	b2db      	uxtb	r3, r3
 8010e34:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8010e36:	697b      	ldr	r3, [r7, #20]
 8010e38:	22ff      	movs	r2, #255	@ 0xff
 8010e3a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8010e3c:	697b      	ldr	r3, [r7, #20]
 8010e3e:	781b      	ldrb	r3, [r3, #0]
 8010e40:	b2db      	uxtb	r3, r3
 8010e42:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8010e44:	78fb      	ldrb	r3, [r7, #3]
 8010e46:	b2db      	uxtb	r3, r3
 8010e48:	f003 0305 	and.w	r3, r3, #5
 8010e4c:	b2da      	uxtb	r2, r3
 8010e4e:	4b31      	ldr	r3, [pc, #196]	@ (8010f14 <xPortStartScheduler+0x134>)
 8010e50:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8010e52:	4b31      	ldr	r3, [pc, #196]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010e54:	2207      	movs	r2, #7
 8010e56:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010e58:	e009      	b.n	8010e6e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8010e5a:	4b2f      	ldr	r3, [pc, #188]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	3b01      	subs	r3, #1
 8010e60:	4a2d      	ldr	r2, [pc, #180]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010e62:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8010e64:	78fb      	ldrb	r3, [r7, #3]
 8010e66:	b2db      	uxtb	r3, r3
 8010e68:	005b      	lsls	r3, r3, #1
 8010e6a:	b2db      	uxtb	r3, r3
 8010e6c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8010e6e:	78fb      	ldrb	r3, [r7, #3]
 8010e70:	b2db      	uxtb	r3, r3
 8010e72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8010e76:	2b80      	cmp	r3, #128	@ 0x80
 8010e78:	d0ef      	beq.n	8010e5a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8010e7a:	4b27      	ldr	r3, [pc, #156]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010e7c:	681b      	ldr	r3, [r3, #0]
 8010e7e:	f1c3 0307 	rsb	r3, r3, #7
 8010e82:	2b04      	cmp	r3, #4
 8010e84:	d00b      	beq.n	8010e9e <xPortStartScheduler+0xbe>
	__asm volatile
 8010e86:	f04f 0305 	mov.w	r3, #5
 8010e8a:	f383 8811 	msr	BASEPRI, r3
 8010e8e:	f3bf 8f6f 	isb	sy
 8010e92:	f3bf 8f4f 	dsb	sy
 8010e96:	60bb      	str	r3, [r7, #8]
}
 8010e98:	bf00      	nop
 8010e9a:	bf00      	nop
 8010e9c:	e7fd      	b.n	8010e9a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8010e9e:	4b1e      	ldr	r3, [pc, #120]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010ea0:	681b      	ldr	r3, [r3, #0]
 8010ea2:	021b      	lsls	r3, r3, #8
 8010ea4:	4a1c      	ldr	r2, [pc, #112]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010ea6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8010ea8:	4b1b      	ldr	r3, [pc, #108]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010eaa:	681b      	ldr	r3, [r3, #0]
 8010eac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8010eb0:	4a19      	ldr	r2, [pc, #100]	@ (8010f18 <xPortStartScheduler+0x138>)
 8010eb2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8010eb4:	687b      	ldr	r3, [r7, #4]
 8010eb6:	b2da      	uxtb	r2, r3
 8010eb8:	697b      	ldr	r3, [r7, #20]
 8010eba:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8010ebc:	4b17      	ldr	r3, [pc, #92]	@ (8010f1c <xPortStartScheduler+0x13c>)
 8010ebe:	681b      	ldr	r3, [r3, #0]
 8010ec0:	4a16      	ldr	r2, [pc, #88]	@ (8010f1c <xPortStartScheduler+0x13c>)
 8010ec2:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8010ec6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8010ec8:	4b14      	ldr	r3, [pc, #80]	@ (8010f1c <xPortStartScheduler+0x13c>)
 8010eca:	681b      	ldr	r3, [r3, #0]
 8010ecc:	4a13      	ldr	r2, [pc, #76]	@ (8010f1c <xPortStartScheduler+0x13c>)
 8010ece:	f043 6370 	orr.w	r3, r3, #251658240	@ 0xf000000
 8010ed2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8010ed4:	f000 f8da 	bl	801108c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8010ed8:	4b11      	ldr	r3, [pc, #68]	@ (8010f20 <xPortStartScheduler+0x140>)
 8010eda:	2200      	movs	r2, #0
 8010edc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8010ede:	f000 f8f9 	bl	80110d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8010ee2:	4b10      	ldr	r3, [pc, #64]	@ (8010f24 <xPortStartScheduler+0x144>)
 8010ee4:	681b      	ldr	r3, [r3, #0]
 8010ee6:	4a0f      	ldr	r2, [pc, #60]	@ (8010f24 <xPortStartScheduler+0x144>)
 8010ee8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8010eec:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8010eee:	f7ff ff63 	bl	8010db8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8010ef2:	f7ff f97b 	bl	80101ec <vTaskSwitchContext>
	prvTaskExitError();
 8010ef6:	f7ff ff1d 	bl	8010d34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8010efa:	2300      	movs	r3, #0
}
 8010efc:	4618      	mov	r0, r3
 8010efe:	3718      	adds	r7, #24
 8010f00:	46bd      	mov	sp, r7
 8010f02:	bd80      	pop	{r7, pc}
 8010f04:	e000ed00 	.word	0xe000ed00
 8010f08:	410fc271 	.word	0x410fc271
 8010f0c:	410fc270 	.word	0x410fc270
 8010f10:	e000e400 	.word	0xe000e400
 8010f14:	2000068c 	.word	0x2000068c
 8010f18:	20000690 	.word	0x20000690
 8010f1c:	e000ed20 	.word	0xe000ed20
 8010f20:	20000008 	.word	0x20000008
 8010f24:	e000ef34 	.word	0xe000ef34

08010f28 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8010f28:	b480      	push	{r7}
 8010f2a:	b083      	sub	sp, #12
 8010f2c:	af00      	add	r7, sp, #0
	__asm volatile
 8010f2e:	f04f 0305 	mov.w	r3, #5
 8010f32:	f383 8811 	msr	BASEPRI, r3
 8010f36:	f3bf 8f6f 	isb	sy
 8010f3a:	f3bf 8f4f 	dsb	sy
 8010f3e:	607b      	str	r3, [r7, #4]
}
 8010f40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8010f42:	4b10      	ldr	r3, [pc, #64]	@ (8010f84 <vPortEnterCritical+0x5c>)
 8010f44:	681b      	ldr	r3, [r3, #0]
 8010f46:	3301      	adds	r3, #1
 8010f48:	4a0e      	ldr	r2, [pc, #56]	@ (8010f84 <vPortEnterCritical+0x5c>)
 8010f4a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8010f4c:	4b0d      	ldr	r3, [pc, #52]	@ (8010f84 <vPortEnterCritical+0x5c>)
 8010f4e:	681b      	ldr	r3, [r3, #0]
 8010f50:	2b01      	cmp	r3, #1
 8010f52:	d110      	bne.n	8010f76 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8010f54:	4b0c      	ldr	r3, [pc, #48]	@ (8010f88 <vPortEnterCritical+0x60>)
 8010f56:	681b      	ldr	r3, [r3, #0]
 8010f58:	b2db      	uxtb	r3, r3
 8010f5a:	2b00      	cmp	r3, #0
 8010f5c:	d00b      	beq.n	8010f76 <vPortEnterCritical+0x4e>
	__asm volatile
 8010f5e:	f04f 0305 	mov.w	r3, #5
 8010f62:	f383 8811 	msr	BASEPRI, r3
 8010f66:	f3bf 8f6f 	isb	sy
 8010f6a:	f3bf 8f4f 	dsb	sy
 8010f6e:	603b      	str	r3, [r7, #0]
}
 8010f70:	bf00      	nop
 8010f72:	bf00      	nop
 8010f74:	e7fd      	b.n	8010f72 <vPortEnterCritical+0x4a>
	}
}
 8010f76:	bf00      	nop
 8010f78:	370c      	adds	r7, #12
 8010f7a:	46bd      	mov	sp, r7
 8010f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f80:	4770      	bx	lr
 8010f82:	bf00      	nop
 8010f84:	20000008 	.word	0x20000008
 8010f88:	e000ed04 	.word	0xe000ed04

08010f8c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8010f8c:	b480      	push	{r7}
 8010f8e:	b083      	sub	sp, #12
 8010f90:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8010f92:	4b12      	ldr	r3, [pc, #72]	@ (8010fdc <vPortExitCritical+0x50>)
 8010f94:	681b      	ldr	r3, [r3, #0]
 8010f96:	2b00      	cmp	r3, #0
 8010f98:	d10b      	bne.n	8010fb2 <vPortExitCritical+0x26>
	__asm volatile
 8010f9a:	f04f 0305 	mov.w	r3, #5
 8010f9e:	f383 8811 	msr	BASEPRI, r3
 8010fa2:	f3bf 8f6f 	isb	sy
 8010fa6:	f3bf 8f4f 	dsb	sy
 8010faa:	607b      	str	r3, [r7, #4]
}
 8010fac:	bf00      	nop
 8010fae:	bf00      	nop
 8010fb0:	e7fd      	b.n	8010fae <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8010fb2:	4b0a      	ldr	r3, [pc, #40]	@ (8010fdc <vPortExitCritical+0x50>)
 8010fb4:	681b      	ldr	r3, [r3, #0]
 8010fb6:	3b01      	subs	r3, #1
 8010fb8:	4a08      	ldr	r2, [pc, #32]	@ (8010fdc <vPortExitCritical+0x50>)
 8010fba:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8010fbc:	4b07      	ldr	r3, [pc, #28]	@ (8010fdc <vPortExitCritical+0x50>)
 8010fbe:	681b      	ldr	r3, [r3, #0]
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	d105      	bne.n	8010fd0 <vPortExitCritical+0x44>
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8010fc8:	683b      	ldr	r3, [r7, #0]
 8010fca:	f383 8811 	msr	BASEPRI, r3
}
 8010fce:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8010fd0:	bf00      	nop
 8010fd2:	370c      	adds	r7, #12
 8010fd4:	46bd      	mov	sp, r7
 8010fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fda:	4770      	bx	lr
 8010fdc:	20000008 	.word	0x20000008

08010fe0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8010fe0:	f3ef 8009 	mrs	r0, PSP
 8010fe4:	f3bf 8f6f 	isb	sy
 8010fe8:	4b15      	ldr	r3, [pc, #84]	@ (8011040 <pxCurrentTCBConst>)
 8010fea:	681a      	ldr	r2, [r3, #0]
 8010fec:	f01e 0f10 	tst.w	lr, #16
 8010ff0:	bf08      	it	eq
 8010ff2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8010ff6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ffa:	6010      	str	r0, [r2, #0]
 8010ffc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011000:	f04f 0005 	mov.w	r0, #5
 8011004:	f380 8811 	msr	BASEPRI, r0
 8011008:	f3bf 8f4f 	dsb	sy
 801100c:	f3bf 8f6f 	isb	sy
 8011010:	f7ff f8ec 	bl	80101ec <vTaskSwitchContext>
 8011014:	f04f 0000 	mov.w	r0, #0
 8011018:	f380 8811 	msr	BASEPRI, r0
 801101c:	bc09      	pop	{r0, r3}
 801101e:	6819      	ldr	r1, [r3, #0]
 8011020:	6808      	ldr	r0, [r1, #0]
 8011022:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011026:	f01e 0f10 	tst.w	lr, #16
 801102a:	bf08      	it	eq
 801102c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011030:	f380 8809 	msr	PSP, r0
 8011034:	f3bf 8f6f 	isb	sy
 8011038:	4770      	bx	lr
 801103a:	bf00      	nop
 801103c:	f3af 8000 	nop.w

08011040 <pxCurrentTCBConst>:
 8011040:	20000580 	.word	0x20000580
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011044:	bf00      	nop
 8011046:	bf00      	nop

08011048 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b082      	sub	sp, #8
 801104c:	af00      	add	r7, sp, #0
	__asm volatile
 801104e:	f04f 0305 	mov.w	r3, #5
 8011052:	f383 8811 	msr	BASEPRI, r3
 8011056:	f3bf 8f6f 	isb	sy
 801105a:	f3bf 8f4f 	dsb	sy
 801105e:	607b      	str	r3, [r7, #4]
}
 8011060:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011062:	f7ff f809 	bl	8010078 <xTaskIncrementTick>
 8011066:	4603      	mov	r3, r0
 8011068:	2b00      	cmp	r3, #0
 801106a:	d003      	beq.n	8011074 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801106c:	4b06      	ldr	r3, [pc, #24]	@ (8011088 <xPortSysTickHandler+0x40>)
 801106e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011072:	601a      	str	r2, [r3, #0]
 8011074:	2300      	movs	r3, #0
 8011076:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011078:	683b      	ldr	r3, [r7, #0]
 801107a:	f383 8811 	msr	BASEPRI, r3
}
 801107e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011080:	bf00      	nop
 8011082:	3708      	adds	r7, #8
 8011084:	46bd      	mov	sp, r7
 8011086:	bd80      	pop	{r7, pc}
 8011088:	e000ed04 	.word	0xe000ed04

0801108c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801108c:	b480      	push	{r7}
 801108e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011090:	4b0b      	ldr	r3, [pc, #44]	@ (80110c0 <vPortSetupTimerInterrupt+0x34>)
 8011092:	2200      	movs	r2, #0
 8011094:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011096:	4b0b      	ldr	r3, [pc, #44]	@ (80110c4 <vPortSetupTimerInterrupt+0x38>)
 8011098:	2200      	movs	r2, #0
 801109a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801109c:	4b0a      	ldr	r3, [pc, #40]	@ (80110c8 <vPortSetupTimerInterrupt+0x3c>)
 801109e:	681b      	ldr	r3, [r3, #0]
 80110a0:	4a0a      	ldr	r2, [pc, #40]	@ (80110cc <vPortSetupTimerInterrupt+0x40>)
 80110a2:	fba2 2303 	umull	r2, r3, r2, r3
 80110a6:	099b      	lsrs	r3, r3, #6
 80110a8:	4a09      	ldr	r2, [pc, #36]	@ (80110d0 <vPortSetupTimerInterrupt+0x44>)
 80110aa:	3b01      	subs	r3, #1
 80110ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80110ae:	4b04      	ldr	r3, [pc, #16]	@ (80110c0 <vPortSetupTimerInterrupt+0x34>)
 80110b0:	2207      	movs	r2, #7
 80110b2:	601a      	str	r2, [r3, #0]
}
 80110b4:	bf00      	nop
 80110b6:	46bd      	mov	sp, r7
 80110b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110bc:	4770      	bx	lr
 80110be:	bf00      	nop
 80110c0:	e000e010 	.word	0xe000e010
 80110c4:	e000e018 	.word	0xe000e018
 80110c8:	20000000 	.word	0x20000000
 80110cc:	10624dd3 	.word	0x10624dd3
 80110d0:	e000e014 	.word	0xe000e014

080110d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80110d4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80110e4 <vPortEnableVFP+0x10>
 80110d8:	6801      	ldr	r1, [r0, #0]
 80110da:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80110de:	6001      	str	r1, [r0, #0]
 80110e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80110e2:	bf00      	nop
 80110e4:	e000ed88 	.word	0xe000ed88

080110e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80110e8:	b480      	push	{r7}
 80110ea:	b085      	sub	sp, #20
 80110ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80110ee:	f3ef 8305 	mrs	r3, IPSR
 80110f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80110f4:	68fb      	ldr	r3, [r7, #12]
 80110f6:	2b0f      	cmp	r3, #15
 80110f8:	d915      	bls.n	8011126 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80110fa:	4a18      	ldr	r2, [pc, #96]	@ (801115c <vPortValidateInterruptPriority+0x74>)
 80110fc:	68fb      	ldr	r3, [r7, #12]
 80110fe:	4413      	add	r3, r2
 8011100:	781b      	ldrb	r3, [r3, #0]
 8011102:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011104:	4b16      	ldr	r3, [pc, #88]	@ (8011160 <vPortValidateInterruptPriority+0x78>)
 8011106:	781b      	ldrb	r3, [r3, #0]
 8011108:	7afa      	ldrb	r2, [r7, #11]
 801110a:	429a      	cmp	r2, r3
 801110c:	d20b      	bcs.n	8011126 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801110e:	f04f 0305 	mov.w	r3, #5
 8011112:	f383 8811 	msr	BASEPRI, r3
 8011116:	f3bf 8f6f 	isb	sy
 801111a:	f3bf 8f4f 	dsb	sy
 801111e:	607b      	str	r3, [r7, #4]
}
 8011120:	bf00      	nop
 8011122:	bf00      	nop
 8011124:	e7fd      	b.n	8011122 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011126:	4b0f      	ldr	r3, [pc, #60]	@ (8011164 <vPortValidateInterruptPriority+0x7c>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801112e:	4b0e      	ldr	r3, [pc, #56]	@ (8011168 <vPortValidateInterruptPriority+0x80>)
 8011130:	681b      	ldr	r3, [r3, #0]
 8011132:	429a      	cmp	r2, r3
 8011134:	d90b      	bls.n	801114e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011136:	f04f 0305 	mov.w	r3, #5
 801113a:	f383 8811 	msr	BASEPRI, r3
 801113e:	f3bf 8f6f 	isb	sy
 8011142:	f3bf 8f4f 	dsb	sy
 8011146:	603b      	str	r3, [r7, #0]
}
 8011148:	bf00      	nop
 801114a:	bf00      	nop
 801114c:	e7fd      	b.n	801114a <vPortValidateInterruptPriority+0x62>
	}
 801114e:	bf00      	nop
 8011150:	3714      	adds	r7, #20
 8011152:	46bd      	mov	sp, r7
 8011154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011158:	4770      	bx	lr
 801115a:	bf00      	nop
 801115c:	e000e3f0 	.word	0xe000e3f0
 8011160:	2000068c 	.word	0x2000068c
 8011164:	e000ed0c 	.word	0xe000ed0c
 8011168:	20000690 	.word	0x20000690

0801116c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801116c:	b580      	push	{r7, lr}
 801116e:	b08a      	sub	sp, #40	@ 0x28
 8011170:	af00      	add	r7, sp, #0
 8011172:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011174:	2300      	movs	r3, #0
 8011176:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011178:	f7fe fea4 	bl	800fec4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801117c:	4b5c      	ldr	r3, [pc, #368]	@ (80112f0 <pvPortMalloc+0x184>)
 801117e:	681b      	ldr	r3, [r3, #0]
 8011180:	2b00      	cmp	r3, #0
 8011182:	d101      	bne.n	8011188 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011184:	f000 f930 	bl	80113e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011188:	4b5a      	ldr	r3, [pc, #360]	@ (80112f4 <pvPortMalloc+0x188>)
 801118a:	681a      	ldr	r2, [r3, #0]
 801118c:	687b      	ldr	r3, [r7, #4]
 801118e:	4013      	ands	r3, r2
 8011190:	2b00      	cmp	r3, #0
 8011192:	f040 8095 	bne.w	80112c0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011196:	687b      	ldr	r3, [r7, #4]
 8011198:	2b00      	cmp	r3, #0
 801119a:	d01e      	beq.n	80111da <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 801119c:	2208      	movs	r2, #8
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	4413      	add	r3, r2
 80111a2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80111a4:	687b      	ldr	r3, [r7, #4]
 80111a6:	f003 0307 	and.w	r3, r3, #7
 80111aa:	2b00      	cmp	r3, #0
 80111ac:	d015      	beq.n	80111da <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80111ae:	687b      	ldr	r3, [r7, #4]
 80111b0:	f023 0307 	bic.w	r3, r3, #7
 80111b4:	3308      	adds	r3, #8
 80111b6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80111b8:	687b      	ldr	r3, [r7, #4]
 80111ba:	f003 0307 	and.w	r3, r3, #7
 80111be:	2b00      	cmp	r3, #0
 80111c0:	d00b      	beq.n	80111da <pvPortMalloc+0x6e>
	__asm volatile
 80111c2:	f04f 0305 	mov.w	r3, #5
 80111c6:	f383 8811 	msr	BASEPRI, r3
 80111ca:	f3bf 8f6f 	isb	sy
 80111ce:	f3bf 8f4f 	dsb	sy
 80111d2:	617b      	str	r3, [r7, #20]
}
 80111d4:	bf00      	nop
 80111d6:	bf00      	nop
 80111d8:	e7fd      	b.n	80111d6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d06f      	beq.n	80112c0 <pvPortMalloc+0x154>
 80111e0:	4b45      	ldr	r3, [pc, #276]	@ (80112f8 <pvPortMalloc+0x18c>)
 80111e2:	681b      	ldr	r3, [r3, #0]
 80111e4:	687a      	ldr	r2, [r7, #4]
 80111e6:	429a      	cmp	r2, r3
 80111e8:	d86a      	bhi.n	80112c0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80111ea:	4b44      	ldr	r3, [pc, #272]	@ (80112fc <pvPortMalloc+0x190>)
 80111ec:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80111ee:	4b43      	ldr	r3, [pc, #268]	@ (80112fc <pvPortMalloc+0x190>)
 80111f0:	681b      	ldr	r3, [r3, #0]
 80111f2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80111f4:	e004      	b.n	8011200 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80111f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111f8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80111fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8011200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011202:	685b      	ldr	r3, [r3, #4]
 8011204:	687a      	ldr	r2, [r7, #4]
 8011206:	429a      	cmp	r2, r3
 8011208:	d903      	bls.n	8011212 <pvPortMalloc+0xa6>
 801120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801120c:	681b      	ldr	r3, [r3, #0]
 801120e:	2b00      	cmp	r3, #0
 8011210:	d1f1      	bne.n	80111f6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8011212:	4b37      	ldr	r3, [pc, #220]	@ (80112f0 <pvPortMalloc+0x184>)
 8011214:	681b      	ldr	r3, [r3, #0]
 8011216:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011218:	429a      	cmp	r2, r3
 801121a:	d051      	beq.n	80112c0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801121c:	6a3b      	ldr	r3, [r7, #32]
 801121e:	681b      	ldr	r3, [r3, #0]
 8011220:	2208      	movs	r2, #8
 8011222:	4413      	add	r3, r2
 8011224:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8011226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011228:	681a      	ldr	r2, [r3, #0]
 801122a:	6a3b      	ldr	r3, [r7, #32]
 801122c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801122e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011230:	685a      	ldr	r2, [r3, #4]
 8011232:	687b      	ldr	r3, [r7, #4]
 8011234:	1ad2      	subs	r2, r2, r3
 8011236:	2308      	movs	r3, #8
 8011238:	005b      	lsls	r3, r3, #1
 801123a:	429a      	cmp	r2, r3
 801123c:	d920      	bls.n	8011280 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801123e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	4413      	add	r3, r2
 8011244:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011246:	69bb      	ldr	r3, [r7, #24]
 8011248:	f003 0307 	and.w	r3, r3, #7
 801124c:	2b00      	cmp	r3, #0
 801124e:	d00b      	beq.n	8011268 <pvPortMalloc+0xfc>
	__asm volatile
 8011250:	f04f 0305 	mov.w	r3, #5
 8011254:	f383 8811 	msr	BASEPRI, r3
 8011258:	f3bf 8f6f 	isb	sy
 801125c:	f3bf 8f4f 	dsb	sy
 8011260:	613b      	str	r3, [r7, #16]
}
 8011262:	bf00      	nop
 8011264:	bf00      	nop
 8011266:	e7fd      	b.n	8011264 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8011268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801126a:	685a      	ldr	r2, [r3, #4]
 801126c:	687b      	ldr	r3, [r7, #4]
 801126e:	1ad2      	subs	r2, r2, r3
 8011270:	69bb      	ldr	r3, [r7, #24]
 8011272:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8011274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011276:	687a      	ldr	r2, [r7, #4]
 8011278:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801127a:	69b8      	ldr	r0, [r7, #24]
 801127c:	f000 f916 	bl	80114ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8011280:	4b1d      	ldr	r3, [pc, #116]	@ (80112f8 <pvPortMalloc+0x18c>)
 8011282:	681a      	ldr	r2, [r3, #0]
 8011284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011286:	685b      	ldr	r3, [r3, #4]
 8011288:	1ad3      	subs	r3, r2, r3
 801128a:	4a1b      	ldr	r2, [pc, #108]	@ (80112f8 <pvPortMalloc+0x18c>)
 801128c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801128e:	4b1a      	ldr	r3, [pc, #104]	@ (80112f8 <pvPortMalloc+0x18c>)
 8011290:	681a      	ldr	r2, [r3, #0]
 8011292:	4b1b      	ldr	r3, [pc, #108]	@ (8011300 <pvPortMalloc+0x194>)
 8011294:	681b      	ldr	r3, [r3, #0]
 8011296:	429a      	cmp	r2, r3
 8011298:	d203      	bcs.n	80112a2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 801129a:	4b17      	ldr	r3, [pc, #92]	@ (80112f8 <pvPortMalloc+0x18c>)
 801129c:	681b      	ldr	r3, [r3, #0]
 801129e:	4a18      	ldr	r2, [pc, #96]	@ (8011300 <pvPortMalloc+0x194>)
 80112a0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80112a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112a4:	685a      	ldr	r2, [r3, #4]
 80112a6:	4b13      	ldr	r3, [pc, #76]	@ (80112f4 <pvPortMalloc+0x188>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	431a      	orrs	r2, r3
 80112ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ae:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80112b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112b2:	2200      	movs	r2, #0
 80112b4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80112b6:	4b13      	ldr	r3, [pc, #76]	@ (8011304 <pvPortMalloc+0x198>)
 80112b8:	681b      	ldr	r3, [r3, #0]
 80112ba:	3301      	adds	r3, #1
 80112bc:	4a11      	ldr	r2, [pc, #68]	@ (8011304 <pvPortMalloc+0x198>)
 80112be:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80112c0:	f7fe fe0e 	bl	800fee0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80112c4:	69fb      	ldr	r3, [r7, #28]
 80112c6:	f003 0307 	and.w	r3, r3, #7
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d00b      	beq.n	80112e6 <pvPortMalloc+0x17a>
	__asm volatile
 80112ce:	f04f 0305 	mov.w	r3, #5
 80112d2:	f383 8811 	msr	BASEPRI, r3
 80112d6:	f3bf 8f6f 	isb	sy
 80112da:	f3bf 8f4f 	dsb	sy
 80112de:	60fb      	str	r3, [r7, #12]
}
 80112e0:	bf00      	nop
 80112e2:	bf00      	nop
 80112e4:	e7fd      	b.n	80112e2 <pvPortMalloc+0x176>
	return pvReturn;
 80112e6:	69fb      	ldr	r3, [r7, #28]
}
 80112e8:	4618      	mov	r0, r3
 80112ea:	3728      	adds	r7, #40	@ 0x28
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}
 80112f0:	2000429c 	.word	0x2000429c
 80112f4:	200042b0 	.word	0x200042b0
 80112f8:	200042a0 	.word	0x200042a0
 80112fc:	20004294 	.word	0x20004294
 8011300:	200042a4 	.word	0x200042a4
 8011304:	200042a8 	.word	0x200042a8

08011308 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8011308:	b580      	push	{r7, lr}
 801130a:	b086      	sub	sp, #24
 801130c:	af00      	add	r7, sp, #0
 801130e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8011310:	687b      	ldr	r3, [r7, #4]
 8011312:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8011314:	687b      	ldr	r3, [r7, #4]
 8011316:	2b00      	cmp	r3, #0
 8011318:	d04f      	beq.n	80113ba <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801131a:	2308      	movs	r3, #8
 801131c:	425b      	negs	r3, r3
 801131e:	697a      	ldr	r2, [r7, #20]
 8011320:	4413      	add	r3, r2
 8011322:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8011324:	697b      	ldr	r3, [r7, #20]
 8011326:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8011328:	693b      	ldr	r3, [r7, #16]
 801132a:	685a      	ldr	r2, [r3, #4]
 801132c:	4b25      	ldr	r3, [pc, #148]	@ (80113c4 <vPortFree+0xbc>)
 801132e:	681b      	ldr	r3, [r3, #0]
 8011330:	4013      	ands	r3, r2
 8011332:	2b00      	cmp	r3, #0
 8011334:	d10b      	bne.n	801134e <vPortFree+0x46>
	__asm volatile
 8011336:	f04f 0305 	mov.w	r3, #5
 801133a:	f383 8811 	msr	BASEPRI, r3
 801133e:	f3bf 8f6f 	isb	sy
 8011342:	f3bf 8f4f 	dsb	sy
 8011346:	60fb      	str	r3, [r7, #12]
}
 8011348:	bf00      	nop
 801134a:	bf00      	nop
 801134c:	e7fd      	b.n	801134a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801134e:	693b      	ldr	r3, [r7, #16]
 8011350:	681b      	ldr	r3, [r3, #0]
 8011352:	2b00      	cmp	r3, #0
 8011354:	d00b      	beq.n	801136e <vPortFree+0x66>
	__asm volatile
 8011356:	f04f 0305 	mov.w	r3, #5
 801135a:	f383 8811 	msr	BASEPRI, r3
 801135e:	f3bf 8f6f 	isb	sy
 8011362:	f3bf 8f4f 	dsb	sy
 8011366:	60bb      	str	r3, [r7, #8]
}
 8011368:	bf00      	nop
 801136a:	bf00      	nop
 801136c:	e7fd      	b.n	801136a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801136e:	693b      	ldr	r3, [r7, #16]
 8011370:	685a      	ldr	r2, [r3, #4]
 8011372:	4b14      	ldr	r3, [pc, #80]	@ (80113c4 <vPortFree+0xbc>)
 8011374:	681b      	ldr	r3, [r3, #0]
 8011376:	4013      	ands	r3, r2
 8011378:	2b00      	cmp	r3, #0
 801137a:	d01e      	beq.n	80113ba <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 801137c:	693b      	ldr	r3, [r7, #16]
 801137e:	681b      	ldr	r3, [r3, #0]
 8011380:	2b00      	cmp	r3, #0
 8011382:	d11a      	bne.n	80113ba <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8011384:	693b      	ldr	r3, [r7, #16]
 8011386:	685a      	ldr	r2, [r3, #4]
 8011388:	4b0e      	ldr	r3, [pc, #56]	@ (80113c4 <vPortFree+0xbc>)
 801138a:	681b      	ldr	r3, [r3, #0]
 801138c:	43db      	mvns	r3, r3
 801138e:	401a      	ands	r2, r3
 8011390:	693b      	ldr	r3, [r7, #16]
 8011392:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8011394:	f7fe fd96 	bl	800fec4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8011398:	693b      	ldr	r3, [r7, #16]
 801139a:	685a      	ldr	r2, [r3, #4]
 801139c:	4b0a      	ldr	r3, [pc, #40]	@ (80113c8 <vPortFree+0xc0>)
 801139e:	681b      	ldr	r3, [r3, #0]
 80113a0:	4413      	add	r3, r2
 80113a2:	4a09      	ldr	r2, [pc, #36]	@ (80113c8 <vPortFree+0xc0>)
 80113a4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80113a6:	6938      	ldr	r0, [r7, #16]
 80113a8:	f000 f880 	bl	80114ac <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80113ac:	4b07      	ldr	r3, [pc, #28]	@ (80113cc <vPortFree+0xc4>)
 80113ae:	681b      	ldr	r3, [r3, #0]
 80113b0:	3301      	adds	r3, #1
 80113b2:	4a06      	ldr	r2, [pc, #24]	@ (80113cc <vPortFree+0xc4>)
 80113b4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80113b6:	f7fe fd93 	bl	800fee0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80113ba:	bf00      	nop
 80113bc:	3718      	adds	r7, #24
 80113be:	46bd      	mov	sp, r7
 80113c0:	bd80      	pop	{r7, pc}
 80113c2:	bf00      	nop
 80113c4:	200042b0 	.word	0x200042b0
 80113c8:	200042a0 	.word	0x200042a0
 80113cc:	200042ac 	.word	0x200042ac

080113d0 <xPortGetFreeHeapSize>:
/*-----------------------------------------------------------*/

size_t xPortGetFreeHeapSize( void )
{
 80113d0:	b480      	push	{r7}
 80113d2:	af00      	add	r7, sp, #0
	return xFreeBytesRemaining;
 80113d4:	4b03      	ldr	r3, [pc, #12]	@ (80113e4 <xPortGetFreeHeapSize+0x14>)
 80113d6:	681b      	ldr	r3, [r3, #0]
}
 80113d8:	4618      	mov	r0, r3
 80113da:	46bd      	mov	sp, r7
 80113dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113e0:	4770      	bx	lr
 80113e2:	bf00      	nop
 80113e4:	200042a0 	.word	0x200042a0

080113e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80113e8:	b480      	push	{r7}
 80113ea:	b085      	sub	sp, #20
 80113ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80113ee:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80113f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80113f4:	4b27      	ldr	r3, [pc, #156]	@ (8011494 <prvHeapInit+0xac>)
 80113f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80113f8:	68fb      	ldr	r3, [r7, #12]
 80113fa:	f003 0307 	and.w	r3, r3, #7
 80113fe:	2b00      	cmp	r3, #0
 8011400:	d00c      	beq.n	801141c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8011402:	68fb      	ldr	r3, [r7, #12]
 8011404:	3307      	adds	r3, #7
 8011406:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8011408:	68fb      	ldr	r3, [r7, #12]
 801140a:	f023 0307 	bic.w	r3, r3, #7
 801140e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8011410:	68ba      	ldr	r2, [r7, #8]
 8011412:	68fb      	ldr	r3, [r7, #12]
 8011414:	1ad3      	subs	r3, r2, r3
 8011416:	4a1f      	ldr	r2, [pc, #124]	@ (8011494 <prvHeapInit+0xac>)
 8011418:	4413      	add	r3, r2
 801141a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 801141c:	68fb      	ldr	r3, [r7, #12]
 801141e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8011420:	4a1d      	ldr	r2, [pc, #116]	@ (8011498 <prvHeapInit+0xb0>)
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8011426:	4b1c      	ldr	r3, [pc, #112]	@ (8011498 <prvHeapInit+0xb0>)
 8011428:	2200      	movs	r2, #0
 801142a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 801142c:	687b      	ldr	r3, [r7, #4]
 801142e:	68ba      	ldr	r2, [r7, #8]
 8011430:	4413      	add	r3, r2
 8011432:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8011434:	2208      	movs	r2, #8
 8011436:	68fb      	ldr	r3, [r7, #12]
 8011438:	1a9b      	subs	r3, r3, r2
 801143a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	f023 0307 	bic.w	r3, r3, #7
 8011442:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8011444:	68fb      	ldr	r3, [r7, #12]
 8011446:	4a15      	ldr	r2, [pc, #84]	@ (801149c <prvHeapInit+0xb4>)
 8011448:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 801144a:	4b14      	ldr	r3, [pc, #80]	@ (801149c <prvHeapInit+0xb4>)
 801144c:	681b      	ldr	r3, [r3, #0]
 801144e:	2200      	movs	r2, #0
 8011450:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8011452:	4b12      	ldr	r3, [pc, #72]	@ (801149c <prvHeapInit+0xb4>)
 8011454:	681b      	ldr	r3, [r3, #0]
 8011456:	2200      	movs	r2, #0
 8011458:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 801145a:	687b      	ldr	r3, [r7, #4]
 801145c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801145e:	683b      	ldr	r3, [r7, #0]
 8011460:	68fa      	ldr	r2, [r7, #12]
 8011462:	1ad2      	subs	r2, r2, r3
 8011464:	683b      	ldr	r3, [r7, #0]
 8011466:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8011468:	4b0c      	ldr	r3, [pc, #48]	@ (801149c <prvHeapInit+0xb4>)
 801146a:	681a      	ldr	r2, [r3, #0]
 801146c:	683b      	ldr	r3, [r7, #0]
 801146e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011470:	683b      	ldr	r3, [r7, #0]
 8011472:	685b      	ldr	r3, [r3, #4]
 8011474:	4a0a      	ldr	r2, [pc, #40]	@ (80114a0 <prvHeapInit+0xb8>)
 8011476:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8011478:	683b      	ldr	r3, [r7, #0]
 801147a:	685b      	ldr	r3, [r3, #4]
 801147c:	4a09      	ldr	r2, [pc, #36]	@ (80114a4 <prvHeapInit+0xbc>)
 801147e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8011480:	4b09      	ldr	r3, [pc, #36]	@ (80114a8 <prvHeapInit+0xc0>)
 8011482:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8011486:	601a      	str	r2, [r3, #0]
}
 8011488:	bf00      	nop
 801148a:	3714      	adds	r7, #20
 801148c:	46bd      	mov	sp, r7
 801148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011492:	4770      	bx	lr
 8011494:	20000694 	.word	0x20000694
 8011498:	20004294 	.word	0x20004294
 801149c:	2000429c 	.word	0x2000429c
 80114a0:	200042a4 	.word	0x200042a4
 80114a4:	200042a0 	.word	0x200042a0
 80114a8:	200042b0 	.word	0x200042b0

080114ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80114ac:	b480      	push	{r7}
 80114ae:	b085      	sub	sp, #20
 80114b0:	af00      	add	r7, sp, #0
 80114b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80114b4:	4b28      	ldr	r3, [pc, #160]	@ (8011558 <prvInsertBlockIntoFreeList+0xac>)
 80114b6:	60fb      	str	r3, [r7, #12]
 80114b8:	e002      	b.n	80114c0 <prvInsertBlockIntoFreeList+0x14>
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	60fb      	str	r3, [r7, #12]
 80114c0:	68fb      	ldr	r3, [r7, #12]
 80114c2:	681b      	ldr	r3, [r3, #0]
 80114c4:	687a      	ldr	r2, [r7, #4]
 80114c6:	429a      	cmp	r2, r3
 80114c8:	d8f7      	bhi.n	80114ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80114ca:	68fb      	ldr	r3, [r7, #12]
 80114cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80114ce:	68fb      	ldr	r3, [r7, #12]
 80114d0:	685b      	ldr	r3, [r3, #4]
 80114d2:	68ba      	ldr	r2, [r7, #8]
 80114d4:	4413      	add	r3, r2
 80114d6:	687a      	ldr	r2, [r7, #4]
 80114d8:	429a      	cmp	r2, r3
 80114da:	d108      	bne.n	80114ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80114dc:	68fb      	ldr	r3, [r7, #12]
 80114de:	685a      	ldr	r2, [r3, #4]
 80114e0:	687b      	ldr	r3, [r7, #4]
 80114e2:	685b      	ldr	r3, [r3, #4]
 80114e4:	441a      	add	r2, r3
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80114ea:	68fb      	ldr	r3, [r7, #12]
 80114ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80114ee:	687b      	ldr	r3, [r7, #4]
 80114f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	685b      	ldr	r3, [r3, #4]
 80114f6:	68ba      	ldr	r2, [r7, #8]
 80114f8:	441a      	add	r2, r3
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	681b      	ldr	r3, [r3, #0]
 80114fe:	429a      	cmp	r2, r3
 8011500:	d118      	bne.n	8011534 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8011502:	68fb      	ldr	r3, [r7, #12]
 8011504:	681a      	ldr	r2, [r3, #0]
 8011506:	4b15      	ldr	r3, [pc, #84]	@ (801155c <prvInsertBlockIntoFreeList+0xb0>)
 8011508:	681b      	ldr	r3, [r3, #0]
 801150a:	429a      	cmp	r2, r3
 801150c:	d00d      	beq.n	801152a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	685a      	ldr	r2, [r3, #4]
 8011512:	68fb      	ldr	r3, [r7, #12]
 8011514:	681b      	ldr	r3, [r3, #0]
 8011516:	685b      	ldr	r3, [r3, #4]
 8011518:	441a      	add	r2, r3
 801151a:	687b      	ldr	r3, [r7, #4]
 801151c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 801151e:	68fb      	ldr	r3, [r7, #12]
 8011520:	681b      	ldr	r3, [r3, #0]
 8011522:	681a      	ldr	r2, [r3, #0]
 8011524:	687b      	ldr	r3, [r7, #4]
 8011526:	601a      	str	r2, [r3, #0]
 8011528:	e008      	b.n	801153c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 801152a:	4b0c      	ldr	r3, [pc, #48]	@ (801155c <prvInsertBlockIntoFreeList+0xb0>)
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	687b      	ldr	r3, [r7, #4]
 8011530:	601a      	str	r2, [r3, #0]
 8011532:	e003      	b.n	801153c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8011534:	68fb      	ldr	r3, [r7, #12]
 8011536:	681a      	ldr	r2, [r3, #0]
 8011538:	687b      	ldr	r3, [r7, #4]
 801153a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 801153c:	68fa      	ldr	r2, [r7, #12]
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	429a      	cmp	r2, r3
 8011542:	d002      	beq.n	801154a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8011544:	68fb      	ldr	r3, [r7, #12]
 8011546:	687a      	ldr	r2, [r7, #4]
 8011548:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801154a:	bf00      	nop
 801154c:	3714      	adds	r7, #20
 801154e:	46bd      	mov	sp, r7
 8011550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011554:	4770      	bx	lr
 8011556:	bf00      	nop
 8011558:	20004294 	.word	0x20004294
 801155c:	2000429c 	.word	0x2000429c

08011560 <__cvt>:
 8011560:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011564:	ec57 6b10 	vmov	r6, r7, d0
 8011568:	2f00      	cmp	r7, #0
 801156a:	460c      	mov	r4, r1
 801156c:	4619      	mov	r1, r3
 801156e:	463b      	mov	r3, r7
 8011570:	bfbb      	ittet	lt
 8011572:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8011576:	461f      	movlt	r7, r3
 8011578:	2300      	movge	r3, #0
 801157a:	232d      	movlt	r3, #45	@ 0x2d
 801157c:	700b      	strb	r3, [r1, #0]
 801157e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011580:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8011584:	4691      	mov	r9, r2
 8011586:	f023 0820 	bic.w	r8, r3, #32
 801158a:	bfbc      	itt	lt
 801158c:	4632      	movlt	r2, r6
 801158e:	4616      	movlt	r6, r2
 8011590:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011594:	d005      	beq.n	80115a2 <__cvt+0x42>
 8011596:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 801159a:	d100      	bne.n	801159e <__cvt+0x3e>
 801159c:	3401      	adds	r4, #1
 801159e:	2102      	movs	r1, #2
 80115a0:	e000      	b.n	80115a4 <__cvt+0x44>
 80115a2:	2103      	movs	r1, #3
 80115a4:	ab03      	add	r3, sp, #12
 80115a6:	9301      	str	r3, [sp, #4]
 80115a8:	ab02      	add	r3, sp, #8
 80115aa:	9300      	str	r3, [sp, #0]
 80115ac:	ec47 6b10 	vmov	d0, r6, r7
 80115b0:	4653      	mov	r3, sl
 80115b2:	4622      	mov	r2, r4
 80115b4:	f000 ff5c 	bl	8012470 <_dtoa_r>
 80115b8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80115bc:	4605      	mov	r5, r0
 80115be:	d119      	bne.n	80115f4 <__cvt+0x94>
 80115c0:	f019 0f01 	tst.w	r9, #1
 80115c4:	d00e      	beq.n	80115e4 <__cvt+0x84>
 80115c6:	eb00 0904 	add.w	r9, r0, r4
 80115ca:	2200      	movs	r2, #0
 80115cc:	2300      	movs	r3, #0
 80115ce:	4630      	mov	r0, r6
 80115d0:	4639      	mov	r1, r7
 80115d2:	f7fb faa9 	bl	800cb28 <__aeabi_dcmpeq>
 80115d6:	b108      	cbz	r0, 80115dc <__cvt+0x7c>
 80115d8:	f8cd 900c 	str.w	r9, [sp, #12]
 80115dc:	2230      	movs	r2, #48	@ 0x30
 80115de:	9b03      	ldr	r3, [sp, #12]
 80115e0:	454b      	cmp	r3, r9
 80115e2:	d31e      	bcc.n	8011622 <__cvt+0xc2>
 80115e4:	9b03      	ldr	r3, [sp, #12]
 80115e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80115e8:	1b5b      	subs	r3, r3, r5
 80115ea:	4628      	mov	r0, r5
 80115ec:	6013      	str	r3, [r2, #0]
 80115ee:	b004      	add	sp, #16
 80115f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80115f4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80115f8:	eb00 0904 	add.w	r9, r0, r4
 80115fc:	d1e5      	bne.n	80115ca <__cvt+0x6a>
 80115fe:	7803      	ldrb	r3, [r0, #0]
 8011600:	2b30      	cmp	r3, #48	@ 0x30
 8011602:	d10a      	bne.n	801161a <__cvt+0xba>
 8011604:	2200      	movs	r2, #0
 8011606:	2300      	movs	r3, #0
 8011608:	4630      	mov	r0, r6
 801160a:	4639      	mov	r1, r7
 801160c:	f7fb fa8c 	bl	800cb28 <__aeabi_dcmpeq>
 8011610:	b918      	cbnz	r0, 801161a <__cvt+0xba>
 8011612:	f1c4 0401 	rsb	r4, r4, #1
 8011616:	f8ca 4000 	str.w	r4, [sl]
 801161a:	f8da 3000 	ldr.w	r3, [sl]
 801161e:	4499      	add	r9, r3
 8011620:	e7d3      	b.n	80115ca <__cvt+0x6a>
 8011622:	1c59      	adds	r1, r3, #1
 8011624:	9103      	str	r1, [sp, #12]
 8011626:	701a      	strb	r2, [r3, #0]
 8011628:	e7d9      	b.n	80115de <__cvt+0x7e>

0801162a <__exponent>:
 801162a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801162c:	2900      	cmp	r1, #0
 801162e:	bfba      	itte	lt
 8011630:	4249      	neglt	r1, r1
 8011632:	232d      	movlt	r3, #45	@ 0x2d
 8011634:	232b      	movge	r3, #43	@ 0x2b
 8011636:	2909      	cmp	r1, #9
 8011638:	7002      	strb	r2, [r0, #0]
 801163a:	7043      	strb	r3, [r0, #1]
 801163c:	dd29      	ble.n	8011692 <__exponent+0x68>
 801163e:	f10d 0307 	add.w	r3, sp, #7
 8011642:	461d      	mov	r5, r3
 8011644:	270a      	movs	r7, #10
 8011646:	461a      	mov	r2, r3
 8011648:	fbb1 f6f7 	udiv	r6, r1, r7
 801164c:	fb07 1416 	mls	r4, r7, r6, r1
 8011650:	3430      	adds	r4, #48	@ 0x30
 8011652:	f802 4c01 	strb.w	r4, [r2, #-1]
 8011656:	460c      	mov	r4, r1
 8011658:	2c63      	cmp	r4, #99	@ 0x63
 801165a:	f103 33ff 	add.w	r3, r3, #4294967295
 801165e:	4631      	mov	r1, r6
 8011660:	dcf1      	bgt.n	8011646 <__exponent+0x1c>
 8011662:	3130      	adds	r1, #48	@ 0x30
 8011664:	1e94      	subs	r4, r2, #2
 8011666:	f803 1c01 	strb.w	r1, [r3, #-1]
 801166a:	1c41      	adds	r1, r0, #1
 801166c:	4623      	mov	r3, r4
 801166e:	42ab      	cmp	r3, r5
 8011670:	d30a      	bcc.n	8011688 <__exponent+0x5e>
 8011672:	f10d 0309 	add.w	r3, sp, #9
 8011676:	1a9b      	subs	r3, r3, r2
 8011678:	42ac      	cmp	r4, r5
 801167a:	bf88      	it	hi
 801167c:	2300      	movhi	r3, #0
 801167e:	3302      	adds	r3, #2
 8011680:	4403      	add	r3, r0
 8011682:	1a18      	subs	r0, r3, r0
 8011684:	b003      	add	sp, #12
 8011686:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011688:	f813 6b01 	ldrb.w	r6, [r3], #1
 801168c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011690:	e7ed      	b.n	801166e <__exponent+0x44>
 8011692:	2330      	movs	r3, #48	@ 0x30
 8011694:	3130      	adds	r1, #48	@ 0x30
 8011696:	7083      	strb	r3, [r0, #2]
 8011698:	70c1      	strb	r1, [r0, #3]
 801169a:	1d03      	adds	r3, r0, #4
 801169c:	e7f1      	b.n	8011682 <__exponent+0x58>
	...

080116a0 <_printf_float>:
 80116a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80116a4:	b08d      	sub	sp, #52	@ 0x34
 80116a6:	460c      	mov	r4, r1
 80116a8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80116ac:	4616      	mov	r6, r2
 80116ae:	461f      	mov	r7, r3
 80116b0:	4605      	mov	r5, r0
 80116b2:	f000 fdaf 	bl	8012214 <_localeconv_r>
 80116b6:	6803      	ldr	r3, [r0, #0]
 80116b8:	9304      	str	r3, [sp, #16]
 80116ba:	4618      	mov	r0, r3
 80116bc:	f7fa fe08 	bl	800c2d0 <strlen>
 80116c0:	2300      	movs	r3, #0
 80116c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80116c4:	f8d8 3000 	ldr.w	r3, [r8]
 80116c8:	9005      	str	r0, [sp, #20]
 80116ca:	3307      	adds	r3, #7
 80116cc:	f023 0307 	bic.w	r3, r3, #7
 80116d0:	f103 0208 	add.w	r2, r3, #8
 80116d4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80116d8:	f8d4 b000 	ldr.w	fp, [r4]
 80116dc:	f8c8 2000 	str.w	r2, [r8]
 80116e0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80116e4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80116e8:	9307      	str	r3, [sp, #28]
 80116ea:	f8cd 8018 	str.w	r8, [sp, #24]
 80116ee:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80116f2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80116f6:	4b9c      	ldr	r3, [pc, #624]	@ (8011968 <_printf_float+0x2c8>)
 80116f8:	f04f 32ff 	mov.w	r2, #4294967295
 80116fc:	f7fb fa46 	bl	800cb8c <__aeabi_dcmpun>
 8011700:	bb70      	cbnz	r0, 8011760 <_printf_float+0xc0>
 8011702:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011706:	4b98      	ldr	r3, [pc, #608]	@ (8011968 <_printf_float+0x2c8>)
 8011708:	f04f 32ff 	mov.w	r2, #4294967295
 801170c:	f7fb fa20 	bl	800cb50 <__aeabi_dcmple>
 8011710:	bb30      	cbnz	r0, 8011760 <_printf_float+0xc0>
 8011712:	2200      	movs	r2, #0
 8011714:	2300      	movs	r3, #0
 8011716:	4640      	mov	r0, r8
 8011718:	4649      	mov	r1, r9
 801171a:	f7fb fa0f 	bl	800cb3c <__aeabi_dcmplt>
 801171e:	b110      	cbz	r0, 8011726 <_printf_float+0x86>
 8011720:	232d      	movs	r3, #45	@ 0x2d
 8011722:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011726:	4a91      	ldr	r2, [pc, #580]	@ (801196c <_printf_float+0x2cc>)
 8011728:	4b91      	ldr	r3, [pc, #580]	@ (8011970 <_printf_float+0x2d0>)
 801172a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801172e:	bf8c      	ite	hi
 8011730:	4690      	movhi	r8, r2
 8011732:	4698      	movls	r8, r3
 8011734:	2303      	movs	r3, #3
 8011736:	6123      	str	r3, [r4, #16]
 8011738:	f02b 0304 	bic.w	r3, fp, #4
 801173c:	6023      	str	r3, [r4, #0]
 801173e:	f04f 0900 	mov.w	r9, #0
 8011742:	9700      	str	r7, [sp, #0]
 8011744:	4633      	mov	r3, r6
 8011746:	aa0b      	add	r2, sp, #44	@ 0x2c
 8011748:	4621      	mov	r1, r4
 801174a:	4628      	mov	r0, r5
 801174c:	f000 f9d2 	bl	8011af4 <_printf_common>
 8011750:	3001      	adds	r0, #1
 8011752:	f040 808d 	bne.w	8011870 <_printf_float+0x1d0>
 8011756:	f04f 30ff 	mov.w	r0, #4294967295
 801175a:	b00d      	add	sp, #52	@ 0x34
 801175c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011760:	4642      	mov	r2, r8
 8011762:	464b      	mov	r3, r9
 8011764:	4640      	mov	r0, r8
 8011766:	4649      	mov	r1, r9
 8011768:	f7fb fa10 	bl	800cb8c <__aeabi_dcmpun>
 801176c:	b140      	cbz	r0, 8011780 <_printf_float+0xe0>
 801176e:	464b      	mov	r3, r9
 8011770:	2b00      	cmp	r3, #0
 8011772:	bfbc      	itt	lt
 8011774:	232d      	movlt	r3, #45	@ 0x2d
 8011776:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801177a:	4a7e      	ldr	r2, [pc, #504]	@ (8011974 <_printf_float+0x2d4>)
 801177c:	4b7e      	ldr	r3, [pc, #504]	@ (8011978 <_printf_float+0x2d8>)
 801177e:	e7d4      	b.n	801172a <_printf_float+0x8a>
 8011780:	6863      	ldr	r3, [r4, #4]
 8011782:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8011786:	9206      	str	r2, [sp, #24]
 8011788:	1c5a      	adds	r2, r3, #1
 801178a:	d13b      	bne.n	8011804 <_printf_float+0x164>
 801178c:	2306      	movs	r3, #6
 801178e:	6063      	str	r3, [r4, #4]
 8011790:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011794:	2300      	movs	r3, #0
 8011796:	6022      	str	r2, [r4, #0]
 8011798:	9303      	str	r3, [sp, #12]
 801179a:	ab0a      	add	r3, sp, #40	@ 0x28
 801179c:	e9cd a301 	strd	sl, r3, [sp, #4]
 80117a0:	ab09      	add	r3, sp, #36	@ 0x24
 80117a2:	9300      	str	r3, [sp, #0]
 80117a4:	6861      	ldr	r1, [r4, #4]
 80117a6:	ec49 8b10 	vmov	d0, r8, r9
 80117aa:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80117ae:	4628      	mov	r0, r5
 80117b0:	f7ff fed6 	bl	8011560 <__cvt>
 80117b4:	9b06      	ldr	r3, [sp, #24]
 80117b6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80117b8:	2b47      	cmp	r3, #71	@ 0x47
 80117ba:	4680      	mov	r8, r0
 80117bc:	d129      	bne.n	8011812 <_printf_float+0x172>
 80117be:	1cc8      	adds	r0, r1, #3
 80117c0:	db02      	blt.n	80117c8 <_printf_float+0x128>
 80117c2:	6863      	ldr	r3, [r4, #4]
 80117c4:	4299      	cmp	r1, r3
 80117c6:	dd41      	ble.n	801184c <_printf_float+0x1ac>
 80117c8:	f1aa 0a02 	sub.w	sl, sl, #2
 80117cc:	fa5f fa8a 	uxtb.w	sl, sl
 80117d0:	3901      	subs	r1, #1
 80117d2:	4652      	mov	r2, sl
 80117d4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80117d8:	9109      	str	r1, [sp, #36]	@ 0x24
 80117da:	f7ff ff26 	bl	801162a <__exponent>
 80117de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80117e0:	1813      	adds	r3, r2, r0
 80117e2:	2a01      	cmp	r2, #1
 80117e4:	4681      	mov	r9, r0
 80117e6:	6123      	str	r3, [r4, #16]
 80117e8:	dc02      	bgt.n	80117f0 <_printf_float+0x150>
 80117ea:	6822      	ldr	r2, [r4, #0]
 80117ec:	07d2      	lsls	r2, r2, #31
 80117ee:	d501      	bpl.n	80117f4 <_printf_float+0x154>
 80117f0:	3301      	adds	r3, #1
 80117f2:	6123      	str	r3, [r4, #16]
 80117f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d0a2      	beq.n	8011742 <_printf_float+0xa2>
 80117fc:	232d      	movs	r3, #45	@ 0x2d
 80117fe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011802:	e79e      	b.n	8011742 <_printf_float+0xa2>
 8011804:	9a06      	ldr	r2, [sp, #24]
 8011806:	2a47      	cmp	r2, #71	@ 0x47
 8011808:	d1c2      	bne.n	8011790 <_printf_float+0xf0>
 801180a:	2b00      	cmp	r3, #0
 801180c:	d1c0      	bne.n	8011790 <_printf_float+0xf0>
 801180e:	2301      	movs	r3, #1
 8011810:	e7bd      	b.n	801178e <_printf_float+0xee>
 8011812:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011816:	d9db      	bls.n	80117d0 <_printf_float+0x130>
 8011818:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 801181c:	d118      	bne.n	8011850 <_printf_float+0x1b0>
 801181e:	2900      	cmp	r1, #0
 8011820:	6863      	ldr	r3, [r4, #4]
 8011822:	dd0b      	ble.n	801183c <_printf_float+0x19c>
 8011824:	6121      	str	r1, [r4, #16]
 8011826:	b913      	cbnz	r3, 801182e <_printf_float+0x18e>
 8011828:	6822      	ldr	r2, [r4, #0]
 801182a:	07d0      	lsls	r0, r2, #31
 801182c:	d502      	bpl.n	8011834 <_printf_float+0x194>
 801182e:	3301      	adds	r3, #1
 8011830:	440b      	add	r3, r1
 8011832:	6123      	str	r3, [r4, #16]
 8011834:	65a1      	str	r1, [r4, #88]	@ 0x58
 8011836:	f04f 0900 	mov.w	r9, #0
 801183a:	e7db      	b.n	80117f4 <_printf_float+0x154>
 801183c:	b913      	cbnz	r3, 8011844 <_printf_float+0x1a4>
 801183e:	6822      	ldr	r2, [r4, #0]
 8011840:	07d2      	lsls	r2, r2, #31
 8011842:	d501      	bpl.n	8011848 <_printf_float+0x1a8>
 8011844:	3302      	adds	r3, #2
 8011846:	e7f4      	b.n	8011832 <_printf_float+0x192>
 8011848:	2301      	movs	r3, #1
 801184a:	e7f2      	b.n	8011832 <_printf_float+0x192>
 801184c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8011850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011852:	4299      	cmp	r1, r3
 8011854:	db05      	blt.n	8011862 <_printf_float+0x1c2>
 8011856:	6823      	ldr	r3, [r4, #0]
 8011858:	6121      	str	r1, [r4, #16]
 801185a:	07d8      	lsls	r0, r3, #31
 801185c:	d5ea      	bpl.n	8011834 <_printf_float+0x194>
 801185e:	1c4b      	adds	r3, r1, #1
 8011860:	e7e7      	b.n	8011832 <_printf_float+0x192>
 8011862:	2900      	cmp	r1, #0
 8011864:	bfd4      	ite	le
 8011866:	f1c1 0202 	rsble	r2, r1, #2
 801186a:	2201      	movgt	r2, #1
 801186c:	4413      	add	r3, r2
 801186e:	e7e0      	b.n	8011832 <_printf_float+0x192>
 8011870:	6823      	ldr	r3, [r4, #0]
 8011872:	055a      	lsls	r2, r3, #21
 8011874:	d407      	bmi.n	8011886 <_printf_float+0x1e6>
 8011876:	6923      	ldr	r3, [r4, #16]
 8011878:	4642      	mov	r2, r8
 801187a:	4631      	mov	r1, r6
 801187c:	4628      	mov	r0, r5
 801187e:	47b8      	blx	r7
 8011880:	3001      	adds	r0, #1
 8011882:	d12b      	bne.n	80118dc <_printf_float+0x23c>
 8011884:	e767      	b.n	8011756 <_printf_float+0xb6>
 8011886:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801188a:	f240 80dd 	bls.w	8011a48 <_printf_float+0x3a8>
 801188e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011892:	2200      	movs	r2, #0
 8011894:	2300      	movs	r3, #0
 8011896:	f7fb f947 	bl	800cb28 <__aeabi_dcmpeq>
 801189a:	2800      	cmp	r0, #0
 801189c:	d033      	beq.n	8011906 <_printf_float+0x266>
 801189e:	4a37      	ldr	r2, [pc, #220]	@ (801197c <_printf_float+0x2dc>)
 80118a0:	2301      	movs	r3, #1
 80118a2:	4631      	mov	r1, r6
 80118a4:	4628      	mov	r0, r5
 80118a6:	47b8      	blx	r7
 80118a8:	3001      	adds	r0, #1
 80118aa:	f43f af54 	beq.w	8011756 <_printf_float+0xb6>
 80118ae:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80118b2:	4543      	cmp	r3, r8
 80118b4:	db02      	blt.n	80118bc <_printf_float+0x21c>
 80118b6:	6823      	ldr	r3, [r4, #0]
 80118b8:	07d8      	lsls	r0, r3, #31
 80118ba:	d50f      	bpl.n	80118dc <_printf_float+0x23c>
 80118bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80118c0:	4631      	mov	r1, r6
 80118c2:	4628      	mov	r0, r5
 80118c4:	47b8      	blx	r7
 80118c6:	3001      	adds	r0, #1
 80118c8:	f43f af45 	beq.w	8011756 <_printf_float+0xb6>
 80118cc:	f04f 0900 	mov.w	r9, #0
 80118d0:	f108 38ff 	add.w	r8, r8, #4294967295
 80118d4:	f104 0a1a 	add.w	sl, r4, #26
 80118d8:	45c8      	cmp	r8, r9
 80118da:	dc09      	bgt.n	80118f0 <_printf_float+0x250>
 80118dc:	6823      	ldr	r3, [r4, #0]
 80118de:	079b      	lsls	r3, r3, #30
 80118e0:	f100 8103 	bmi.w	8011aea <_printf_float+0x44a>
 80118e4:	68e0      	ldr	r0, [r4, #12]
 80118e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80118e8:	4298      	cmp	r0, r3
 80118ea:	bfb8      	it	lt
 80118ec:	4618      	movlt	r0, r3
 80118ee:	e734      	b.n	801175a <_printf_float+0xba>
 80118f0:	2301      	movs	r3, #1
 80118f2:	4652      	mov	r2, sl
 80118f4:	4631      	mov	r1, r6
 80118f6:	4628      	mov	r0, r5
 80118f8:	47b8      	blx	r7
 80118fa:	3001      	adds	r0, #1
 80118fc:	f43f af2b 	beq.w	8011756 <_printf_float+0xb6>
 8011900:	f109 0901 	add.w	r9, r9, #1
 8011904:	e7e8      	b.n	80118d8 <_printf_float+0x238>
 8011906:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011908:	2b00      	cmp	r3, #0
 801190a:	dc39      	bgt.n	8011980 <_printf_float+0x2e0>
 801190c:	4a1b      	ldr	r2, [pc, #108]	@ (801197c <_printf_float+0x2dc>)
 801190e:	2301      	movs	r3, #1
 8011910:	4631      	mov	r1, r6
 8011912:	4628      	mov	r0, r5
 8011914:	47b8      	blx	r7
 8011916:	3001      	adds	r0, #1
 8011918:	f43f af1d 	beq.w	8011756 <_printf_float+0xb6>
 801191c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011920:	ea59 0303 	orrs.w	r3, r9, r3
 8011924:	d102      	bne.n	801192c <_printf_float+0x28c>
 8011926:	6823      	ldr	r3, [r4, #0]
 8011928:	07d9      	lsls	r1, r3, #31
 801192a:	d5d7      	bpl.n	80118dc <_printf_float+0x23c>
 801192c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011930:	4631      	mov	r1, r6
 8011932:	4628      	mov	r0, r5
 8011934:	47b8      	blx	r7
 8011936:	3001      	adds	r0, #1
 8011938:	f43f af0d 	beq.w	8011756 <_printf_float+0xb6>
 801193c:	f04f 0a00 	mov.w	sl, #0
 8011940:	f104 0b1a 	add.w	fp, r4, #26
 8011944:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011946:	425b      	negs	r3, r3
 8011948:	4553      	cmp	r3, sl
 801194a:	dc01      	bgt.n	8011950 <_printf_float+0x2b0>
 801194c:	464b      	mov	r3, r9
 801194e:	e793      	b.n	8011878 <_printf_float+0x1d8>
 8011950:	2301      	movs	r3, #1
 8011952:	465a      	mov	r2, fp
 8011954:	4631      	mov	r1, r6
 8011956:	4628      	mov	r0, r5
 8011958:	47b8      	blx	r7
 801195a:	3001      	adds	r0, #1
 801195c:	f43f aefb 	beq.w	8011756 <_printf_float+0xb6>
 8011960:	f10a 0a01 	add.w	sl, sl, #1
 8011964:	e7ee      	b.n	8011944 <_printf_float+0x2a4>
 8011966:	bf00      	nop
 8011968:	7fefffff 	.word	0x7fefffff
 801196c:	080156c7 	.word	0x080156c7
 8011970:	080156c3 	.word	0x080156c3
 8011974:	080156cf 	.word	0x080156cf
 8011978:	080156cb 	.word	0x080156cb
 801197c:	08015898 	.word	0x08015898
 8011980:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011982:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011986:	4553      	cmp	r3, sl
 8011988:	bfa8      	it	ge
 801198a:	4653      	movge	r3, sl
 801198c:	2b00      	cmp	r3, #0
 801198e:	4699      	mov	r9, r3
 8011990:	dc36      	bgt.n	8011a00 <_printf_float+0x360>
 8011992:	f04f 0b00 	mov.w	fp, #0
 8011996:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801199a:	f104 021a 	add.w	r2, r4, #26
 801199e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80119a0:	9306      	str	r3, [sp, #24]
 80119a2:	eba3 0309 	sub.w	r3, r3, r9
 80119a6:	455b      	cmp	r3, fp
 80119a8:	dc31      	bgt.n	8011a0e <_printf_float+0x36e>
 80119aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119ac:	459a      	cmp	sl, r3
 80119ae:	dc3a      	bgt.n	8011a26 <_printf_float+0x386>
 80119b0:	6823      	ldr	r3, [r4, #0]
 80119b2:	07da      	lsls	r2, r3, #31
 80119b4:	d437      	bmi.n	8011a26 <_printf_float+0x386>
 80119b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119b8:	ebaa 0903 	sub.w	r9, sl, r3
 80119bc:	9b06      	ldr	r3, [sp, #24]
 80119be:	ebaa 0303 	sub.w	r3, sl, r3
 80119c2:	4599      	cmp	r9, r3
 80119c4:	bfa8      	it	ge
 80119c6:	4699      	movge	r9, r3
 80119c8:	f1b9 0f00 	cmp.w	r9, #0
 80119cc:	dc33      	bgt.n	8011a36 <_printf_float+0x396>
 80119ce:	f04f 0800 	mov.w	r8, #0
 80119d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80119d6:	f104 0b1a 	add.w	fp, r4, #26
 80119da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80119dc:	ebaa 0303 	sub.w	r3, sl, r3
 80119e0:	eba3 0309 	sub.w	r3, r3, r9
 80119e4:	4543      	cmp	r3, r8
 80119e6:	f77f af79 	ble.w	80118dc <_printf_float+0x23c>
 80119ea:	2301      	movs	r3, #1
 80119ec:	465a      	mov	r2, fp
 80119ee:	4631      	mov	r1, r6
 80119f0:	4628      	mov	r0, r5
 80119f2:	47b8      	blx	r7
 80119f4:	3001      	adds	r0, #1
 80119f6:	f43f aeae 	beq.w	8011756 <_printf_float+0xb6>
 80119fa:	f108 0801 	add.w	r8, r8, #1
 80119fe:	e7ec      	b.n	80119da <_printf_float+0x33a>
 8011a00:	4642      	mov	r2, r8
 8011a02:	4631      	mov	r1, r6
 8011a04:	4628      	mov	r0, r5
 8011a06:	47b8      	blx	r7
 8011a08:	3001      	adds	r0, #1
 8011a0a:	d1c2      	bne.n	8011992 <_printf_float+0x2f2>
 8011a0c:	e6a3      	b.n	8011756 <_printf_float+0xb6>
 8011a0e:	2301      	movs	r3, #1
 8011a10:	4631      	mov	r1, r6
 8011a12:	4628      	mov	r0, r5
 8011a14:	9206      	str	r2, [sp, #24]
 8011a16:	47b8      	blx	r7
 8011a18:	3001      	adds	r0, #1
 8011a1a:	f43f ae9c 	beq.w	8011756 <_printf_float+0xb6>
 8011a1e:	9a06      	ldr	r2, [sp, #24]
 8011a20:	f10b 0b01 	add.w	fp, fp, #1
 8011a24:	e7bb      	b.n	801199e <_printf_float+0x2fe>
 8011a26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a2a:	4631      	mov	r1, r6
 8011a2c:	4628      	mov	r0, r5
 8011a2e:	47b8      	blx	r7
 8011a30:	3001      	adds	r0, #1
 8011a32:	d1c0      	bne.n	80119b6 <_printf_float+0x316>
 8011a34:	e68f      	b.n	8011756 <_printf_float+0xb6>
 8011a36:	9a06      	ldr	r2, [sp, #24]
 8011a38:	464b      	mov	r3, r9
 8011a3a:	4442      	add	r2, r8
 8011a3c:	4631      	mov	r1, r6
 8011a3e:	4628      	mov	r0, r5
 8011a40:	47b8      	blx	r7
 8011a42:	3001      	adds	r0, #1
 8011a44:	d1c3      	bne.n	80119ce <_printf_float+0x32e>
 8011a46:	e686      	b.n	8011756 <_printf_float+0xb6>
 8011a48:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011a4c:	f1ba 0f01 	cmp.w	sl, #1
 8011a50:	dc01      	bgt.n	8011a56 <_printf_float+0x3b6>
 8011a52:	07db      	lsls	r3, r3, #31
 8011a54:	d536      	bpl.n	8011ac4 <_printf_float+0x424>
 8011a56:	2301      	movs	r3, #1
 8011a58:	4642      	mov	r2, r8
 8011a5a:	4631      	mov	r1, r6
 8011a5c:	4628      	mov	r0, r5
 8011a5e:	47b8      	blx	r7
 8011a60:	3001      	adds	r0, #1
 8011a62:	f43f ae78 	beq.w	8011756 <_printf_float+0xb6>
 8011a66:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a6a:	4631      	mov	r1, r6
 8011a6c:	4628      	mov	r0, r5
 8011a6e:	47b8      	blx	r7
 8011a70:	3001      	adds	r0, #1
 8011a72:	f43f ae70 	beq.w	8011756 <_printf_float+0xb6>
 8011a76:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011a7a:	2200      	movs	r2, #0
 8011a7c:	2300      	movs	r3, #0
 8011a7e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011a82:	f7fb f851 	bl	800cb28 <__aeabi_dcmpeq>
 8011a86:	b9c0      	cbnz	r0, 8011aba <_printf_float+0x41a>
 8011a88:	4653      	mov	r3, sl
 8011a8a:	f108 0201 	add.w	r2, r8, #1
 8011a8e:	4631      	mov	r1, r6
 8011a90:	4628      	mov	r0, r5
 8011a92:	47b8      	blx	r7
 8011a94:	3001      	adds	r0, #1
 8011a96:	d10c      	bne.n	8011ab2 <_printf_float+0x412>
 8011a98:	e65d      	b.n	8011756 <_printf_float+0xb6>
 8011a9a:	2301      	movs	r3, #1
 8011a9c:	465a      	mov	r2, fp
 8011a9e:	4631      	mov	r1, r6
 8011aa0:	4628      	mov	r0, r5
 8011aa2:	47b8      	blx	r7
 8011aa4:	3001      	adds	r0, #1
 8011aa6:	f43f ae56 	beq.w	8011756 <_printf_float+0xb6>
 8011aaa:	f108 0801 	add.w	r8, r8, #1
 8011aae:	45d0      	cmp	r8, sl
 8011ab0:	dbf3      	blt.n	8011a9a <_printf_float+0x3fa>
 8011ab2:	464b      	mov	r3, r9
 8011ab4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011ab8:	e6df      	b.n	801187a <_printf_float+0x1da>
 8011aba:	f04f 0800 	mov.w	r8, #0
 8011abe:	f104 0b1a 	add.w	fp, r4, #26
 8011ac2:	e7f4      	b.n	8011aae <_printf_float+0x40e>
 8011ac4:	2301      	movs	r3, #1
 8011ac6:	4642      	mov	r2, r8
 8011ac8:	e7e1      	b.n	8011a8e <_printf_float+0x3ee>
 8011aca:	2301      	movs	r3, #1
 8011acc:	464a      	mov	r2, r9
 8011ace:	4631      	mov	r1, r6
 8011ad0:	4628      	mov	r0, r5
 8011ad2:	47b8      	blx	r7
 8011ad4:	3001      	adds	r0, #1
 8011ad6:	f43f ae3e 	beq.w	8011756 <_printf_float+0xb6>
 8011ada:	f108 0801 	add.w	r8, r8, #1
 8011ade:	68e3      	ldr	r3, [r4, #12]
 8011ae0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011ae2:	1a5b      	subs	r3, r3, r1
 8011ae4:	4543      	cmp	r3, r8
 8011ae6:	dcf0      	bgt.n	8011aca <_printf_float+0x42a>
 8011ae8:	e6fc      	b.n	80118e4 <_printf_float+0x244>
 8011aea:	f04f 0800 	mov.w	r8, #0
 8011aee:	f104 0919 	add.w	r9, r4, #25
 8011af2:	e7f4      	b.n	8011ade <_printf_float+0x43e>

08011af4 <_printf_common>:
 8011af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011af8:	4616      	mov	r6, r2
 8011afa:	4698      	mov	r8, r3
 8011afc:	688a      	ldr	r2, [r1, #8]
 8011afe:	690b      	ldr	r3, [r1, #16]
 8011b00:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011b04:	4293      	cmp	r3, r2
 8011b06:	bfb8      	it	lt
 8011b08:	4613      	movlt	r3, r2
 8011b0a:	6033      	str	r3, [r6, #0]
 8011b0c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011b10:	4607      	mov	r7, r0
 8011b12:	460c      	mov	r4, r1
 8011b14:	b10a      	cbz	r2, 8011b1a <_printf_common+0x26>
 8011b16:	3301      	adds	r3, #1
 8011b18:	6033      	str	r3, [r6, #0]
 8011b1a:	6823      	ldr	r3, [r4, #0]
 8011b1c:	0699      	lsls	r1, r3, #26
 8011b1e:	bf42      	ittt	mi
 8011b20:	6833      	ldrmi	r3, [r6, #0]
 8011b22:	3302      	addmi	r3, #2
 8011b24:	6033      	strmi	r3, [r6, #0]
 8011b26:	6825      	ldr	r5, [r4, #0]
 8011b28:	f015 0506 	ands.w	r5, r5, #6
 8011b2c:	d106      	bne.n	8011b3c <_printf_common+0x48>
 8011b2e:	f104 0a19 	add.w	sl, r4, #25
 8011b32:	68e3      	ldr	r3, [r4, #12]
 8011b34:	6832      	ldr	r2, [r6, #0]
 8011b36:	1a9b      	subs	r3, r3, r2
 8011b38:	42ab      	cmp	r3, r5
 8011b3a:	dc26      	bgt.n	8011b8a <_printf_common+0x96>
 8011b3c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011b40:	6822      	ldr	r2, [r4, #0]
 8011b42:	3b00      	subs	r3, #0
 8011b44:	bf18      	it	ne
 8011b46:	2301      	movne	r3, #1
 8011b48:	0692      	lsls	r2, r2, #26
 8011b4a:	d42b      	bmi.n	8011ba4 <_printf_common+0xb0>
 8011b4c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011b50:	4641      	mov	r1, r8
 8011b52:	4638      	mov	r0, r7
 8011b54:	47c8      	blx	r9
 8011b56:	3001      	adds	r0, #1
 8011b58:	d01e      	beq.n	8011b98 <_printf_common+0xa4>
 8011b5a:	6823      	ldr	r3, [r4, #0]
 8011b5c:	6922      	ldr	r2, [r4, #16]
 8011b5e:	f003 0306 	and.w	r3, r3, #6
 8011b62:	2b04      	cmp	r3, #4
 8011b64:	bf02      	ittt	eq
 8011b66:	68e5      	ldreq	r5, [r4, #12]
 8011b68:	6833      	ldreq	r3, [r6, #0]
 8011b6a:	1aed      	subeq	r5, r5, r3
 8011b6c:	68a3      	ldr	r3, [r4, #8]
 8011b6e:	bf0c      	ite	eq
 8011b70:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011b74:	2500      	movne	r5, #0
 8011b76:	4293      	cmp	r3, r2
 8011b78:	bfc4      	itt	gt
 8011b7a:	1a9b      	subgt	r3, r3, r2
 8011b7c:	18ed      	addgt	r5, r5, r3
 8011b7e:	2600      	movs	r6, #0
 8011b80:	341a      	adds	r4, #26
 8011b82:	42b5      	cmp	r5, r6
 8011b84:	d11a      	bne.n	8011bbc <_printf_common+0xc8>
 8011b86:	2000      	movs	r0, #0
 8011b88:	e008      	b.n	8011b9c <_printf_common+0xa8>
 8011b8a:	2301      	movs	r3, #1
 8011b8c:	4652      	mov	r2, sl
 8011b8e:	4641      	mov	r1, r8
 8011b90:	4638      	mov	r0, r7
 8011b92:	47c8      	blx	r9
 8011b94:	3001      	adds	r0, #1
 8011b96:	d103      	bne.n	8011ba0 <_printf_common+0xac>
 8011b98:	f04f 30ff 	mov.w	r0, #4294967295
 8011b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ba0:	3501      	adds	r5, #1
 8011ba2:	e7c6      	b.n	8011b32 <_printf_common+0x3e>
 8011ba4:	18e1      	adds	r1, r4, r3
 8011ba6:	1c5a      	adds	r2, r3, #1
 8011ba8:	2030      	movs	r0, #48	@ 0x30
 8011baa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011bae:	4422      	add	r2, r4
 8011bb0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011bb4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011bb8:	3302      	adds	r3, #2
 8011bba:	e7c7      	b.n	8011b4c <_printf_common+0x58>
 8011bbc:	2301      	movs	r3, #1
 8011bbe:	4622      	mov	r2, r4
 8011bc0:	4641      	mov	r1, r8
 8011bc2:	4638      	mov	r0, r7
 8011bc4:	47c8      	blx	r9
 8011bc6:	3001      	adds	r0, #1
 8011bc8:	d0e6      	beq.n	8011b98 <_printf_common+0xa4>
 8011bca:	3601      	adds	r6, #1
 8011bcc:	e7d9      	b.n	8011b82 <_printf_common+0x8e>
	...

08011bd0 <_printf_i>:
 8011bd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011bd4:	7e0f      	ldrb	r7, [r1, #24]
 8011bd6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011bd8:	2f78      	cmp	r7, #120	@ 0x78
 8011bda:	4691      	mov	r9, r2
 8011bdc:	4680      	mov	r8, r0
 8011bde:	460c      	mov	r4, r1
 8011be0:	469a      	mov	sl, r3
 8011be2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011be6:	d807      	bhi.n	8011bf8 <_printf_i+0x28>
 8011be8:	2f62      	cmp	r7, #98	@ 0x62
 8011bea:	d80a      	bhi.n	8011c02 <_printf_i+0x32>
 8011bec:	2f00      	cmp	r7, #0
 8011bee:	f000 80d1 	beq.w	8011d94 <_printf_i+0x1c4>
 8011bf2:	2f58      	cmp	r7, #88	@ 0x58
 8011bf4:	f000 80b8 	beq.w	8011d68 <_printf_i+0x198>
 8011bf8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011bfc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011c00:	e03a      	b.n	8011c78 <_printf_i+0xa8>
 8011c02:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011c06:	2b15      	cmp	r3, #21
 8011c08:	d8f6      	bhi.n	8011bf8 <_printf_i+0x28>
 8011c0a:	a101      	add	r1, pc, #4	@ (adr r1, 8011c10 <_printf_i+0x40>)
 8011c0c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011c10:	08011c69 	.word	0x08011c69
 8011c14:	08011c7d 	.word	0x08011c7d
 8011c18:	08011bf9 	.word	0x08011bf9
 8011c1c:	08011bf9 	.word	0x08011bf9
 8011c20:	08011bf9 	.word	0x08011bf9
 8011c24:	08011bf9 	.word	0x08011bf9
 8011c28:	08011c7d 	.word	0x08011c7d
 8011c2c:	08011bf9 	.word	0x08011bf9
 8011c30:	08011bf9 	.word	0x08011bf9
 8011c34:	08011bf9 	.word	0x08011bf9
 8011c38:	08011bf9 	.word	0x08011bf9
 8011c3c:	08011d7b 	.word	0x08011d7b
 8011c40:	08011ca7 	.word	0x08011ca7
 8011c44:	08011d35 	.word	0x08011d35
 8011c48:	08011bf9 	.word	0x08011bf9
 8011c4c:	08011bf9 	.word	0x08011bf9
 8011c50:	08011d9d 	.word	0x08011d9d
 8011c54:	08011bf9 	.word	0x08011bf9
 8011c58:	08011ca7 	.word	0x08011ca7
 8011c5c:	08011bf9 	.word	0x08011bf9
 8011c60:	08011bf9 	.word	0x08011bf9
 8011c64:	08011d3d 	.word	0x08011d3d
 8011c68:	6833      	ldr	r3, [r6, #0]
 8011c6a:	1d1a      	adds	r2, r3, #4
 8011c6c:	681b      	ldr	r3, [r3, #0]
 8011c6e:	6032      	str	r2, [r6, #0]
 8011c70:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011c74:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011c78:	2301      	movs	r3, #1
 8011c7a:	e09c      	b.n	8011db6 <_printf_i+0x1e6>
 8011c7c:	6833      	ldr	r3, [r6, #0]
 8011c7e:	6820      	ldr	r0, [r4, #0]
 8011c80:	1d19      	adds	r1, r3, #4
 8011c82:	6031      	str	r1, [r6, #0]
 8011c84:	0606      	lsls	r6, r0, #24
 8011c86:	d501      	bpl.n	8011c8c <_printf_i+0xbc>
 8011c88:	681d      	ldr	r5, [r3, #0]
 8011c8a:	e003      	b.n	8011c94 <_printf_i+0xc4>
 8011c8c:	0645      	lsls	r5, r0, #25
 8011c8e:	d5fb      	bpl.n	8011c88 <_printf_i+0xb8>
 8011c90:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011c94:	2d00      	cmp	r5, #0
 8011c96:	da03      	bge.n	8011ca0 <_printf_i+0xd0>
 8011c98:	232d      	movs	r3, #45	@ 0x2d
 8011c9a:	426d      	negs	r5, r5
 8011c9c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011ca0:	4858      	ldr	r0, [pc, #352]	@ (8011e04 <_printf_i+0x234>)
 8011ca2:	230a      	movs	r3, #10
 8011ca4:	e011      	b.n	8011cca <_printf_i+0xfa>
 8011ca6:	6821      	ldr	r1, [r4, #0]
 8011ca8:	6833      	ldr	r3, [r6, #0]
 8011caa:	0608      	lsls	r0, r1, #24
 8011cac:	f853 5b04 	ldr.w	r5, [r3], #4
 8011cb0:	d402      	bmi.n	8011cb8 <_printf_i+0xe8>
 8011cb2:	0649      	lsls	r1, r1, #25
 8011cb4:	bf48      	it	mi
 8011cb6:	b2ad      	uxthmi	r5, r5
 8011cb8:	2f6f      	cmp	r7, #111	@ 0x6f
 8011cba:	4852      	ldr	r0, [pc, #328]	@ (8011e04 <_printf_i+0x234>)
 8011cbc:	6033      	str	r3, [r6, #0]
 8011cbe:	bf14      	ite	ne
 8011cc0:	230a      	movne	r3, #10
 8011cc2:	2308      	moveq	r3, #8
 8011cc4:	2100      	movs	r1, #0
 8011cc6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011cca:	6866      	ldr	r6, [r4, #4]
 8011ccc:	60a6      	str	r6, [r4, #8]
 8011cce:	2e00      	cmp	r6, #0
 8011cd0:	db05      	blt.n	8011cde <_printf_i+0x10e>
 8011cd2:	6821      	ldr	r1, [r4, #0]
 8011cd4:	432e      	orrs	r6, r5
 8011cd6:	f021 0104 	bic.w	r1, r1, #4
 8011cda:	6021      	str	r1, [r4, #0]
 8011cdc:	d04b      	beq.n	8011d76 <_printf_i+0x1a6>
 8011cde:	4616      	mov	r6, r2
 8011ce0:	fbb5 f1f3 	udiv	r1, r5, r3
 8011ce4:	fb03 5711 	mls	r7, r3, r1, r5
 8011ce8:	5dc7      	ldrb	r7, [r0, r7]
 8011cea:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011cee:	462f      	mov	r7, r5
 8011cf0:	42bb      	cmp	r3, r7
 8011cf2:	460d      	mov	r5, r1
 8011cf4:	d9f4      	bls.n	8011ce0 <_printf_i+0x110>
 8011cf6:	2b08      	cmp	r3, #8
 8011cf8:	d10b      	bne.n	8011d12 <_printf_i+0x142>
 8011cfa:	6823      	ldr	r3, [r4, #0]
 8011cfc:	07df      	lsls	r7, r3, #31
 8011cfe:	d508      	bpl.n	8011d12 <_printf_i+0x142>
 8011d00:	6923      	ldr	r3, [r4, #16]
 8011d02:	6861      	ldr	r1, [r4, #4]
 8011d04:	4299      	cmp	r1, r3
 8011d06:	bfde      	ittt	le
 8011d08:	2330      	movle	r3, #48	@ 0x30
 8011d0a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011d0e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011d12:	1b92      	subs	r2, r2, r6
 8011d14:	6122      	str	r2, [r4, #16]
 8011d16:	f8cd a000 	str.w	sl, [sp]
 8011d1a:	464b      	mov	r3, r9
 8011d1c:	aa03      	add	r2, sp, #12
 8011d1e:	4621      	mov	r1, r4
 8011d20:	4640      	mov	r0, r8
 8011d22:	f7ff fee7 	bl	8011af4 <_printf_common>
 8011d26:	3001      	adds	r0, #1
 8011d28:	d14a      	bne.n	8011dc0 <_printf_i+0x1f0>
 8011d2a:	f04f 30ff 	mov.w	r0, #4294967295
 8011d2e:	b004      	add	sp, #16
 8011d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d34:	6823      	ldr	r3, [r4, #0]
 8011d36:	f043 0320 	orr.w	r3, r3, #32
 8011d3a:	6023      	str	r3, [r4, #0]
 8011d3c:	4832      	ldr	r0, [pc, #200]	@ (8011e08 <_printf_i+0x238>)
 8011d3e:	2778      	movs	r7, #120	@ 0x78
 8011d40:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011d44:	6823      	ldr	r3, [r4, #0]
 8011d46:	6831      	ldr	r1, [r6, #0]
 8011d48:	061f      	lsls	r7, r3, #24
 8011d4a:	f851 5b04 	ldr.w	r5, [r1], #4
 8011d4e:	d402      	bmi.n	8011d56 <_printf_i+0x186>
 8011d50:	065f      	lsls	r7, r3, #25
 8011d52:	bf48      	it	mi
 8011d54:	b2ad      	uxthmi	r5, r5
 8011d56:	6031      	str	r1, [r6, #0]
 8011d58:	07d9      	lsls	r1, r3, #31
 8011d5a:	bf44      	itt	mi
 8011d5c:	f043 0320 	orrmi.w	r3, r3, #32
 8011d60:	6023      	strmi	r3, [r4, #0]
 8011d62:	b11d      	cbz	r5, 8011d6c <_printf_i+0x19c>
 8011d64:	2310      	movs	r3, #16
 8011d66:	e7ad      	b.n	8011cc4 <_printf_i+0xf4>
 8011d68:	4826      	ldr	r0, [pc, #152]	@ (8011e04 <_printf_i+0x234>)
 8011d6a:	e7e9      	b.n	8011d40 <_printf_i+0x170>
 8011d6c:	6823      	ldr	r3, [r4, #0]
 8011d6e:	f023 0320 	bic.w	r3, r3, #32
 8011d72:	6023      	str	r3, [r4, #0]
 8011d74:	e7f6      	b.n	8011d64 <_printf_i+0x194>
 8011d76:	4616      	mov	r6, r2
 8011d78:	e7bd      	b.n	8011cf6 <_printf_i+0x126>
 8011d7a:	6833      	ldr	r3, [r6, #0]
 8011d7c:	6825      	ldr	r5, [r4, #0]
 8011d7e:	6961      	ldr	r1, [r4, #20]
 8011d80:	1d18      	adds	r0, r3, #4
 8011d82:	6030      	str	r0, [r6, #0]
 8011d84:	062e      	lsls	r6, r5, #24
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	d501      	bpl.n	8011d8e <_printf_i+0x1be>
 8011d8a:	6019      	str	r1, [r3, #0]
 8011d8c:	e002      	b.n	8011d94 <_printf_i+0x1c4>
 8011d8e:	0668      	lsls	r0, r5, #25
 8011d90:	d5fb      	bpl.n	8011d8a <_printf_i+0x1ba>
 8011d92:	8019      	strh	r1, [r3, #0]
 8011d94:	2300      	movs	r3, #0
 8011d96:	6123      	str	r3, [r4, #16]
 8011d98:	4616      	mov	r6, r2
 8011d9a:	e7bc      	b.n	8011d16 <_printf_i+0x146>
 8011d9c:	6833      	ldr	r3, [r6, #0]
 8011d9e:	1d1a      	adds	r2, r3, #4
 8011da0:	6032      	str	r2, [r6, #0]
 8011da2:	681e      	ldr	r6, [r3, #0]
 8011da4:	6862      	ldr	r2, [r4, #4]
 8011da6:	2100      	movs	r1, #0
 8011da8:	4630      	mov	r0, r6
 8011daa:	f7fa fa41 	bl	800c230 <memchr>
 8011dae:	b108      	cbz	r0, 8011db4 <_printf_i+0x1e4>
 8011db0:	1b80      	subs	r0, r0, r6
 8011db2:	6060      	str	r0, [r4, #4]
 8011db4:	6863      	ldr	r3, [r4, #4]
 8011db6:	6123      	str	r3, [r4, #16]
 8011db8:	2300      	movs	r3, #0
 8011dba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011dbe:	e7aa      	b.n	8011d16 <_printf_i+0x146>
 8011dc0:	6923      	ldr	r3, [r4, #16]
 8011dc2:	4632      	mov	r2, r6
 8011dc4:	4649      	mov	r1, r9
 8011dc6:	4640      	mov	r0, r8
 8011dc8:	47d0      	blx	sl
 8011dca:	3001      	adds	r0, #1
 8011dcc:	d0ad      	beq.n	8011d2a <_printf_i+0x15a>
 8011dce:	6823      	ldr	r3, [r4, #0]
 8011dd0:	079b      	lsls	r3, r3, #30
 8011dd2:	d413      	bmi.n	8011dfc <_printf_i+0x22c>
 8011dd4:	68e0      	ldr	r0, [r4, #12]
 8011dd6:	9b03      	ldr	r3, [sp, #12]
 8011dd8:	4298      	cmp	r0, r3
 8011dda:	bfb8      	it	lt
 8011ddc:	4618      	movlt	r0, r3
 8011dde:	e7a6      	b.n	8011d2e <_printf_i+0x15e>
 8011de0:	2301      	movs	r3, #1
 8011de2:	4632      	mov	r2, r6
 8011de4:	4649      	mov	r1, r9
 8011de6:	4640      	mov	r0, r8
 8011de8:	47d0      	blx	sl
 8011dea:	3001      	adds	r0, #1
 8011dec:	d09d      	beq.n	8011d2a <_printf_i+0x15a>
 8011dee:	3501      	adds	r5, #1
 8011df0:	68e3      	ldr	r3, [r4, #12]
 8011df2:	9903      	ldr	r1, [sp, #12]
 8011df4:	1a5b      	subs	r3, r3, r1
 8011df6:	42ab      	cmp	r3, r5
 8011df8:	dcf2      	bgt.n	8011de0 <_printf_i+0x210>
 8011dfa:	e7eb      	b.n	8011dd4 <_printf_i+0x204>
 8011dfc:	2500      	movs	r5, #0
 8011dfe:	f104 0619 	add.w	r6, r4, #25
 8011e02:	e7f5      	b.n	8011df0 <_printf_i+0x220>
 8011e04:	080156d3 	.word	0x080156d3
 8011e08:	080156e4 	.word	0x080156e4

08011e0c <std>:
 8011e0c:	2300      	movs	r3, #0
 8011e0e:	b510      	push	{r4, lr}
 8011e10:	4604      	mov	r4, r0
 8011e12:	e9c0 3300 	strd	r3, r3, [r0]
 8011e16:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011e1a:	6083      	str	r3, [r0, #8]
 8011e1c:	8181      	strh	r1, [r0, #12]
 8011e1e:	6643      	str	r3, [r0, #100]	@ 0x64
 8011e20:	81c2      	strh	r2, [r0, #14]
 8011e22:	6183      	str	r3, [r0, #24]
 8011e24:	4619      	mov	r1, r3
 8011e26:	2208      	movs	r2, #8
 8011e28:	305c      	adds	r0, #92	@ 0x5c
 8011e2a:	f000 f96a 	bl	8012102 <memset>
 8011e2e:	4b0d      	ldr	r3, [pc, #52]	@ (8011e64 <std+0x58>)
 8011e30:	6263      	str	r3, [r4, #36]	@ 0x24
 8011e32:	4b0d      	ldr	r3, [pc, #52]	@ (8011e68 <std+0x5c>)
 8011e34:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011e36:	4b0d      	ldr	r3, [pc, #52]	@ (8011e6c <std+0x60>)
 8011e38:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8011e70 <std+0x64>)
 8011e3c:	6323      	str	r3, [r4, #48]	@ 0x30
 8011e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8011e74 <std+0x68>)
 8011e40:	6224      	str	r4, [r4, #32]
 8011e42:	429c      	cmp	r4, r3
 8011e44:	d006      	beq.n	8011e54 <std+0x48>
 8011e46:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011e4a:	4294      	cmp	r4, r2
 8011e4c:	d002      	beq.n	8011e54 <std+0x48>
 8011e4e:	33d0      	adds	r3, #208	@ 0xd0
 8011e50:	429c      	cmp	r4, r3
 8011e52:	d105      	bne.n	8011e60 <std+0x54>
 8011e54:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011e58:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e5c:	f000 ba4e 	b.w	80122fc <__retarget_lock_init_recursive>
 8011e60:	bd10      	pop	{r4, pc}
 8011e62:	bf00      	nop
 8011e64:	08012079 	.word	0x08012079
 8011e68:	0801209f 	.word	0x0801209f
 8011e6c:	080120d7 	.word	0x080120d7
 8011e70:	080120fb 	.word	0x080120fb
 8011e74:	200042b4 	.word	0x200042b4

08011e78 <stdio_exit_handler>:
 8011e78:	4a02      	ldr	r2, [pc, #8]	@ (8011e84 <stdio_exit_handler+0xc>)
 8011e7a:	4903      	ldr	r1, [pc, #12]	@ (8011e88 <stdio_exit_handler+0x10>)
 8011e7c:	4803      	ldr	r0, [pc, #12]	@ (8011e8c <stdio_exit_handler+0x14>)
 8011e7e:	f000 b869 	b.w	8011f54 <_fwalk_sglue>
 8011e82:	bf00      	nop
 8011e84:	2000000c 	.word	0x2000000c
 8011e88:	0801457d 	.word	0x0801457d
 8011e8c:	2000001c 	.word	0x2000001c

08011e90 <cleanup_stdio>:
 8011e90:	6841      	ldr	r1, [r0, #4]
 8011e92:	4b0c      	ldr	r3, [pc, #48]	@ (8011ec4 <cleanup_stdio+0x34>)
 8011e94:	4299      	cmp	r1, r3
 8011e96:	b510      	push	{r4, lr}
 8011e98:	4604      	mov	r4, r0
 8011e9a:	d001      	beq.n	8011ea0 <cleanup_stdio+0x10>
 8011e9c:	f002 fb6e 	bl	801457c <_fflush_r>
 8011ea0:	68a1      	ldr	r1, [r4, #8]
 8011ea2:	4b09      	ldr	r3, [pc, #36]	@ (8011ec8 <cleanup_stdio+0x38>)
 8011ea4:	4299      	cmp	r1, r3
 8011ea6:	d002      	beq.n	8011eae <cleanup_stdio+0x1e>
 8011ea8:	4620      	mov	r0, r4
 8011eaa:	f002 fb67 	bl	801457c <_fflush_r>
 8011eae:	68e1      	ldr	r1, [r4, #12]
 8011eb0:	4b06      	ldr	r3, [pc, #24]	@ (8011ecc <cleanup_stdio+0x3c>)
 8011eb2:	4299      	cmp	r1, r3
 8011eb4:	d004      	beq.n	8011ec0 <cleanup_stdio+0x30>
 8011eb6:	4620      	mov	r0, r4
 8011eb8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011ebc:	f002 bb5e 	b.w	801457c <_fflush_r>
 8011ec0:	bd10      	pop	{r4, pc}
 8011ec2:	bf00      	nop
 8011ec4:	200042b4 	.word	0x200042b4
 8011ec8:	2000431c 	.word	0x2000431c
 8011ecc:	20004384 	.word	0x20004384

08011ed0 <global_stdio_init.part.0>:
 8011ed0:	b510      	push	{r4, lr}
 8011ed2:	4b0b      	ldr	r3, [pc, #44]	@ (8011f00 <global_stdio_init.part.0+0x30>)
 8011ed4:	4c0b      	ldr	r4, [pc, #44]	@ (8011f04 <global_stdio_init.part.0+0x34>)
 8011ed6:	4a0c      	ldr	r2, [pc, #48]	@ (8011f08 <global_stdio_init.part.0+0x38>)
 8011ed8:	601a      	str	r2, [r3, #0]
 8011eda:	4620      	mov	r0, r4
 8011edc:	2200      	movs	r2, #0
 8011ede:	2104      	movs	r1, #4
 8011ee0:	f7ff ff94 	bl	8011e0c <std>
 8011ee4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011ee8:	2201      	movs	r2, #1
 8011eea:	2109      	movs	r1, #9
 8011eec:	f7ff ff8e 	bl	8011e0c <std>
 8011ef0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011ef4:	2202      	movs	r2, #2
 8011ef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011efa:	2112      	movs	r1, #18
 8011efc:	f7ff bf86 	b.w	8011e0c <std>
 8011f00:	200043ec 	.word	0x200043ec
 8011f04:	200042b4 	.word	0x200042b4
 8011f08:	08011e79 	.word	0x08011e79

08011f0c <__sfp_lock_acquire>:
 8011f0c:	4801      	ldr	r0, [pc, #4]	@ (8011f14 <__sfp_lock_acquire+0x8>)
 8011f0e:	f000 b9f6 	b.w	80122fe <__retarget_lock_acquire_recursive>
 8011f12:	bf00      	nop
 8011f14:	200043f5 	.word	0x200043f5

08011f18 <__sfp_lock_release>:
 8011f18:	4801      	ldr	r0, [pc, #4]	@ (8011f20 <__sfp_lock_release+0x8>)
 8011f1a:	f000 b9f1 	b.w	8012300 <__retarget_lock_release_recursive>
 8011f1e:	bf00      	nop
 8011f20:	200043f5 	.word	0x200043f5

08011f24 <__sinit>:
 8011f24:	b510      	push	{r4, lr}
 8011f26:	4604      	mov	r4, r0
 8011f28:	f7ff fff0 	bl	8011f0c <__sfp_lock_acquire>
 8011f2c:	6a23      	ldr	r3, [r4, #32]
 8011f2e:	b11b      	cbz	r3, 8011f38 <__sinit+0x14>
 8011f30:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011f34:	f7ff bff0 	b.w	8011f18 <__sfp_lock_release>
 8011f38:	4b04      	ldr	r3, [pc, #16]	@ (8011f4c <__sinit+0x28>)
 8011f3a:	6223      	str	r3, [r4, #32]
 8011f3c:	4b04      	ldr	r3, [pc, #16]	@ (8011f50 <__sinit+0x2c>)
 8011f3e:	681b      	ldr	r3, [r3, #0]
 8011f40:	2b00      	cmp	r3, #0
 8011f42:	d1f5      	bne.n	8011f30 <__sinit+0xc>
 8011f44:	f7ff ffc4 	bl	8011ed0 <global_stdio_init.part.0>
 8011f48:	e7f2      	b.n	8011f30 <__sinit+0xc>
 8011f4a:	bf00      	nop
 8011f4c:	08011e91 	.word	0x08011e91
 8011f50:	200043ec 	.word	0x200043ec

08011f54 <_fwalk_sglue>:
 8011f54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011f58:	4607      	mov	r7, r0
 8011f5a:	4688      	mov	r8, r1
 8011f5c:	4614      	mov	r4, r2
 8011f5e:	2600      	movs	r6, #0
 8011f60:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011f64:	f1b9 0901 	subs.w	r9, r9, #1
 8011f68:	d505      	bpl.n	8011f76 <_fwalk_sglue+0x22>
 8011f6a:	6824      	ldr	r4, [r4, #0]
 8011f6c:	2c00      	cmp	r4, #0
 8011f6e:	d1f7      	bne.n	8011f60 <_fwalk_sglue+0xc>
 8011f70:	4630      	mov	r0, r6
 8011f72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f76:	89ab      	ldrh	r3, [r5, #12]
 8011f78:	2b01      	cmp	r3, #1
 8011f7a:	d907      	bls.n	8011f8c <_fwalk_sglue+0x38>
 8011f7c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011f80:	3301      	adds	r3, #1
 8011f82:	d003      	beq.n	8011f8c <_fwalk_sglue+0x38>
 8011f84:	4629      	mov	r1, r5
 8011f86:	4638      	mov	r0, r7
 8011f88:	47c0      	blx	r8
 8011f8a:	4306      	orrs	r6, r0
 8011f8c:	3568      	adds	r5, #104	@ 0x68
 8011f8e:	e7e9      	b.n	8011f64 <_fwalk_sglue+0x10>

08011f90 <iprintf>:
 8011f90:	b40f      	push	{r0, r1, r2, r3}
 8011f92:	b507      	push	{r0, r1, r2, lr}
 8011f94:	4906      	ldr	r1, [pc, #24]	@ (8011fb0 <iprintf+0x20>)
 8011f96:	ab04      	add	r3, sp, #16
 8011f98:	6808      	ldr	r0, [r1, #0]
 8011f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f9e:	6881      	ldr	r1, [r0, #8]
 8011fa0:	9301      	str	r3, [sp, #4]
 8011fa2:	f002 f801 	bl	8013fa8 <_vfiprintf_r>
 8011fa6:	b003      	add	sp, #12
 8011fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8011fac:	b004      	add	sp, #16
 8011fae:	4770      	bx	lr
 8011fb0:	20000018 	.word	0x20000018

08011fb4 <sniprintf>:
 8011fb4:	b40c      	push	{r2, r3}
 8011fb6:	b530      	push	{r4, r5, lr}
 8011fb8:	4b18      	ldr	r3, [pc, #96]	@ (801201c <sniprintf+0x68>)
 8011fba:	1e0c      	subs	r4, r1, #0
 8011fbc:	681d      	ldr	r5, [r3, #0]
 8011fbe:	b09d      	sub	sp, #116	@ 0x74
 8011fc0:	da08      	bge.n	8011fd4 <sniprintf+0x20>
 8011fc2:	238b      	movs	r3, #139	@ 0x8b
 8011fc4:	602b      	str	r3, [r5, #0]
 8011fc6:	f04f 30ff 	mov.w	r0, #4294967295
 8011fca:	b01d      	add	sp, #116	@ 0x74
 8011fcc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011fd0:	b002      	add	sp, #8
 8011fd2:	4770      	bx	lr
 8011fd4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8011fd8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8011fdc:	f04f 0300 	mov.w	r3, #0
 8011fe0:	931b      	str	r3, [sp, #108]	@ 0x6c
 8011fe2:	bf14      	ite	ne
 8011fe4:	f104 33ff 	addne.w	r3, r4, #4294967295
 8011fe8:	4623      	moveq	r3, r4
 8011fea:	9304      	str	r3, [sp, #16]
 8011fec:	9307      	str	r3, [sp, #28]
 8011fee:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011ff2:	9002      	str	r0, [sp, #8]
 8011ff4:	9006      	str	r0, [sp, #24]
 8011ff6:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011ffa:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8011ffc:	ab21      	add	r3, sp, #132	@ 0x84
 8011ffe:	a902      	add	r1, sp, #8
 8012000:	4628      	mov	r0, r5
 8012002:	9301      	str	r3, [sp, #4]
 8012004:	f001 fcda 	bl	80139bc <_svfiprintf_r>
 8012008:	1c43      	adds	r3, r0, #1
 801200a:	bfbc      	itt	lt
 801200c:	238b      	movlt	r3, #139	@ 0x8b
 801200e:	602b      	strlt	r3, [r5, #0]
 8012010:	2c00      	cmp	r4, #0
 8012012:	d0da      	beq.n	8011fca <sniprintf+0x16>
 8012014:	9b02      	ldr	r3, [sp, #8]
 8012016:	2200      	movs	r2, #0
 8012018:	701a      	strb	r2, [r3, #0]
 801201a:	e7d6      	b.n	8011fca <sniprintf+0x16>
 801201c:	20000018 	.word	0x20000018

08012020 <siscanf>:
 8012020:	b40e      	push	{r1, r2, r3}
 8012022:	b570      	push	{r4, r5, r6, lr}
 8012024:	b09d      	sub	sp, #116	@ 0x74
 8012026:	ac21      	add	r4, sp, #132	@ 0x84
 8012028:	2500      	movs	r5, #0
 801202a:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801202e:	f854 6b04 	ldr.w	r6, [r4], #4
 8012032:	f8ad 2014 	strh.w	r2, [sp, #20]
 8012036:	951b      	str	r5, [sp, #108]	@ 0x6c
 8012038:	9002      	str	r0, [sp, #8]
 801203a:	9006      	str	r0, [sp, #24]
 801203c:	f7fa f948 	bl	800c2d0 <strlen>
 8012040:	4b0b      	ldr	r3, [pc, #44]	@ (8012070 <siscanf+0x50>)
 8012042:	9003      	str	r0, [sp, #12]
 8012044:	9007      	str	r0, [sp, #28]
 8012046:	480b      	ldr	r0, [pc, #44]	@ (8012074 <siscanf+0x54>)
 8012048:	930b      	str	r3, [sp, #44]	@ 0x2c
 801204a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801204e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8012052:	4632      	mov	r2, r6
 8012054:	4623      	mov	r3, r4
 8012056:	a902      	add	r1, sp, #8
 8012058:	6800      	ldr	r0, [r0, #0]
 801205a:	950f      	str	r5, [sp, #60]	@ 0x3c
 801205c:	9514      	str	r5, [sp, #80]	@ 0x50
 801205e:	9401      	str	r4, [sp, #4]
 8012060:	f001 fe02 	bl	8013c68 <__ssvfiscanf_r>
 8012064:	b01d      	add	sp, #116	@ 0x74
 8012066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801206a:	b003      	add	sp, #12
 801206c:	4770      	bx	lr
 801206e:	bf00      	nop
 8012070:	0801209b 	.word	0x0801209b
 8012074:	20000018 	.word	0x20000018

08012078 <__sread>:
 8012078:	b510      	push	{r4, lr}
 801207a:	460c      	mov	r4, r1
 801207c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012080:	f000 f8ee 	bl	8012260 <_read_r>
 8012084:	2800      	cmp	r0, #0
 8012086:	bfab      	itete	ge
 8012088:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801208a:	89a3      	ldrhlt	r3, [r4, #12]
 801208c:	181b      	addge	r3, r3, r0
 801208e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012092:	bfac      	ite	ge
 8012094:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012096:	81a3      	strhlt	r3, [r4, #12]
 8012098:	bd10      	pop	{r4, pc}

0801209a <__seofread>:
 801209a:	2000      	movs	r0, #0
 801209c:	4770      	bx	lr

0801209e <__swrite>:
 801209e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80120a2:	461f      	mov	r7, r3
 80120a4:	898b      	ldrh	r3, [r1, #12]
 80120a6:	05db      	lsls	r3, r3, #23
 80120a8:	4605      	mov	r5, r0
 80120aa:	460c      	mov	r4, r1
 80120ac:	4616      	mov	r6, r2
 80120ae:	d505      	bpl.n	80120bc <__swrite+0x1e>
 80120b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120b4:	2302      	movs	r3, #2
 80120b6:	2200      	movs	r2, #0
 80120b8:	f000 f8c0 	bl	801223c <_lseek_r>
 80120bc:	89a3      	ldrh	r3, [r4, #12]
 80120be:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80120c2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80120c6:	81a3      	strh	r3, [r4, #12]
 80120c8:	4632      	mov	r2, r6
 80120ca:	463b      	mov	r3, r7
 80120cc:	4628      	mov	r0, r5
 80120ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80120d2:	f000 b8d7 	b.w	8012284 <_write_r>

080120d6 <__sseek>:
 80120d6:	b510      	push	{r4, lr}
 80120d8:	460c      	mov	r4, r1
 80120da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120de:	f000 f8ad 	bl	801223c <_lseek_r>
 80120e2:	1c43      	adds	r3, r0, #1
 80120e4:	89a3      	ldrh	r3, [r4, #12]
 80120e6:	bf15      	itete	ne
 80120e8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80120ea:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80120ee:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80120f2:	81a3      	strheq	r3, [r4, #12]
 80120f4:	bf18      	it	ne
 80120f6:	81a3      	strhne	r3, [r4, #12]
 80120f8:	bd10      	pop	{r4, pc}

080120fa <__sclose>:
 80120fa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80120fe:	f000 b88d 	b.w	801221c <_close_r>

08012102 <memset>:
 8012102:	4402      	add	r2, r0
 8012104:	4603      	mov	r3, r0
 8012106:	4293      	cmp	r3, r2
 8012108:	d100      	bne.n	801210c <memset+0xa>
 801210a:	4770      	bx	lr
 801210c:	f803 1b01 	strb.w	r1, [r3], #1
 8012110:	e7f9      	b.n	8012106 <memset+0x4>

08012112 <strncmp>:
 8012112:	b510      	push	{r4, lr}
 8012114:	b16a      	cbz	r2, 8012132 <strncmp+0x20>
 8012116:	3901      	subs	r1, #1
 8012118:	1884      	adds	r4, r0, r2
 801211a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801211e:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012122:	429a      	cmp	r2, r3
 8012124:	d103      	bne.n	801212e <strncmp+0x1c>
 8012126:	42a0      	cmp	r0, r4
 8012128:	d001      	beq.n	801212e <strncmp+0x1c>
 801212a:	2a00      	cmp	r2, #0
 801212c:	d1f5      	bne.n	801211a <strncmp+0x8>
 801212e:	1ad0      	subs	r0, r2, r3
 8012130:	bd10      	pop	{r4, pc}
 8012132:	4610      	mov	r0, r2
 8012134:	e7fc      	b.n	8012130 <strncmp+0x1e>

08012136 <strncpy>:
 8012136:	b510      	push	{r4, lr}
 8012138:	3901      	subs	r1, #1
 801213a:	4603      	mov	r3, r0
 801213c:	b132      	cbz	r2, 801214c <strncpy+0x16>
 801213e:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8012142:	f803 4b01 	strb.w	r4, [r3], #1
 8012146:	3a01      	subs	r2, #1
 8012148:	2c00      	cmp	r4, #0
 801214a:	d1f7      	bne.n	801213c <strncpy+0x6>
 801214c:	441a      	add	r2, r3
 801214e:	2100      	movs	r1, #0
 8012150:	4293      	cmp	r3, r2
 8012152:	d100      	bne.n	8012156 <strncpy+0x20>
 8012154:	bd10      	pop	{r4, pc}
 8012156:	f803 1b01 	strb.w	r1, [r3], #1
 801215a:	e7f9      	b.n	8012150 <strncpy+0x1a>

0801215c <strtok>:
 801215c:	4b16      	ldr	r3, [pc, #88]	@ (80121b8 <strtok+0x5c>)
 801215e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012162:	681f      	ldr	r7, [r3, #0]
 8012164:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8012166:	4605      	mov	r5, r0
 8012168:	460e      	mov	r6, r1
 801216a:	b9ec      	cbnz	r4, 80121a8 <strtok+0x4c>
 801216c:	2050      	movs	r0, #80	@ 0x50
 801216e:	f000 ff99 	bl	80130a4 <malloc>
 8012172:	4602      	mov	r2, r0
 8012174:	6478      	str	r0, [r7, #68]	@ 0x44
 8012176:	b920      	cbnz	r0, 8012182 <strtok+0x26>
 8012178:	4b10      	ldr	r3, [pc, #64]	@ (80121bc <strtok+0x60>)
 801217a:	4811      	ldr	r0, [pc, #68]	@ (80121c0 <strtok+0x64>)
 801217c:	215b      	movs	r1, #91	@ 0x5b
 801217e:	f000 f8cf 	bl	8012320 <__assert_func>
 8012182:	e9c0 4400 	strd	r4, r4, [r0]
 8012186:	e9c0 4402 	strd	r4, r4, [r0, #8]
 801218a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801218e:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8012192:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8012196:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 801219a:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801219e:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 80121a2:	6184      	str	r4, [r0, #24]
 80121a4:	7704      	strb	r4, [r0, #28]
 80121a6:	6244      	str	r4, [r0, #36]	@ 0x24
 80121a8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80121aa:	4631      	mov	r1, r6
 80121ac:	4628      	mov	r0, r5
 80121ae:	2301      	movs	r3, #1
 80121b0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80121b4:	f000 b806 	b.w	80121c4 <__strtok_r>
 80121b8:	20000018 	.word	0x20000018
 80121bc:	080156f5 	.word	0x080156f5
 80121c0:	0801570c 	.word	0x0801570c

080121c4 <__strtok_r>:
 80121c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80121c6:	4604      	mov	r4, r0
 80121c8:	b908      	cbnz	r0, 80121ce <__strtok_r+0xa>
 80121ca:	6814      	ldr	r4, [r2, #0]
 80121cc:	b144      	cbz	r4, 80121e0 <__strtok_r+0x1c>
 80121ce:	4620      	mov	r0, r4
 80121d0:	f814 5b01 	ldrb.w	r5, [r4], #1
 80121d4:	460f      	mov	r7, r1
 80121d6:	f817 6b01 	ldrb.w	r6, [r7], #1
 80121da:	b91e      	cbnz	r6, 80121e4 <__strtok_r+0x20>
 80121dc:	b965      	cbnz	r5, 80121f8 <__strtok_r+0x34>
 80121de:	6015      	str	r5, [r2, #0]
 80121e0:	2000      	movs	r0, #0
 80121e2:	e005      	b.n	80121f0 <__strtok_r+0x2c>
 80121e4:	42b5      	cmp	r5, r6
 80121e6:	d1f6      	bne.n	80121d6 <__strtok_r+0x12>
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d1f0      	bne.n	80121ce <__strtok_r+0xa>
 80121ec:	6014      	str	r4, [r2, #0]
 80121ee:	7003      	strb	r3, [r0, #0]
 80121f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80121f2:	461c      	mov	r4, r3
 80121f4:	e00c      	b.n	8012210 <__strtok_r+0x4c>
 80121f6:	b91d      	cbnz	r5, 8012200 <__strtok_r+0x3c>
 80121f8:	4627      	mov	r7, r4
 80121fa:	f814 3b01 	ldrb.w	r3, [r4], #1
 80121fe:	460e      	mov	r6, r1
 8012200:	f816 5b01 	ldrb.w	r5, [r6], #1
 8012204:	42ab      	cmp	r3, r5
 8012206:	d1f6      	bne.n	80121f6 <__strtok_r+0x32>
 8012208:	2b00      	cmp	r3, #0
 801220a:	d0f2      	beq.n	80121f2 <__strtok_r+0x2e>
 801220c:	2300      	movs	r3, #0
 801220e:	703b      	strb	r3, [r7, #0]
 8012210:	6014      	str	r4, [r2, #0]
 8012212:	e7ed      	b.n	80121f0 <__strtok_r+0x2c>

08012214 <_localeconv_r>:
 8012214:	4800      	ldr	r0, [pc, #0]	@ (8012218 <_localeconv_r+0x4>)
 8012216:	4770      	bx	lr
 8012218:	20000158 	.word	0x20000158

0801221c <_close_r>:
 801221c:	b538      	push	{r3, r4, r5, lr}
 801221e:	4d06      	ldr	r5, [pc, #24]	@ (8012238 <_close_r+0x1c>)
 8012220:	2300      	movs	r3, #0
 8012222:	4604      	mov	r4, r0
 8012224:	4608      	mov	r0, r1
 8012226:	602b      	str	r3, [r5, #0]
 8012228:	f7fc f8b4 	bl	800e394 <_close>
 801222c:	1c43      	adds	r3, r0, #1
 801222e:	d102      	bne.n	8012236 <_close_r+0x1a>
 8012230:	682b      	ldr	r3, [r5, #0]
 8012232:	b103      	cbz	r3, 8012236 <_close_r+0x1a>
 8012234:	6023      	str	r3, [r4, #0]
 8012236:	bd38      	pop	{r3, r4, r5, pc}
 8012238:	200043f0 	.word	0x200043f0

0801223c <_lseek_r>:
 801223c:	b538      	push	{r3, r4, r5, lr}
 801223e:	4d07      	ldr	r5, [pc, #28]	@ (801225c <_lseek_r+0x20>)
 8012240:	4604      	mov	r4, r0
 8012242:	4608      	mov	r0, r1
 8012244:	4611      	mov	r1, r2
 8012246:	2200      	movs	r2, #0
 8012248:	602a      	str	r2, [r5, #0]
 801224a:	461a      	mov	r2, r3
 801224c:	f7fc f8c9 	bl	800e3e2 <_lseek>
 8012250:	1c43      	adds	r3, r0, #1
 8012252:	d102      	bne.n	801225a <_lseek_r+0x1e>
 8012254:	682b      	ldr	r3, [r5, #0]
 8012256:	b103      	cbz	r3, 801225a <_lseek_r+0x1e>
 8012258:	6023      	str	r3, [r4, #0]
 801225a:	bd38      	pop	{r3, r4, r5, pc}
 801225c:	200043f0 	.word	0x200043f0

08012260 <_read_r>:
 8012260:	b538      	push	{r3, r4, r5, lr}
 8012262:	4d07      	ldr	r5, [pc, #28]	@ (8012280 <_read_r+0x20>)
 8012264:	4604      	mov	r4, r0
 8012266:	4608      	mov	r0, r1
 8012268:	4611      	mov	r1, r2
 801226a:	2200      	movs	r2, #0
 801226c:	602a      	str	r2, [r5, #0]
 801226e:	461a      	mov	r2, r3
 8012270:	f7fc f857 	bl	800e322 <_read>
 8012274:	1c43      	adds	r3, r0, #1
 8012276:	d102      	bne.n	801227e <_read_r+0x1e>
 8012278:	682b      	ldr	r3, [r5, #0]
 801227a:	b103      	cbz	r3, 801227e <_read_r+0x1e>
 801227c:	6023      	str	r3, [r4, #0]
 801227e:	bd38      	pop	{r3, r4, r5, pc}
 8012280:	200043f0 	.word	0x200043f0

08012284 <_write_r>:
 8012284:	b538      	push	{r3, r4, r5, lr}
 8012286:	4d07      	ldr	r5, [pc, #28]	@ (80122a4 <_write_r+0x20>)
 8012288:	4604      	mov	r4, r0
 801228a:	4608      	mov	r0, r1
 801228c:	4611      	mov	r1, r2
 801228e:	2200      	movs	r2, #0
 8012290:	602a      	str	r2, [r5, #0]
 8012292:	461a      	mov	r2, r3
 8012294:	f7fc f862 	bl	800e35c <_write>
 8012298:	1c43      	adds	r3, r0, #1
 801229a:	d102      	bne.n	80122a2 <_write_r+0x1e>
 801229c:	682b      	ldr	r3, [r5, #0]
 801229e:	b103      	cbz	r3, 80122a2 <_write_r+0x1e>
 80122a0:	6023      	str	r3, [r4, #0]
 80122a2:	bd38      	pop	{r3, r4, r5, pc}
 80122a4:	200043f0 	.word	0x200043f0

080122a8 <__errno>:
 80122a8:	4b01      	ldr	r3, [pc, #4]	@ (80122b0 <__errno+0x8>)
 80122aa:	6818      	ldr	r0, [r3, #0]
 80122ac:	4770      	bx	lr
 80122ae:	bf00      	nop
 80122b0:	20000018 	.word	0x20000018

080122b4 <__libc_init_array>:
 80122b4:	b570      	push	{r4, r5, r6, lr}
 80122b6:	4d0d      	ldr	r5, [pc, #52]	@ (80122ec <__libc_init_array+0x38>)
 80122b8:	4c0d      	ldr	r4, [pc, #52]	@ (80122f0 <__libc_init_array+0x3c>)
 80122ba:	1b64      	subs	r4, r4, r5
 80122bc:	10a4      	asrs	r4, r4, #2
 80122be:	2600      	movs	r6, #0
 80122c0:	42a6      	cmp	r6, r4
 80122c2:	d109      	bne.n	80122d8 <__libc_init_array+0x24>
 80122c4:	4d0b      	ldr	r5, [pc, #44]	@ (80122f4 <__libc_init_array+0x40>)
 80122c6:	4c0c      	ldr	r4, [pc, #48]	@ (80122f8 <__libc_init_array+0x44>)
 80122c8:	f002 fcea 	bl	8014ca0 <_init>
 80122cc:	1b64      	subs	r4, r4, r5
 80122ce:	10a4      	asrs	r4, r4, #2
 80122d0:	2600      	movs	r6, #0
 80122d2:	42a6      	cmp	r6, r4
 80122d4:	d105      	bne.n	80122e2 <__libc_init_array+0x2e>
 80122d6:	bd70      	pop	{r4, r5, r6, pc}
 80122d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80122dc:	4798      	blx	r3
 80122de:	3601      	adds	r6, #1
 80122e0:	e7ee      	b.n	80122c0 <__libc_init_array+0xc>
 80122e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80122e6:	4798      	blx	r3
 80122e8:	3601      	adds	r6, #1
 80122ea:	e7f2      	b.n	80122d2 <__libc_init_array+0x1e>
 80122ec:	08015ab4 	.word	0x08015ab4
 80122f0:	08015ab4 	.word	0x08015ab4
 80122f4:	08015ab4 	.word	0x08015ab4
 80122f8:	08015ab8 	.word	0x08015ab8

080122fc <__retarget_lock_init_recursive>:
 80122fc:	4770      	bx	lr

080122fe <__retarget_lock_acquire_recursive>:
 80122fe:	4770      	bx	lr

08012300 <__retarget_lock_release_recursive>:
 8012300:	4770      	bx	lr

08012302 <memcpy>:
 8012302:	440a      	add	r2, r1
 8012304:	4291      	cmp	r1, r2
 8012306:	f100 33ff 	add.w	r3, r0, #4294967295
 801230a:	d100      	bne.n	801230e <memcpy+0xc>
 801230c:	4770      	bx	lr
 801230e:	b510      	push	{r4, lr}
 8012310:	f811 4b01 	ldrb.w	r4, [r1], #1
 8012314:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012318:	4291      	cmp	r1, r2
 801231a:	d1f9      	bne.n	8012310 <memcpy+0xe>
 801231c:	bd10      	pop	{r4, pc}
	...

08012320 <__assert_func>:
 8012320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8012322:	4614      	mov	r4, r2
 8012324:	461a      	mov	r2, r3
 8012326:	4b09      	ldr	r3, [pc, #36]	@ (801234c <__assert_func+0x2c>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	4605      	mov	r5, r0
 801232c:	68d8      	ldr	r0, [r3, #12]
 801232e:	b14c      	cbz	r4, 8012344 <__assert_func+0x24>
 8012330:	4b07      	ldr	r3, [pc, #28]	@ (8012350 <__assert_func+0x30>)
 8012332:	9100      	str	r1, [sp, #0]
 8012334:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012338:	4906      	ldr	r1, [pc, #24]	@ (8012354 <__assert_func+0x34>)
 801233a:	462b      	mov	r3, r5
 801233c:	f002 f946 	bl	80145cc <fiprintf>
 8012340:	f002 fa88 	bl	8014854 <abort>
 8012344:	4b04      	ldr	r3, [pc, #16]	@ (8012358 <__assert_func+0x38>)
 8012346:	461c      	mov	r4, r3
 8012348:	e7f3      	b.n	8012332 <__assert_func+0x12>
 801234a:	bf00      	nop
 801234c:	20000018 	.word	0x20000018
 8012350:	08015766 	.word	0x08015766
 8012354:	08015773 	.word	0x08015773
 8012358:	080157a1 	.word	0x080157a1

0801235c <quorem>:
 801235c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012360:	6903      	ldr	r3, [r0, #16]
 8012362:	690c      	ldr	r4, [r1, #16]
 8012364:	42a3      	cmp	r3, r4
 8012366:	4607      	mov	r7, r0
 8012368:	db7e      	blt.n	8012468 <quorem+0x10c>
 801236a:	3c01      	subs	r4, #1
 801236c:	f101 0814 	add.w	r8, r1, #20
 8012370:	00a3      	lsls	r3, r4, #2
 8012372:	f100 0514 	add.w	r5, r0, #20
 8012376:	9300      	str	r3, [sp, #0]
 8012378:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801237c:	9301      	str	r3, [sp, #4]
 801237e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012382:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012386:	3301      	adds	r3, #1
 8012388:	429a      	cmp	r2, r3
 801238a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801238e:	fbb2 f6f3 	udiv	r6, r2, r3
 8012392:	d32e      	bcc.n	80123f2 <quorem+0x96>
 8012394:	f04f 0a00 	mov.w	sl, #0
 8012398:	46c4      	mov	ip, r8
 801239a:	46ae      	mov	lr, r5
 801239c:	46d3      	mov	fp, sl
 801239e:	f85c 3b04 	ldr.w	r3, [ip], #4
 80123a2:	b298      	uxth	r0, r3
 80123a4:	fb06 a000 	mla	r0, r6, r0, sl
 80123a8:	0c02      	lsrs	r2, r0, #16
 80123aa:	0c1b      	lsrs	r3, r3, #16
 80123ac:	fb06 2303 	mla	r3, r6, r3, r2
 80123b0:	f8de 2000 	ldr.w	r2, [lr]
 80123b4:	b280      	uxth	r0, r0
 80123b6:	b292      	uxth	r2, r2
 80123b8:	1a12      	subs	r2, r2, r0
 80123ba:	445a      	add	r2, fp
 80123bc:	f8de 0000 	ldr.w	r0, [lr]
 80123c0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80123c4:	b29b      	uxth	r3, r3
 80123c6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80123ca:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80123ce:	b292      	uxth	r2, r2
 80123d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80123d4:	45e1      	cmp	r9, ip
 80123d6:	f84e 2b04 	str.w	r2, [lr], #4
 80123da:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80123de:	d2de      	bcs.n	801239e <quorem+0x42>
 80123e0:	9b00      	ldr	r3, [sp, #0]
 80123e2:	58eb      	ldr	r3, [r5, r3]
 80123e4:	b92b      	cbnz	r3, 80123f2 <quorem+0x96>
 80123e6:	9b01      	ldr	r3, [sp, #4]
 80123e8:	3b04      	subs	r3, #4
 80123ea:	429d      	cmp	r5, r3
 80123ec:	461a      	mov	r2, r3
 80123ee:	d32f      	bcc.n	8012450 <quorem+0xf4>
 80123f0:	613c      	str	r4, [r7, #16]
 80123f2:	4638      	mov	r0, r7
 80123f4:	f001 f97e 	bl	80136f4 <__mcmp>
 80123f8:	2800      	cmp	r0, #0
 80123fa:	db25      	blt.n	8012448 <quorem+0xec>
 80123fc:	4629      	mov	r1, r5
 80123fe:	2000      	movs	r0, #0
 8012400:	f858 2b04 	ldr.w	r2, [r8], #4
 8012404:	f8d1 c000 	ldr.w	ip, [r1]
 8012408:	fa1f fe82 	uxth.w	lr, r2
 801240c:	fa1f f38c 	uxth.w	r3, ip
 8012410:	eba3 030e 	sub.w	r3, r3, lr
 8012414:	4403      	add	r3, r0
 8012416:	0c12      	lsrs	r2, r2, #16
 8012418:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801241c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012420:	b29b      	uxth	r3, r3
 8012422:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8012426:	45c1      	cmp	r9, r8
 8012428:	f841 3b04 	str.w	r3, [r1], #4
 801242c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012430:	d2e6      	bcs.n	8012400 <quorem+0xa4>
 8012432:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012436:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801243a:	b922      	cbnz	r2, 8012446 <quorem+0xea>
 801243c:	3b04      	subs	r3, #4
 801243e:	429d      	cmp	r5, r3
 8012440:	461a      	mov	r2, r3
 8012442:	d30b      	bcc.n	801245c <quorem+0x100>
 8012444:	613c      	str	r4, [r7, #16]
 8012446:	3601      	adds	r6, #1
 8012448:	4630      	mov	r0, r6
 801244a:	b003      	add	sp, #12
 801244c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012450:	6812      	ldr	r2, [r2, #0]
 8012452:	3b04      	subs	r3, #4
 8012454:	2a00      	cmp	r2, #0
 8012456:	d1cb      	bne.n	80123f0 <quorem+0x94>
 8012458:	3c01      	subs	r4, #1
 801245a:	e7c6      	b.n	80123ea <quorem+0x8e>
 801245c:	6812      	ldr	r2, [r2, #0]
 801245e:	3b04      	subs	r3, #4
 8012460:	2a00      	cmp	r2, #0
 8012462:	d1ef      	bne.n	8012444 <quorem+0xe8>
 8012464:	3c01      	subs	r4, #1
 8012466:	e7ea      	b.n	801243e <quorem+0xe2>
 8012468:	2000      	movs	r0, #0
 801246a:	e7ee      	b.n	801244a <quorem+0xee>
 801246c:	0000      	movs	r0, r0
	...

08012470 <_dtoa_r>:
 8012470:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012474:	69c7      	ldr	r7, [r0, #28]
 8012476:	b097      	sub	sp, #92	@ 0x5c
 8012478:	ed8d 0b04 	vstr	d0, [sp, #16]
 801247c:	ec55 4b10 	vmov	r4, r5, d0
 8012480:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012482:	9107      	str	r1, [sp, #28]
 8012484:	4681      	mov	r9, r0
 8012486:	920c      	str	r2, [sp, #48]	@ 0x30
 8012488:	9311      	str	r3, [sp, #68]	@ 0x44
 801248a:	b97f      	cbnz	r7, 80124ac <_dtoa_r+0x3c>
 801248c:	2010      	movs	r0, #16
 801248e:	f000 fe09 	bl	80130a4 <malloc>
 8012492:	4602      	mov	r2, r0
 8012494:	f8c9 001c 	str.w	r0, [r9, #28]
 8012498:	b920      	cbnz	r0, 80124a4 <_dtoa_r+0x34>
 801249a:	4ba9      	ldr	r3, [pc, #676]	@ (8012740 <_dtoa_r+0x2d0>)
 801249c:	21ef      	movs	r1, #239	@ 0xef
 801249e:	48a9      	ldr	r0, [pc, #676]	@ (8012744 <_dtoa_r+0x2d4>)
 80124a0:	f7ff ff3e 	bl	8012320 <__assert_func>
 80124a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80124a8:	6007      	str	r7, [r0, #0]
 80124aa:	60c7      	str	r7, [r0, #12]
 80124ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80124b0:	6819      	ldr	r1, [r3, #0]
 80124b2:	b159      	cbz	r1, 80124cc <_dtoa_r+0x5c>
 80124b4:	685a      	ldr	r2, [r3, #4]
 80124b6:	604a      	str	r2, [r1, #4]
 80124b8:	2301      	movs	r3, #1
 80124ba:	4093      	lsls	r3, r2
 80124bc:	608b      	str	r3, [r1, #8]
 80124be:	4648      	mov	r0, r9
 80124c0:	f000 fee6 	bl	8013290 <_Bfree>
 80124c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80124c8:	2200      	movs	r2, #0
 80124ca:	601a      	str	r2, [r3, #0]
 80124cc:	1e2b      	subs	r3, r5, #0
 80124ce:	bfb9      	ittee	lt
 80124d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80124d4:	9305      	strlt	r3, [sp, #20]
 80124d6:	2300      	movge	r3, #0
 80124d8:	6033      	strge	r3, [r6, #0]
 80124da:	9f05      	ldr	r7, [sp, #20]
 80124dc:	4b9a      	ldr	r3, [pc, #616]	@ (8012748 <_dtoa_r+0x2d8>)
 80124de:	bfbc      	itt	lt
 80124e0:	2201      	movlt	r2, #1
 80124e2:	6032      	strlt	r2, [r6, #0]
 80124e4:	43bb      	bics	r3, r7
 80124e6:	d112      	bne.n	801250e <_dtoa_r+0x9e>
 80124e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80124ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80124ee:	6013      	str	r3, [r2, #0]
 80124f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80124f4:	4323      	orrs	r3, r4
 80124f6:	f000 855a 	beq.w	8012fae <_dtoa_r+0xb3e>
 80124fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80124fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801275c <_dtoa_r+0x2ec>
 8012500:	2b00      	cmp	r3, #0
 8012502:	f000 855c 	beq.w	8012fbe <_dtoa_r+0xb4e>
 8012506:	f10a 0303 	add.w	r3, sl, #3
 801250a:	f000 bd56 	b.w	8012fba <_dtoa_r+0xb4a>
 801250e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8012512:	2200      	movs	r2, #0
 8012514:	ec51 0b17 	vmov	r0, r1, d7
 8012518:	2300      	movs	r3, #0
 801251a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801251e:	f7fa fb03 	bl	800cb28 <__aeabi_dcmpeq>
 8012522:	4680      	mov	r8, r0
 8012524:	b158      	cbz	r0, 801253e <_dtoa_r+0xce>
 8012526:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012528:	2301      	movs	r3, #1
 801252a:	6013      	str	r3, [r2, #0]
 801252c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801252e:	b113      	cbz	r3, 8012536 <_dtoa_r+0xc6>
 8012530:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012532:	4b86      	ldr	r3, [pc, #536]	@ (801274c <_dtoa_r+0x2dc>)
 8012534:	6013      	str	r3, [r2, #0]
 8012536:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012760 <_dtoa_r+0x2f0>
 801253a:	f000 bd40 	b.w	8012fbe <_dtoa_r+0xb4e>
 801253e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012542:	aa14      	add	r2, sp, #80	@ 0x50
 8012544:	a915      	add	r1, sp, #84	@ 0x54
 8012546:	4648      	mov	r0, r9
 8012548:	f001 f984 	bl	8013854 <__d2b>
 801254c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012550:	9002      	str	r0, [sp, #8]
 8012552:	2e00      	cmp	r6, #0
 8012554:	d078      	beq.n	8012648 <_dtoa_r+0x1d8>
 8012556:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012558:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801255c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012560:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012564:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012568:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801256c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012570:	4619      	mov	r1, r3
 8012572:	2200      	movs	r2, #0
 8012574:	4b76      	ldr	r3, [pc, #472]	@ (8012750 <_dtoa_r+0x2e0>)
 8012576:	f7f9 feb7 	bl	800c2e8 <__aeabi_dsub>
 801257a:	a36b      	add	r3, pc, #428	@ (adr r3, 8012728 <_dtoa_r+0x2b8>)
 801257c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012580:	f7fa f86a 	bl	800c658 <__aeabi_dmul>
 8012584:	a36a      	add	r3, pc, #424	@ (adr r3, 8012730 <_dtoa_r+0x2c0>)
 8012586:	e9d3 2300 	ldrd	r2, r3, [r3]
 801258a:	f7f9 feaf 	bl	800c2ec <__adddf3>
 801258e:	4604      	mov	r4, r0
 8012590:	4630      	mov	r0, r6
 8012592:	460d      	mov	r5, r1
 8012594:	f7f9 fff6 	bl	800c584 <__aeabi_i2d>
 8012598:	a367      	add	r3, pc, #412	@ (adr r3, 8012738 <_dtoa_r+0x2c8>)
 801259a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801259e:	f7fa f85b 	bl	800c658 <__aeabi_dmul>
 80125a2:	4602      	mov	r2, r0
 80125a4:	460b      	mov	r3, r1
 80125a6:	4620      	mov	r0, r4
 80125a8:	4629      	mov	r1, r5
 80125aa:	f7f9 fe9f 	bl	800c2ec <__adddf3>
 80125ae:	4604      	mov	r4, r0
 80125b0:	460d      	mov	r5, r1
 80125b2:	f7fa fb01 	bl	800cbb8 <__aeabi_d2iz>
 80125b6:	2200      	movs	r2, #0
 80125b8:	4607      	mov	r7, r0
 80125ba:	2300      	movs	r3, #0
 80125bc:	4620      	mov	r0, r4
 80125be:	4629      	mov	r1, r5
 80125c0:	f7fa fabc 	bl	800cb3c <__aeabi_dcmplt>
 80125c4:	b140      	cbz	r0, 80125d8 <_dtoa_r+0x168>
 80125c6:	4638      	mov	r0, r7
 80125c8:	f7f9 ffdc 	bl	800c584 <__aeabi_i2d>
 80125cc:	4622      	mov	r2, r4
 80125ce:	462b      	mov	r3, r5
 80125d0:	f7fa faaa 	bl	800cb28 <__aeabi_dcmpeq>
 80125d4:	b900      	cbnz	r0, 80125d8 <_dtoa_r+0x168>
 80125d6:	3f01      	subs	r7, #1
 80125d8:	2f16      	cmp	r7, #22
 80125da:	d852      	bhi.n	8012682 <_dtoa_r+0x212>
 80125dc:	4b5d      	ldr	r3, [pc, #372]	@ (8012754 <_dtoa_r+0x2e4>)
 80125de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80125e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80125ea:	f7fa faa7 	bl	800cb3c <__aeabi_dcmplt>
 80125ee:	2800      	cmp	r0, #0
 80125f0:	d049      	beq.n	8012686 <_dtoa_r+0x216>
 80125f2:	3f01      	subs	r7, #1
 80125f4:	2300      	movs	r3, #0
 80125f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80125f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80125fa:	1b9b      	subs	r3, r3, r6
 80125fc:	1e5a      	subs	r2, r3, #1
 80125fe:	bf45      	ittet	mi
 8012600:	f1c3 0301 	rsbmi	r3, r3, #1
 8012604:	9300      	strmi	r3, [sp, #0]
 8012606:	2300      	movpl	r3, #0
 8012608:	2300      	movmi	r3, #0
 801260a:	9206      	str	r2, [sp, #24]
 801260c:	bf54      	ite	pl
 801260e:	9300      	strpl	r3, [sp, #0]
 8012610:	9306      	strmi	r3, [sp, #24]
 8012612:	2f00      	cmp	r7, #0
 8012614:	db39      	blt.n	801268a <_dtoa_r+0x21a>
 8012616:	9b06      	ldr	r3, [sp, #24]
 8012618:	970d      	str	r7, [sp, #52]	@ 0x34
 801261a:	443b      	add	r3, r7
 801261c:	9306      	str	r3, [sp, #24]
 801261e:	2300      	movs	r3, #0
 8012620:	9308      	str	r3, [sp, #32]
 8012622:	9b07      	ldr	r3, [sp, #28]
 8012624:	2b09      	cmp	r3, #9
 8012626:	d863      	bhi.n	80126f0 <_dtoa_r+0x280>
 8012628:	2b05      	cmp	r3, #5
 801262a:	bfc4      	itt	gt
 801262c:	3b04      	subgt	r3, #4
 801262e:	9307      	strgt	r3, [sp, #28]
 8012630:	9b07      	ldr	r3, [sp, #28]
 8012632:	f1a3 0302 	sub.w	r3, r3, #2
 8012636:	bfcc      	ite	gt
 8012638:	2400      	movgt	r4, #0
 801263a:	2401      	movle	r4, #1
 801263c:	2b03      	cmp	r3, #3
 801263e:	d863      	bhi.n	8012708 <_dtoa_r+0x298>
 8012640:	e8df f003 	tbb	[pc, r3]
 8012644:	2b375452 	.word	0x2b375452
 8012648:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801264c:	441e      	add	r6, r3
 801264e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012652:	2b20      	cmp	r3, #32
 8012654:	bfc1      	itttt	gt
 8012656:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801265a:	409f      	lslgt	r7, r3
 801265c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012660:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012664:	bfd6      	itet	le
 8012666:	f1c3 0320 	rsble	r3, r3, #32
 801266a:	ea47 0003 	orrgt.w	r0, r7, r3
 801266e:	fa04 f003 	lslle.w	r0, r4, r3
 8012672:	f7f9 ff77 	bl	800c564 <__aeabi_ui2d>
 8012676:	2201      	movs	r2, #1
 8012678:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801267c:	3e01      	subs	r6, #1
 801267e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012680:	e776      	b.n	8012570 <_dtoa_r+0x100>
 8012682:	2301      	movs	r3, #1
 8012684:	e7b7      	b.n	80125f6 <_dtoa_r+0x186>
 8012686:	9010      	str	r0, [sp, #64]	@ 0x40
 8012688:	e7b6      	b.n	80125f8 <_dtoa_r+0x188>
 801268a:	9b00      	ldr	r3, [sp, #0]
 801268c:	1bdb      	subs	r3, r3, r7
 801268e:	9300      	str	r3, [sp, #0]
 8012690:	427b      	negs	r3, r7
 8012692:	9308      	str	r3, [sp, #32]
 8012694:	2300      	movs	r3, #0
 8012696:	930d      	str	r3, [sp, #52]	@ 0x34
 8012698:	e7c3      	b.n	8012622 <_dtoa_r+0x1b2>
 801269a:	2301      	movs	r3, #1
 801269c:	9309      	str	r3, [sp, #36]	@ 0x24
 801269e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126a0:	eb07 0b03 	add.w	fp, r7, r3
 80126a4:	f10b 0301 	add.w	r3, fp, #1
 80126a8:	2b01      	cmp	r3, #1
 80126aa:	9303      	str	r3, [sp, #12]
 80126ac:	bfb8      	it	lt
 80126ae:	2301      	movlt	r3, #1
 80126b0:	e006      	b.n	80126c0 <_dtoa_r+0x250>
 80126b2:	2301      	movs	r3, #1
 80126b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80126b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	dd28      	ble.n	801270e <_dtoa_r+0x29e>
 80126bc:	469b      	mov	fp, r3
 80126be:	9303      	str	r3, [sp, #12]
 80126c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80126c4:	2100      	movs	r1, #0
 80126c6:	2204      	movs	r2, #4
 80126c8:	f102 0514 	add.w	r5, r2, #20
 80126cc:	429d      	cmp	r5, r3
 80126ce:	d926      	bls.n	801271e <_dtoa_r+0x2ae>
 80126d0:	6041      	str	r1, [r0, #4]
 80126d2:	4648      	mov	r0, r9
 80126d4:	f000 fd9c 	bl	8013210 <_Balloc>
 80126d8:	4682      	mov	sl, r0
 80126da:	2800      	cmp	r0, #0
 80126dc:	d142      	bne.n	8012764 <_dtoa_r+0x2f4>
 80126de:	4b1e      	ldr	r3, [pc, #120]	@ (8012758 <_dtoa_r+0x2e8>)
 80126e0:	4602      	mov	r2, r0
 80126e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80126e6:	e6da      	b.n	801249e <_dtoa_r+0x2e>
 80126e8:	2300      	movs	r3, #0
 80126ea:	e7e3      	b.n	80126b4 <_dtoa_r+0x244>
 80126ec:	2300      	movs	r3, #0
 80126ee:	e7d5      	b.n	801269c <_dtoa_r+0x22c>
 80126f0:	2401      	movs	r4, #1
 80126f2:	2300      	movs	r3, #0
 80126f4:	9307      	str	r3, [sp, #28]
 80126f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80126f8:	f04f 3bff 	mov.w	fp, #4294967295
 80126fc:	2200      	movs	r2, #0
 80126fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8012702:	2312      	movs	r3, #18
 8012704:	920c      	str	r2, [sp, #48]	@ 0x30
 8012706:	e7db      	b.n	80126c0 <_dtoa_r+0x250>
 8012708:	2301      	movs	r3, #1
 801270a:	9309      	str	r3, [sp, #36]	@ 0x24
 801270c:	e7f4      	b.n	80126f8 <_dtoa_r+0x288>
 801270e:	f04f 0b01 	mov.w	fp, #1
 8012712:	f8cd b00c 	str.w	fp, [sp, #12]
 8012716:	465b      	mov	r3, fp
 8012718:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801271c:	e7d0      	b.n	80126c0 <_dtoa_r+0x250>
 801271e:	3101      	adds	r1, #1
 8012720:	0052      	lsls	r2, r2, #1
 8012722:	e7d1      	b.n	80126c8 <_dtoa_r+0x258>
 8012724:	f3af 8000 	nop.w
 8012728:	636f4361 	.word	0x636f4361
 801272c:	3fd287a7 	.word	0x3fd287a7
 8012730:	8b60c8b3 	.word	0x8b60c8b3
 8012734:	3fc68a28 	.word	0x3fc68a28
 8012738:	509f79fb 	.word	0x509f79fb
 801273c:	3fd34413 	.word	0x3fd34413
 8012740:	080156f5 	.word	0x080156f5
 8012744:	080157af 	.word	0x080157af
 8012748:	7ff00000 	.word	0x7ff00000
 801274c:	08015899 	.word	0x08015899
 8012750:	3ff80000 	.word	0x3ff80000
 8012754:	080158e0 	.word	0x080158e0
 8012758:	08015807 	.word	0x08015807
 801275c:	080157ab 	.word	0x080157ab
 8012760:	08015898 	.word	0x08015898
 8012764:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012768:	6018      	str	r0, [r3, #0]
 801276a:	9b03      	ldr	r3, [sp, #12]
 801276c:	2b0e      	cmp	r3, #14
 801276e:	f200 80a1 	bhi.w	80128b4 <_dtoa_r+0x444>
 8012772:	2c00      	cmp	r4, #0
 8012774:	f000 809e 	beq.w	80128b4 <_dtoa_r+0x444>
 8012778:	2f00      	cmp	r7, #0
 801277a:	dd33      	ble.n	80127e4 <_dtoa_r+0x374>
 801277c:	4b9c      	ldr	r3, [pc, #624]	@ (80129f0 <_dtoa_r+0x580>)
 801277e:	f007 020f 	and.w	r2, r7, #15
 8012782:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012786:	ed93 7b00 	vldr	d7, [r3]
 801278a:	05f8      	lsls	r0, r7, #23
 801278c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012790:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012794:	d516      	bpl.n	80127c4 <_dtoa_r+0x354>
 8012796:	4b97      	ldr	r3, [pc, #604]	@ (80129f4 <_dtoa_r+0x584>)
 8012798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801279c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80127a0:	f7fa f884 	bl	800c8ac <__aeabi_ddiv>
 80127a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127a8:	f004 040f 	and.w	r4, r4, #15
 80127ac:	2603      	movs	r6, #3
 80127ae:	4d91      	ldr	r5, [pc, #580]	@ (80129f4 <_dtoa_r+0x584>)
 80127b0:	b954      	cbnz	r4, 80127c8 <_dtoa_r+0x358>
 80127b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80127b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127ba:	f7fa f877 	bl	800c8ac <__aeabi_ddiv>
 80127be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127c2:	e028      	b.n	8012816 <_dtoa_r+0x3a6>
 80127c4:	2602      	movs	r6, #2
 80127c6:	e7f2      	b.n	80127ae <_dtoa_r+0x33e>
 80127c8:	07e1      	lsls	r1, r4, #31
 80127ca:	d508      	bpl.n	80127de <_dtoa_r+0x36e>
 80127cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80127d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80127d4:	f7f9 ff40 	bl	800c658 <__aeabi_dmul>
 80127d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80127dc:	3601      	adds	r6, #1
 80127de:	1064      	asrs	r4, r4, #1
 80127e0:	3508      	adds	r5, #8
 80127e2:	e7e5      	b.n	80127b0 <_dtoa_r+0x340>
 80127e4:	f000 80af 	beq.w	8012946 <_dtoa_r+0x4d6>
 80127e8:	427c      	negs	r4, r7
 80127ea:	4b81      	ldr	r3, [pc, #516]	@ (80129f0 <_dtoa_r+0x580>)
 80127ec:	4d81      	ldr	r5, [pc, #516]	@ (80129f4 <_dtoa_r+0x584>)
 80127ee:	f004 020f 	and.w	r2, r4, #15
 80127f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80127f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80127fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80127fe:	f7f9 ff2b 	bl	800c658 <__aeabi_dmul>
 8012802:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012806:	1124      	asrs	r4, r4, #4
 8012808:	2300      	movs	r3, #0
 801280a:	2602      	movs	r6, #2
 801280c:	2c00      	cmp	r4, #0
 801280e:	f040 808f 	bne.w	8012930 <_dtoa_r+0x4c0>
 8012812:	2b00      	cmp	r3, #0
 8012814:	d1d3      	bne.n	80127be <_dtoa_r+0x34e>
 8012816:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012818:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801281c:	2b00      	cmp	r3, #0
 801281e:	f000 8094 	beq.w	801294a <_dtoa_r+0x4da>
 8012822:	4b75      	ldr	r3, [pc, #468]	@ (80129f8 <_dtoa_r+0x588>)
 8012824:	2200      	movs	r2, #0
 8012826:	4620      	mov	r0, r4
 8012828:	4629      	mov	r1, r5
 801282a:	f7fa f987 	bl	800cb3c <__aeabi_dcmplt>
 801282e:	2800      	cmp	r0, #0
 8012830:	f000 808b 	beq.w	801294a <_dtoa_r+0x4da>
 8012834:	9b03      	ldr	r3, [sp, #12]
 8012836:	2b00      	cmp	r3, #0
 8012838:	f000 8087 	beq.w	801294a <_dtoa_r+0x4da>
 801283c:	f1bb 0f00 	cmp.w	fp, #0
 8012840:	dd34      	ble.n	80128ac <_dtoa_r+0x43c>
 8012842:	4620      	mov	r0, r4
 8012844:	4b6d      	ldr	r3, [pc, #436]	@ (80129fc <_dtoa_r+0x58c>)
 8012846:	2200      	movs	r2, #0
 8012848:	4629      	mov	r1, r5
 801284a:	f7f9 ff05 	bl	800c658 <__aeabi_dmul>
 801284e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012852:	f107 38ff 	add.w	r8, r7, #4294967295
 8012856:	3601      	adds	r6, #1
 8012858:	465c      	mov	r4, fp
 801285a:	4630      	mov	r0, r6
 801285c:	f7f9 fe92 	bl	800c584 <__aeabi_i2d>
 8012860:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012864:	f7f9 fef8 	bl	800c658 <__aeabi_dmul>
 8012868:	4b65      	ldr	r3, [pc, #404]	@ (8012a00 <_dtoa_r+0x590>)
 801286a:	2200      	movs	r2, #0
 801286c:	f7f9 fd3e 	bl	800c2ec <__adddf3>
 8012870:	4605      	mov	r5, r0
 8012872:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012876:	2c00      	cmp	r4, #0
 8012878:	d16a      	bne.n	8012950 <_dtoa_r+0x4e0>
 801287a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801287e:	4b61      	ldr	r3, [pc, #388]	@ (8012a04 <_dtoa_r+0x594>)
 8012880:	2200      	movs	r2, #0
 8012882:	f7f9 fd31 	bl	800c2e8 <__aeabi_dsub>
 8012886:	4602      	mov	r2, r0
 8012888:	460b      	mov	r3, r1
 801288a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801288e:	462a      	mov	r2, r5
 8012890:	4633      	mov	r3, r6
 8012892:	f7fa f971 	bl	800cb78 <__aeabi_dcmpgt>
 8012896:	2800      	cmp	r0, #0
 8012898:	f040 8298 	bne.w	8012dcc <_dtoa_r+0x95c>
 801289c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128a0:	462a      	mov	r2, r5
 80128a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80128a6:	f7fa f949 	bl	800cb3c <__aeabi_dcmplt>
 80128aa:	bb38      	cbnz	r0, 80128fc <_dtoa_r+0x48c>
 80128ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80128b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80128b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80128b6:	2b00      	cmp	r3, #0
 80128b8:	f2c0 8157 	blt.w	8012b6a <_dtoa_r+0x6fa>
 80128bc:	2f0e      	cmp	r7, #14
 80128be:	f300 8154 	bgt.w	8012b6a <_dtoa_r+0x6fa>
 80128c2:	4b4b      	ldr	r3, [pc, #300]	@ (80129f0 <_dtoa_r+0x580>)
 80128c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80128c8:	ed93 7b00 	vldr	d7, [r3]
 80128cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	ed8d 7b00 	vstr	d7, [sp]
 80128d4:	f280 80e5 	bge.w	8012aa2 <_dtoa_r+0x632>
 80128d8:	9b03      	ldr	r3, [sp, #12]
 80128da:	2b00      	cmp	r3, #0
 80128dc:	f300 80e1 	bgt.w	8012aa2 <_dtoa_r+0x632>
 80128e0:	d10c      	bne.n	80128fc <_dtoa_r+0x48c>
 80128e2:	4b48      	ldr	r3, [pc, #288]	@ (8012a04 <_dtoa_r+0x594>)
 80128e4:	2200      	movs	r2, #0
 80128e6:	ec51 0b17 	vmov	r0, r1, d7
 80128ea:	f7f9 feb5 	bl	800c658 <__aeabi_dmul>
 80128ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80128f2:	f7fa f937 	bl	800cb64 <__aeabi_dcmpge>
 80128f6:	2800      	cmp	r0, #0
 80128f8:	f000 8266 	beq.w	8012dc8 <_dtoa_r+0x958>
 80128fc:	2400      	movs	r4, #0
 80128fe:	4625      	mov	r5, r4
 8012900:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012902:	4656      	mov	r6, sl
 8012904:	ea6f 0803 	mvn.w	r8, r3
 8012908:	2700      	movs	r7, #0
 801290a:	4621      	mov	r1, r4
 801290c:	4648      	mov	r0, r9
 801290e:	f000 fcbf 	bl	8013290 <_Bfree>
 8012912:	2d00      	cmp	r5, #0
 8012914:	f000 80bd 	beq.w	8012a92 <_dtoa_r+0x622>
 8012918:	b12f      	cbz	r7, 8012926 <_dtoa_r+0x4b6>
 801291a:	42af      	cmp	r7, r5
 801291c:	d003      	beq.n	8012926 <_dtoa_r+0x4b6>
 801291e:	4639      	mov	r1, r7
 8012920:	4648      	mov	r0, r9
 8012922:	f000 fcb5 	bl	8013290 <_Bfree>
 8012926:	4629      	mov	r1, r5
 8012928:	4648      	mov	r0, r9
 801292a:	f000 fcb1 	bl	8013290 <_Bfree>
 801292e:	e0b0      	b.n	8012a92 <_dtoa_r+0x622>
 8012930:	07e2      	lsls	r2, r4, #31
 8012932:	d505      	bpl.n	8012940 <_dtoa_r+0x4d0>
 8012934:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012938:	f7f9 fe8e 	bl	800c658 <__aeabi_dmul>
 801293c:	3601      	adds	r6, #1
 801293e:	2301      	movs	r3, #1
 8012940:	1064      	asrs	r4, r4, #1
 8012942:	3508      	adds	r5, #8
 8012944:	e762      	b.n	801280c <_dtoa_r+0x39c>
 8012946:	2602      	movs	r6, #2
 8012948:	e765      	b.n	8012816 <_dtoa_r+0x3a6>
 801294a:	9c03      	ldr	r4, [sp, #12]
 801294c:	46b8      	mov	r8, r7
 801294e:	e784      	b.n	801285a <_dtoa_r+0x3ea>
 8012950:	4b27      	ldr	r3, [pc, #156]	@ (80129f0 <_dtoa_r+0x580>)
 8012952:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012954:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012958:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801295c:	4454      	add	r4, sl
 801295e:	2900      	cmp	r1, #0
 8012960:	d054      	beq.n	8012a0c <_dtoa_r+0x59c>
 8012962:	4929      	ldr	r1, [pc, #164]	@ (8012a08 <_dtoa_r+0x598>)
 8012964:	2000      	movs	r0, #0
 8012966:	f7f9 ffa1 	bl	800c8ac <__aeabi_ddiv>
 801296a:	4633      	mov	r3, r6
 801296c:	462a      	mov	r2, r5
 801296e:	f7f9 fcbb 	bl	800c2e8 <__aeabi_dsub>
 8012972:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012976:	4656      	mov	r6, sl
 8012978:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801297c:	f7fa f91c 	bl	800cbb8 <__aeabi_d2iz>
 8012980:	4605      	mov	r5, r0
 8012982:	f7f9 fdff 	bl	800c584 <__aeabi_i2d>
 8012986:	4602      	mov	r2, r0
 8012988:	460b      	mov	r3, r1
 801298a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801298e:	f7f9 fcab 	bl	800c2e8 <__aeabi_dsub>
 8012992:	3530      	adds	r5, #48	@ 0x30
 8012994:	4602      	mov	r2, r0
 8012996:	460b      	mov	r3, r1
 8012998:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801299c:	f806 5b01 	strb.w	r5, [r6], #1
 80129a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129a4:	f7fa f8ca 	bl	800cb3c <__aeabi_dcmplt>
 80129a8:	2800      	cmp	r0, #0
 80129aa:	d172      	bne.n	8012a92 <_dtoa_r+0x622>
 80129ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129b0:	4911      	ldr	r1, [pc, #68]	@ (80129f8 <_dtoa_r+0x588>)
 80129b2:	2000      	movs	r0, #0
 80129b4:	f7f9 fc98 	bl	800c2e8 <__aeabi_dsub>
 80129b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129bc:	f7fa f8be 	bl	800cb3c <__aeabi_dcmplt>
 80129c0:	2800      	cmp	r0, #0
 80129c2:	f040 80b4 	bne.w	8012b2e <_dtoa_r+0x6be>
 80129c6:	42a6      	cmp	r6, r4
 80129c8:	f43f af70 	beq.w	80128ac <_dtoa_r+0x43c>
 80129cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80129d0:	4b0a      	ldr	r3, [pc, #40]	@ (80129fc <_dtoa_r+0x58c>)
 80129d2:	2200      	movs	r2, #0
 80129d4:	f7f9 fe40 	bl	800c658 <__aeabi_dmul>
 80129d8:	4b08      	ldr	r3, [pc, #32]	@ (80129fc <_dtoa_r+0x58c>)
 80129da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80129de:	2200      	movs	r2, #0
 80129e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129e4:	f7f9 fe38 	bl	800c658 <__aeabi_dmul>
 80129e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80129ec:	e7c4      	b.n	8012978 <_dtoa_r+0x508>
 80129ee:	bf00      	nop
 80129f0:	080158e0 	.word	0x080158e0
 80129f4:	080158b8 	.word	0x080158b8
 80129f8:	3ff00000 	.word	0x3ff00000
 80129fc:	40240000 	.word	0x40240000
 8012a00:	401c0000 	.word	0x401c0000
 8012a04:	40140000 	.word	0x40140000
 8012a08:	3fe00000 	.word	0x3fe00000
 8012a0c:	4631      	mov	r1, r6
 8012a0e:	4628      	mov	r0, r5
 8012a10:	f7f9 fe22 	bl	800c658 <__aeabi_dmul>
 8012a14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012a18:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012a1a:	4656      	mov	r6, sl
 8012a1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a20:	f7fa f8ca 	bl	800cbb8 <__aeabi_d2iz>
 8012a24:	4605      	mov	r5, r0
 8012a26:	f7f9 fdad 	bl	800c584 <__aeabi_i2d>
 8012a2a:	4602      	mov	r2, r0
 8012a2c:	460b      	mov	r3, r1
 8012a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a32:	f7f9 fc59 	bl	800c2e8 <__aeabi_dsub>
 8012a36:	3530      	adds	r5, #48	@ 0x30
 8012a38:	f806 5b01 	strb.w	r5, [r6], #1
 8012a3c:	4602      	mov	r2, r0
 8012a3e:	460b      	mov	r3, r1
 8012a40:	42a6      	cmp	r6, r4
 8012a42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012a46:	f04f 0200 	mov.w	r2, #0
 8012a4a:	d124      	bne.n	8012a96 <_dtoa_r+0x626>
 8012a4c:	4baf      	ldr	r3, [pc, #700]	@ (8012d0c <_dtoa_r+0x89c>)
 8012a4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012a52:	f7f9 fc4b 	bl	800c2ec <__adddf3>
 8012a56:	4602      	mov	r2, r0
 8012a58:	460b      	mov	r3, r1
 8012a5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a5e:	f7fa f88b 	bl	800cb78 <__aeabi_dcmpgt>
 8012a62:	2800      	cmp	r0, #0
 8012a64:	d163      	bne.n	8012b2e <_dtoa_r+0x6be>
 8012a66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012a6a:	49a8      	ldr	r1, [pc, #672]	@ (8012d0c <_dtoa_r+0x89c>)
 8012a6c:	2000      	movs	r0, #0
 8012a6e:	f7f9 fc3b 	bl	800c2e8 <__aeabi_dsub>
 8012a72:	4602      	mov	r2, r0
 8012a74:	460b      	mov	r3, r1
 8012a76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a7a:	f7fa f85f 	bl	800cb3c <__aeabi_dcmplt>
 8012a7e:	2800      	cmp	r0, #0
 8012a80:	f43f af14 	beq.w	80128ac <_dtoa_r+0x43c>
 8012a84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012a86:	1e73      	subs	r3, r6, #1
 8012a88:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012a8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012a8e:	2b30      	cmp	r3, #48	@ 0x30
 8012a90:	d0f8      	beq.n	8012a84 <_dtoa_r+0x614>
 8012a92:	4647      	mov	r7, r8
 8012a94:	e03b      	b.n	8012b0e <_dtoa_r+0x69e>
 8012a96:	4b9e      	ldr	r3, [pc, #632]	@ (8012d10 <_dtoa_r+0x8a0>)
 8012a98:	f7f9 fdde 	bl	800c658 <__aeabi_dmul>
 8012a9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012aa0:	e7bc      	b.n	8012a1c <_dtoa_r+0x5ac>
 8012aa2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012aa6:	4656      	mov	r6, sl
 8012aa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012aac:	4620      	mov	r0, r4
 8012aae:	4629      	mov	r1, r5
 8012ab0:	f7f9 fefc 	bl	800c8ac <__aeabi_ddiv>
 8012ab4:	f7fa f880 	bl	800cbb8 <__aeabi_d2iz>
 8012ab8:	4680      	mov	r8, r0
 8012aba:	f7f9 fd63 	bl	800c584 <__aeabi_i2d>
 8012abe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ac2:	f7f9 fdc9 	bl	800c658 <__aeabi_dmul>
 8012ac6:	4602      	mov	r2, r0
 8012ac8:	460b      	mov	r3, r1
 8012aca:	4620      	mov	r0, r4
 8012acc:	4629      	mov	r1, r5
 8012ace:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012ad2:	f7f9 fc09 	bl	800c2e8 <__aeabi_dsub>
 8012ad6:	f806 4b01 	strb.w	r4, [r6], #1
 8012ada:	9d03      	ldr	r5, [sp, #12]
 8012adc:	eba6 040a 	sub.w	r4, r6, sl
 8012ae0:	42a5      	cmp	r5, r4
 8012ae2:	4602      	mov	r2, r0
 8012ae4:	460b      	mov	r3, r1
 8012ae6:	d133      	bne.n	8012b50 <_dtoa_r+0x6e0>
 8012ae8:	f7f9 fc00 	bl	800c2ec <__adddf3>
 8012aec:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012af0:	4604      	mov	r4, r0
 8012af2:	460d      	mov	r5, r1
 8012af4:	f7fa f840 	bl	800cb78 <__aeabi_dcmpgt>
 8012af8:	b9c0      	cbnz	r0, 8012b2c <_dtoa_r+0x6bc>
 8012afa:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012afe:	4620      	mov	r0, r4
 8012b00:	4629      	mov	r1, r5
 8012b02:	f7fa f811 	bl	800cb28 <__aeabi_dcmpeq>
 8012b06:	b110      	cbz	r0, 8012b0e <_dtoa_r+0x69e>
 8012b08:	f018 0f01 	tst.w	r8, #1
 8012b0c:	d10e      	bne.n	8012b2c <_dtoa_r+0x6bc>
 8012b0e:	9902      	ldr	r1, [sp, #8]
 8012b10:	4648      	mov	r0, r9
 8012b12:	f000 fbbd 	bl	8013290 <_Bfree>
 8012b16:	2300      	movs	r3, #0
 8012b18:	7033      	strb	r3, [r6, #0]
 8012b1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012b1c:	3701      	adds	r7, #1
 8012b1e:	601f      	str	r7, [r3, #0]
 8012b20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b22:	2b00      	cmp	r3, #0
 8012b24:	f000 824b 	beq.w	8012fbe <_dtoa_r+0xb4e>
 8012b28:	601e      	str	r6, [r3, #0]
 8012b2a:	e248      	b.n	8012fbe <_dtoa_r+0xb4e>
 8012b2c:	46b8      	mov	r8, r7
 8012b2e:	4633      	mov	r3, r6
 8012b30:	461e      	mov	r6, r3
 8012b32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b36:	2a39      	cmp	r2, #57	@ 0x39
 8012b38:	d106      	bne.n	8012b48 <_dtoa_r+0x6d8>
 8012b3a:	459a      	cmp	sl, r3
 8012b3c:	d1f8      	bne.n	8012b30 <_dtoa_r+0x6c0>
 8012b3e:	2230      	movs	r2, #48	@ 0x30
 8012b40:	f108 0801 	add.w	r8, r8, #1
 8012b44:	f88a 2000 	strb.w	r2, [sl]
 8012b48:	781a      	ldrb	r2, [r3, #0]
 8012b4a:	3201      	adds	r2, #1
 8012b4c:	701a      	strb	r2, [r3, #0]
 8012b4e:	e7a0      	b.n	8012a92 <_dtoa_r+0x622>
 8012b50:	4b6f      	ldr	r3, [pc, #444]	@ (8012d10 <_dtoa_r+0x8a0>)
 8012b52:	2200      	movs	r2, #0
 8012b54:	f7f9 fd80 	bl	800c658 <__aeabi_dmul>
 8012b58:	2200      	movs	r2, #0
 8012b5a:	2300      	movs	r3, #0
 8012b5c:	4604      	mov	r4, r0
 8012b5e:	460d      	mov	r5, r1
 8012b60:	f7f9 ffe2 	bl	800cb28 <__aeabi_dcmpeq>
 8012b64:	2800      	cmp	r0, #0
 8012b66:	d09f      	beq.n	8012aa8 <_dtoa_r+0x638>
 8012b68:	e7d1      	b.n	8012b0e <_dtoa_r+0x69e>
 8012b6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b6c:	2a00      	cmp	r2, #0
 8012b6e:	f000 80ea 	beq.w	8012d46 <_dtoa_r+0x8d6>
 8012b72:	9a07      	ldr	r2, [sp, #28]
 8012b74:	2a01      	cmp	r2, #1
 8012b76:	f300 80cd 	bgt.w	8012d14 <_dtoa_r+0x8a4>
 8012b7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012b7c:	2a00      	cmp	r2, #0
 8012b7e:	f000 80c1 	beq.w	8012d04 <_dtoa_r+0x894>
 8012b82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012b86:	9c08      	ldr	r4, [sp, #32]
 8012b88:	9e00      	ldr	r6, [sp, #0]
 8012b8a:	9a00      	ldr	r2, [sp, #0]
 8012b8c:	441a      	add	r2, r3
 8012b8e:	9200      	str	r2, [sp, #0]
 8012b90:	9a06      	ldr	r2, [sp, #24]
 8012b92:	2101      	movs	r1, #1
 8012b94:	441a      	add	r2, r3
 8012b96:	4648      	mov	r0, r9
 8012b98:	9206      	str	r2, [sp, #24]
 8012b9a:	f000 fc2d 	bl	80133f8 <__i2b>
 8012b9e:	4605      	mov	r5, r0
 8012ba0:	b166      	cbz	r6, 8012bbc <_dtoa_r+0x74c>
 8012ba2:	9b06      	ldr	r3, [sp, #24]
 8012ba4:	2b00      	cmp	r3, #0
 8012ba6:	dd09      	ble.n	8012bbc <_dtoa_r+0x74c>
 8012ba8:	42b3      	cmp	r3, r6
 8012baa:	9a00      	ldr	r2, [sp, #0]
 8012bac:	bfa8      	it	ge
 8012bae:	4633      	movge	r3, r6
 8012bb0:	1ad2      	subs	r2, r2, r3
 8012bb2:	9200      	str	r2, [sp, #0]
 8012bb4:	9a06      	ldr	r2, [sp, #24]
 8012bb6:	1af6      	subs	r6, r6, r3
 8012bb8:	1ad3      	subs	r3, r2, r3
 8012bba:	9306      	str	r3, [sp, #24]
 8012bbc:	9b08      	ldr	r3, [sp, #32]
 8012bbe:	b30b      	cbz	r3, 8012c04 <_dtoa_r+0x794>
 8012bc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	f000 80c6 	beq.w	8012d54 <_dtoa_r+0x8e4>
 8012bc8:	2c00      	cmp	r4, #0
 8012bca:	f000 80c0 	beq.w	8012d4e <_dtoa_r+0x8de>
 8012bce:	4629      	mov	r1, r5
 8012bd0:	4622      	mov	r2, r4
 8012bd2:	4648      	mov	r0, r9
 8012bd4:	f000 fcc8 	bl	8013568 <__pow5mult>
 8012bd8:	9a02      	ldr	r2, [sp, #8]
 8012bda:	4601      	mov	r1, r0
 8012bdc:	4605      	mov	r5, r0
 8012bde:	4648      	mov	r0, r9
 8012be0:	f000 fc20 	bl	8013424 <__multiply>
 8012be4:	9902      	ldr	r1, [sp, #8]
 8012be6:	4680      	mov	r8, r0
 8012be8:	4648      	mov	r0, r9
 8012bea:	f000 fb51 	bl	8013290 <_Bfree>
 8012bee:	9b08      	ldr	r3, [sp, #32]
 8012bf0:	1b1b      	subs	r3, r3, r4
 8012bf2:	9308      	str	r3, [sp, #32]
 8012bf4:	f000 80b1 	beq.w	8012d5a <_dtoa_r+0x8ea>
 8012bf8:	9a08      	ldr	r2, [sp, #32]
 8012bfa:	4641      	mov	r1, r8
 8012bfc:	4648      	mov	r0, r9
 8012bfe:	f000 fcb3 	bl	8013568 <__pow5mult>
 8012c02:	9002      	str	r0, [sp, #8]
 8012c04:	2101      	movs	r1, #1
 8012c06:	4648      	mov	r0, r9
 8012c08:	f000 fbf6 	bl	80133f8 <__i2b>
 8012c0c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c0e:	4604      	mov	r4, r0
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	f000 81d8 	beq.w	8012fc6 <_dtoa_r+0xb56>
 8012c16:	461a      	mov	r2, r3
 8012c18:	4601      	mov	r1, r0
 8012c1a:	4648      	mov	r0, r9
 8012c1c:	f000 fca4 	bl	8013568 <__pow5mult>
 8012c20:	9b07      	ldr	r3, [sp, #28]
 8012c22:	2b01      	cmp	r3, #1
 8012c24:	4604      	mov	r4, r0
 8012c26:	f300 809f 	bgt.w	8012d68 <_dtoa_r+0x8f8>
 8012c2a:	9b04      	ldr	r3, [sp, #16]
 8012c2c:	2b00      	cmp	r3, #0
 8012c2e:	f040 8097 	bne.w	8012d60 <_dtoa_r+0x8f0>
 8012c32:	9b05      	ldr	r3, [sp, #20]
 8012c34:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c38:	2b00      	cmp	r3, #0
 8012c3a:	f040 8093 	bne.w	8012d64 <_dtoa_r+0x8f4>
 8012c3e:	9b05      	ldr	r3, [sp, #20]
 8012c40:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012c44:	0d1b      	lsrs	r3, r3, #20
 8012c46:	051b      	lsls	r3, r3, #20
 8012c48:	b133      	cbz	r3, 8012c58 <_dtoa_r+0x7e8>
 8012c4a:	9b00      	ldr	r3, [sp, #0]
 8012c4c:	3301      	adds	r3, #1
 8012c4e:	9300      	str	r3, [sp, #0]
 8012c50:	9b06      	ldr	r3, [sp, #24]
 8012c52:	3301      	adds	r3, #1
 8012c54:	9306      	str	r3, [sp, #24]
 8012c56:	2301      	movs	r3, #1
 8012c58:	9308      	str	r3, [sp, #32]
 8012c5a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c5c:	2b00      	cmp	r3, #0
 8012c5e:	f000 81b8 	beq.w	8012fd2 <_dtoa_r+0xb62>
 8012c62:	6923      	ldr	r3, [r4, #16]
 8012c64:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012c68:	6918      	ldr	r0, [r3, #16]
 8012c6a:	f000 fb79 	bl	8013360 <__hi0bits>
 8012c6e:	f1c0 0020 	rsb	r0, r0, #32
 8012c72:	9b06      	ldr	r3, [sp, #24]
 8012c74:	4418      	add	r0, r3
 8012c76:	f010 001f 	ands.w	r0, r0, #31
 8012c7a:	f000 8082 	beq.w	8012d82 <_dtoa_r+0x912>
 8012c7e:	f1c0 0320 	rsb	r3, r0, #32
 8012c82:	2b04      	cmp	r3, #4
 8012c84:	dd73      	ble.n	8012d6e <_dtoa_r+0x8fe>
 8012c86:	9b00      	ldr	r3, [sp, #0]
 8012c88:	f1c0 001c 	rsb	r0, r0, #28
 8012c8c:	4403      	add	r3, r0
 8012c8e:	9300      	str	r3, [sp, #0]
 8012c90:	9b06      	ldr	r3, [sp, #24]
 8012c92:	4403      	add	r3, r0
 8012c94:	4406      	add	r6, r0
 8012c96:	9306      	str	r3, [sp, #24]
 8012c98:	9b00      	ldr	r3, [sp, #0]
 8012c9a:	2b00      	cmp	r3, #0
 8012c9c:	dd05      	ble.n	8012caa <_dtoa_r+0x83a>
 8012c9e:	9902      	ldr	r1, [sp, #8]
 8012ca0:	461a      	mov	r2, r3
 8012ca2:	4648      	mov	r0, r9
 8012ca4:	f000 fcba 	bl	801361c <__lshift>
 8012ca8:	9002      	str	r0, [sp, #8]
 8012caa:	9b06      	ldr	r3, [sp, #24]
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	dd05      	ble.n	8012cbc <_dtoa_r+0x84c>
 8012cb0:	4621      	mov	r1, r4
 8012cb2:	461a      	mov	r2, r3
 8012cb4:	4648      	mov	r0, r9
 8012cb6:	f000 fcb1 	bl	801361c <__lshift>
 8012cba:	4604      	mov	r4, r0
 8012cbc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cbe:	2b00      	cmp	r3, #0
 8012cc0:	d061      	beq.n	8012d86 <_dtoa_r+0x916>
 8012cc2:	9802      	ldr	r0, [sp, #8]
 8012cc4:	4621      	mov	r1, r4
 8012cc6:	f000 fd15 	bl	80136f4 <__mcmp>
 8012cca:	2800      	cmp	r0, #0
 8012ccc:	da5b      	bge.n	8012d86 <_dtoa_r+0x916>
 8012cce:	2300      	movs	r3, #0
 8012cd0:	9902      	ldr	r1, [sp, #8]
 8012cd2:	220a      	movs	r2, #10
 8012cd4:	4648      	mov	r0, r9
 8012cd6:	f000 fafd 	bl	80132d4 <__multadd>
 8012cda:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012cdc:	9002      	str	r0, [sp, #8]
 8012cde:	f107 38ff 	add.w	r8, r7, #4294967295
 8012ce2:	2b00      	cmp	r3, #0
 8012ce4:	f000 8177 	beq.w	8012fd6 <_dtoa_r+0xb66>
 8012ce8:	4629      	mov	r1, r5
 8012cea:	2300      	movs	r3, #0
 8012cec:	220a      	movs	r2, #10
 8012cee:	4648      	mov	r0, r9
 8012cf0:	f000 faf0 	bl	80132d4 <__multadd>
 8012cf4:	f1bb 0f00 	cmp.w	fp, #0
 8012cf8:	4605      	mov	r5, r0
 8012cfa:	dc6f      	bgt.n	8012ddc <_dtoa_r+0x96c>
 8012cfc:	9b07      	ldr	r3, [sp, #28]
 8012cfe:	2b02      	cmp	r3, #2
 8012d00:	dc49      	bgt.n	8012d96 <_dtoa_r+0x926>
 8012d02:	e06b      	b.n	8012ddc <_dtoa_r+0x96c>
 8012d04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012d06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012d0a:	e73c      	b.n	8012b86 <_dtoa_r+0x716>
 8012d0c:	3fe00000 	.word	0x3fe00000
 8012d10:	40240000 	.word	0x40240000
 8012d14:	9b03      	ldr	r3, [sp, #12]
 8012d16:	1e5c      	subs	r4, r3, #1
 8012d18:	9b08      	ldr	r3, [sp, #32]
 8012d1a:	42a3      	cmp	r3, r4
 8012d1c:	db09      	blt.n	8012d32 <_dtoa_r+0x8c2>
 8012d1e:	1b1c      	subs	r4, r3, r4
 8012d20:	9b03      	ldr	r3, [sp, #12]
 8012d22:	2b00      	cmp	r3, #0
 8012d24:	f6bf af30 	bge.w	8012b88 <_dtoa_r+0x718>
 8012d28:	9b00      	ldr	r3, [sp, #0]
 8012d2a:	9a03      	ldr	r2, [sp, #12]
 8012d2c:	1a9e      	subs	r6, r3, r2
 8012d2e:	2300      	movs	r3, #0
 8012d30:	e72b      	b.n	8012b8a <_dtoa_r+0x71a>
 8012d32:	9b08      	ldr	r3, [sp, #32]
 8012d34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012d36:	9408      	str	r4, [sp, #32]
 8012d38:	1ae3      	subs	r3, r4, r3
 8012d3a:	441a      	add	r2, r3
 8012d3c:	9e00      	ldr	r6, [sp, #0]
 8012d3e:	9b03      	ldr	r3, [sp, #12]
 8012d40:	920d      	str	r2, [sp, #52]	@ 0x34
 8012d42:	2400      	movs	r4, #0
 8012d44:	e721      	b.n	8012b8a <_dtoa_r+0x71a>
 8012d46:	9c08      	ldr	r4, [sp, #32]
 8012d48:	9e00      	ldr	r6, [sp, #0]
 8012d4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012d4c:	e728      	b.n	8012ba0 <_dtoa_r+0x730>
 8012d4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012d52:	e751      	b.n	8012bf8 <_dtoa_r+0x788>
 8012d54:	9a08      	ldr	r2, [sp, #32]
 8012d56:	9902      	ldr	r1, [sp, #8]
 8012d58:	e750      	b.n	8012bfc <_dtoa_r+0x78c>
 8012d5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8012d5e:	e751      	b.n	8012c04 <_dtoa_r+0x794>
 8012d60:	2300      	movs	r3, #0
 8012d62:	e779      	b.n	8012c58 <_dtoa_r+0x7e8>
 8012d64:	9b04      	ldr	r3, [sp, #16]
 8012d66:	e777      	b.n	8012c58 <_dtoa_r+0x7e8>
 8012d68:	2300      	movs	r3, #0
 8012d6a:	9308      	str	r3, [sp, #32]
 8012d6c:	e779      	b.n	8012c62 <_dtoa_r+0x7f2>
 8012d6e:	d093      	beq.n	8012c98 <_dtoa_r+0x828>
 8012d70:	9a00      	ldr	r2, [sp, #0]
 8012d72:	331c      	adds	r3, #28
 8012d74:	441a      	add	r2, r3
 8012d76:	9200      	str	r2, [sp, #0]
 8012d78:	9a06      	ldr	r2, [sp, #24]
 8012d7a:	441a      	add	r2, r3
 8012d7c:	441e      	add	r6, r3
 8012d7e:	9206      	str	r2, [sp, #24]
 8012d80:	e78a      	b.n	8012c98 <_dtoa_r+0x828>
 8012d82:	4603      	mov	r3, r0
 8012d84:	e7f4      	b.n	8012d70 <_dtoa_r+0x900>
 8012d86:	9b03      	ldr	r3, [sp, #12]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	46b8      	mov	r8, r7
 8012d8c:	dc20      	bgt.n	8012dd0 <_dtoa_r+0x960>
 8012d8e:	469b      	mov	fp, r3
 8012d90:	9b07      	ldr	r3, [sp, #28]
 8012d92:	2b02      	cmp	r3, #2
 8012d94:	dd1e      	ble.n	8012dd4 <_dtoa_r+0x964>
 8012d96:	f1bb 0f00 	cmp.w	fp, #0
 8012d9a:	f47f adb1 	bne.w	8012900 <_dtoa_r+0x490>
 8012d9e:	4621      	mov	r1, r4
 8012da0:	465b      	mov	r3, fp
 8012da2:	2205      	movs	r2, #5
 8012da4:	4648      	mov	r0, r9
 8012da6:	f000 fa95 	bl	80132d4 <__multadd>
 8012daa:	4601      	mov	r1, r0
 8012dac:	4604      	mov	r4, r0
 8012dae:	9802      	ldr	r0, [sp, #8]
 8012db0:	f000 fca0 	bl	80136f4 <__mcmp>
 8012db4:	2800      	cmp	r0, #0
 8012db6:	f77f ada3 	ble.w	8012900 <_dtoa_r+0x490>
 8012dba:	4656      	mov	r6, sl
 8012dbc:	2331      	movs	r3, #49	@ 0x31
 8012dbe:	f806 3b01 	strb.w	r3, [r6], #1
 8012dc2:	f108 0801 	add.w	r8, r8, #1
 8012dc6:	e59f      	b.n	8012908 <_dtoa_r+0x498>
 8012dc8:	9c03      	ldr	r4, [sp, #12]
 8012dca:	46b8      	mov	r8, r7
 8012dcc:	4625      	mov	r5, r4
 8012dce:	e7f4      	b.n	8012dba <_dtoa_r+0x94a>
 8012dd0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012dd4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	f000 8101 	beq.w	8012fde <_dtoa_r+0xb6e>
 8012ddc:	2e00      	cmp	r6, #0
 8012dde:	dd05      	ble.n	8012dec <_dtoa_r+0x97c>
 8012de0:	4629      	mov	r1, r5
 8012de2:	4632      	mov	r2, r6
 8012de4:	4648      	mov	r0, r9
 8012de6:	f000 fc19 	bl	801361c <__lshift>
 8012dea:	4605      	mov	r5, r0
 8012dec:	9b08      	ldr	r3, [sp, #32]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d05c      	beq.n	8012eac <_dtoa_r+0xa3c>
 8012df2:	6869      	ldr	r1, [r5, #4]
 8012df4:	4648      	mov	r0, r9
 8012df6:	f000 fa0b 	bl	8013210 <_Balloc>
 8012dfa:	4606      	mov	r6, r0
 8012dfc:	b928      	cbnz	r0, 8012e0a <_dtoa_r+0x99a>
 8012dfe:	4b82      	ldr	r3, [pc, #520]	@ (8013008 <_dtoa_r+0xb98>)
 8012e00:	4602      	mov	r2, r0
 8012e02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012e06:	f7ff bb4a 	b.w	801249e <_dtoa_r+0x2e>
 8012e0a:	692a      	ldr	r2, [r5, #16]
 8012e0c:	3202      	adds	r2, #2
 8012e0e:	0092      	lsls	r2, r2, #2
 8012e10:	f105 010c 	add.w	r1, r5, #12
 8012e14:	300c      	adds	r0, #12
 8012e16:	f7ff fa74 	bl	8012302 <memcpy>
 8012e1a:	2201      	movs	r2, #1
 8012e1c:	4631      	mov	r1, r6
 8012e1e:	4648      	mov	r0, r9
 8012e20:	f000 fbfc 	bl	801361c <__lshift>
 8012e24:	f10a 0301 	add.w	r3, sl, #1
 8012e28:	9300      	str	r3, [sp, #0]
 8012e2a:	eb0a 030b 	add.w	r3, sl, fp
 8012e2e:	9308      	str	r3, [sp, #32]
 8012e30:	9b04      	ldr	r3, [sp, #16]
 8012e32:	f003 0301 	and.w	r3, r3, #1
 8012e36:	462f      	mov	r7, r5
 8012e38:	9306      	str	r3, [sp, #24]
 8012e3a:	4605      	mov	r5, r0
 8012e3c:	9b00      	ldr	r3, [sp, #0]
 8012e3e:	9802      	ldr	r0, [sp, #8]
 8012e40:	4621      	mov	r1, r4
 8012e42:	f103 3bff 	add.w	fp, r3, #4294967295
 8012e46:	f7ff fa89 	bl	801235c <quorem>
 8012e4a:	4603      	mov	r3, r0
 8012e4c:	3330      	adds	r3, #48	@ 0x30
 8012e4e:	9003      	str	r0, [sp, #12]
 8012e50:	4639      	mov	r1, r7
 8012e52:	9802      	ldr	r0, [sp, #8]
 8012e54:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e56:	f000 fc4d 	bl	80136f4 <__mcmp>
 8012e5a:	462a      	mov	r2, r5
 8012e5c:	9004      	str	r0, [sp, #16]
 8012e5e:	4621      	mov	r1, r4
 8012e60:	4648      	mov	r0, r9
 8012e62:	f000 fc63 	bl	801372c <__mdiff>
 8012e66:	68c2      	ldr	r2, [r0, #12]
 8012e68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e6a:	4606      	mov	r6, r0
 8012e6c:	bb02      	cbnz	r2, 8012eb0 <_dtoa_r+0xa40>
 8012e6e:	4601      	mov	r1, r0
 8012e70:	9802      	ldr	r0, [sp, #8]
 8012e72:	f000 fc3f 	bl	80136f4 <__mcmp>
 8012e76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e78:	4602      	mov	r2, r0
 8012e7a:	4631      	mov	r1, r6
 8012e7c:	4648      	mov	r0, r9
 8012e7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012e80:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e82:	f000 fa05 	bl	8013290 <_Bfree>
 8012e86:	9b07      	ldr	r3, [sp, #28]
 8012e88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012e8a:	9e00      	ldr	r6, [sp, #0]
 8012e8c:	ea42 0103 	orr.w	r1, r2, r3
 8012e90:	9b06      	ldr	r3, [sp, #24]
 8012e92:	4319      	orrs	r1, r3
 8012e94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e96:	d10d      	bne.n	8012eb4 <_dtoa_r+0xa44>
 8012e98:	2b39      	cmp	r3, #57	@ 0x39
 8012e9a:	d027      	beq.n	8012eec <_dtoa_r+0xa7c>
 8012e9c:	9a04      	ldr	r2, [sp, #16]
 8012e9e:	2a00      	cmp	r2, #0
 8012ea0:	dd01      	ble.n	8012ea6 <_dtoa_r+0xa36>
 8012ea2:	9b03      	ldr	r3, [sp, #12]
 8012ea4:	3331      	adds	r3, #49	@ 0x31
 8012ea6:	f88b 3000 	strb.w	r3, [fp]
 8012eaa:	e52e      	b.n	801290a <_dtoa_r+0x49a>
 8012eac:	4628      	mov	r0, r5
 8012eae:	e7b9      	b.n	8012e24 <_dtoa_r+0x9b4>
 8012eb0:	2201      	movs	r2, #1
 8012eb2:	e7e2      	b.n	8012e7a <_dtoa_r+0xa0a>
 8012eb4:	9904      	ldr	r1, [sp, #16]
 8012eb6:	2900      	cmp	r1, #0
 8012eb8:	db04      	blt.n	8012ec4 <_dtoa_r+0xa54>
 8012eba:	9807      	ldr	r0, [sp, #28]
 8012ebc:	4301      	orrs	r1, r0
 8012ebe:	9806      	ldr	r0, [sp, #24]
 8012ec0:	4301      	orrs	r1, r0
 8012ec2:	d120      	bne.n	8012f06 <_dtoa_r+0xa96>
 8012ec4:	2a00      	cmp	r2, #0
 8012ec6:	ddee      	ble.n	8012ea6 <_dtoa_r+0xa36>
 8012ec8:	9902      	ldr	r1, [sp, #8]
 8012eca:	9300      	str	r3, [sp, #0]
 8012ecc:	2201      	movs	r2, #1
 8012ece:	4648      	mov	r0, r9
 8012ed0:	f000 fba4 	bl	801361c <__lshift>
 8012ed4:	4621      	mov	r1, r4
 8012ed6:	9002      	str	r0, [sp, #8]
 8012ed8:	f000 fc0c 	bl	80136f4 <__mcmp>
 8012edc:	2800      	cmp	r0, #0
 8012ede:	9b00      	ldr	r3, [sp, #0]
 8012ee0:	dc02      	bgt.n	8012ee8 <_dtoa_r+0xa78>
 8012ee2:	d1e0      	bne.n	8012ea6 <_dtoa_r+0xa36>
 8012ee4:	07da      	lsls	r2, r3, #31
 8012ee6:	d5de      	bpl.n	8012ea6 <_dtoa_r+0xa36>
 8012ee8:	2b39      	cmp	r3, #57	@ 0x39
 8012eea:	d1da      	bne.n	8012ea2 <_dtoa_r+0xa32>
 8012eec:	2339      	movs	r3, #57	@ 0x39
 8012eee:	f88b 3000 	strb.w	r3, [fp]
 8012ef2:	4633      	mov	r3, r6
 8012ef4:	461e      	mov	r6, r3
 8012ef6:	3b01      	subs	r3, #1
 8012ef8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012efc:	2a39      	cmp	r2, #57	@ 0x39
 8012efe:	d04e      	beq.n	8012f9e <_dtoa_r+0xb2e>
 8012f00:	3201      	adds	r2, #1
 8012f02:	701a      	strb	r2, [r3, #0]
 8012f04:	e501      	b.n	801290a <_dtoa_r+0x49a>
 8012f06:	2a00      	cmp	r2, #0
 8012f08:	dd03      	ble.n	8012f12 <_dtoa_r+0xaa2>
 8012f0a:	2b39      	cmp	r3, #57	@ 0x39
 8012f0c:	d0ee      	beq.n	8012eec <_dtoa_r+0xa7c>
 8012f0e:	3301      	adds	r3, #1
 8012f10:	e7c9      	b.n	8012ea6 <_dtoa_r+0xa36>
 8012f12:	9a00      	ldr	r2, [sp, #0]
 8012f14:	9908      	ldr	r1, [sp, #32]
 8012f16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012f1a:	428a      	cmp	r2, r1
 8012f1c:	d028      	beq.n	8012f70 <_dtoa_r+0xb00>
 8012f1e:	9902      	ldr	r1, [sp, #8]
 8012f20:	2300      	movs	r3, #0
 8012f22:	220a      	movs	r2, #10
 8012f24:	4648      	mov	r0, r9
 8012f26:	f000 f9d5 	bl	80132d4 <__multadd>
 8012f2a:	42af      	cmp	r7, r5
 8012f2c:	9002      	str	r0, [sp, #8]
 8012f2e:	f04f 0300 	mov.w	r3, #0
 8012f32:	f04f 020a 	mov.w	r2, #10
 8012f36:	4639      	mov	r1, r7
 8012f38:	4648      	mov	r0, r9
 8012f3a:	d107      	bne.n	8012f4c <_dtoa_r+0xadc>
 8012f3c:	f000 f9ca 	bl	80132d4 <__multadd>
 8012f40:	4607      	mov	r7, r0
 8012f42:	4605      	mov	r5, r0
 8012f44:	9b00      	ldr	r3, [sp, #0]
 8012f46:	3301      	adds	r3, #1
 8012f48:	9300      	str	r3, [sp, #0]
 8012f4a:	e777      	b.n	8012e3c <_dtoa_r+0x9cc>
 8012f4c:	f000 f9c2 	bl	80132d4 <__multadd>
 8012f50:	4629      	mov	r1, r5
 8012f52:	4607      	mov	r7, r0
 8012f54:	2300      	movs	r3, #0
 8012f56:	220a      	movs	r2, #10
 8012f58:	4648      	mov	r0, r9
 8012f5a:	f000 f9bb 	bl	80132d4 <__multadd>
 8012f5e:	4605      	mov	r5, r0
 8012f60:	e7f0      	b.n	8012f44 <_dtoa_r+0xad4>
 8012f62:	f1bb 0f00 	cmp.w	fp, #0
 8012f66:	bfcc      	ite	gt
 8012f68:	465e      	movgt	r6, fp
 8012f6a:	2601      	movle	r6, #1
 8012f6c:	4456      	add	r6, sl
 8012f6e:	2700      	movs	r7, #0
 8012f70:	9902      	ldr	r1, [sp, #8]
 8012f72:	9300      	str	r3, [sp, #0]
 8012f74:	2201      	movs	r2, #1
 8012f76:	4648      	mov	r0, r9
 8012f78:	f000 fb50 	bl	801361c <__lshift>
 8012f7c:	4621      	mov	r1, r4
 8012f7e:	9002      	str	r0, [sp, #8]
 8012f80:	f000 fbb8 	bl	80136f4 <__mcmp>
 8012f84:	2800      	cmp	r0, #0
 8012f86:	dcb4      	bgt.n	8012ef2 <_dtoa_r+0xa82>
 8012f88:	d102      	bne.n	8012f90 <_dtoa_r+0xb20>
 8012f8a:	9b00      	ldr	r3, [sp, #0]
 8012f8c:	07db      	lsls	r3, r3, #31
 8012f8e:	d4b0      	bmi.n	8012ef2 <_dtoa_r+0xa82>
 8012f90:	4633      	mov	r3, r6
 8012f92:	461e      	mov	r6, r3
 8012f94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012f98:	2a30      	cmp	r2, #48	@ 0x30
 8012f9a:	d0fa      	beq.n	8012f92 <_dtoa_r+0xb22>
 8012f9c:	e4b5      	b.n	801290a <_dtoa_r+0x49a>
 8012f9e:	459a      	cmp	sl, r3
 8012fa0:	d1a8      	bne.n	8012ef4 <_dtoa_r+0xa84>
 8012fa2:	2331      	movs	r3, #49	@ 0x31
 8012fa4:	f108 0801 	add.w	r8, r8, #1
 8012fa8:	f88a 3000 	strb.w	r3, [sl]
 8012fac:	e4ad      	b.n	801290a <_dtoa_r+0x49a>
 8012fae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 801300c <_dtoa_r+0xb9c>
 8012fb4:	b11b      	cbz	r3, 8012fbe <_dtoa_r+0xb4e>
 8012fb6:	f10a 0308 	add.w	r3, sl, #8
 8012fba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012fbc:	6013      	str	r3, [r2, #0]
 8012fbe:	4650      	mov	r0, sl
 8012fc0:	b017      	add	sp, #92	@ 0x5c
 8012fc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012fc6:	9b07      	ldr	r3, [sp, #28]
 8012fc8:	2b01      	cmp	r3, #1
 8012fca:	f77f ae2e 	ble.w	8012c2a <_dtoa_r+0x7ba>
 8012fce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012fd0:	9308      	str	r3, [sp, #32]
 8012fd2:	2001      	movs	r0, #1
 8012fd4:	e64d      	b.n	8012c72 <_dtoa_r+0x802>
 8012fd6:	f1bb 0f00 	cmp.w	fp, #0
 8012fda:	f77f aed9 	ble.w	8012d90 <_dtoa_r+0x920>
 8012fde:	4656      	mov	r6, sl
 8012fe0:	9802      	ldr	r0, [sp, #8]
 8012fe2:	4621      	mov	r1, r4
 8012fe4:	f7ff f9ba 	bl	801235c <quorem>
 8012fe8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8012fec:	f806 3b01 	strb.w	r3, [r6], #1
 8012ff0:	eba6 020a 	sub.w	r2, r6, sl
 8012ff4:	4593      	cmp	fp, r2
 8012ff6:	ddb4      	ble.n	8012f62 <_dtoa_r+0xaf2>
 8012ff8:	9902      	ldr	r1, [sp, #8]
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	220a      	movs	r2, #10
 8012ffe:	4648      	mov	r0, r9
 8013000:	f000 f968 	bl	80132d4 <__multadd>
 8013004:	9002      	str	r0, [sp, #8]
 8013006:	e7eb      	b.n	8012fe0 <_dtoa_r+0xb70>
 8013008:	08015807 	.word	0x08015807
 801300c:	080157a2 	.word	0x080157a2

08013010 <_free_r>:
 8013010:	b538      	push	{r3, r4, r5, lr}
 8013012:	4605      	mov	r5, r0
 8013014:	2900      	cmp	r1, #0
 8013016:	d041      	beq.n	801309c <_free_r+0x8c>
 8013018:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801301c:	1f0c      	subs	r4, r1, #4
 801301e:	2b00      	cmp	r3, #0
 8013020:	bfb8      	it	lt
 8013022:	18e4      	addlt	r4, r4, r3
 8013024:	f000 f8e8 	bl	80131f8 <__malloc_lock>
 8013028:	4a1d      	ldr	r2, [pc, #116]	@ (80130a0 <_free_r+0x90>)
 801302a:	6813      	ldr	r3, [r2, #0]
 801302c:	b933      	cbnz	r3, 801303c <_free_r+0x2c>
 801302e:	6063      	str	r3, [r4, #4]
 8013030:	6014      	str	r4, [r2, #0]
 8013032:	4628      	mov	r0, r5
 8013034:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013038:	f000 b8e4 	b.w	8013204 <__malloc_unlock>
 801303c:	42a3      	cmp	r3, r4
 801303e:	d908      	bls.n	8013052 <_free_r+0x42>
 8013040:	6820      	ldr	r0, [r4, #0]
 8013042:	1821      	adds	r1, r4, r0
 8013044:	428b      	cmp	r3, r1
 8013046:	bf01      	itttt	eq
 8013048:	6819      	ldreq	r1, [r3, #0]
 801304a:	685b      	ldreq	r3, [r3, #4]
 801304c:	1809      	addeq	r1, r1, r0
 801304e:	6021      	streq	r1, [r4, #0]
 8013050:	e7ed      	b.n	801302e <_free_r+0x1e>
 8013052:	461a      	mov	r2, r3
 8013054:	685b      	ldr	r3, [r3, #4]
 8013056:	b10b      	cbz	r3, 801305c <_free_r+0x4c>
 8013058:	42a3      	cmp	r3, r4
 801305a:	d9fa      	bls.n	8013052 <_free_r+0x42>
 801305c:	6811      	ldr	r1, [r2, #0]
 801305e:	1850      	adds	r0, r2, r1
 8013060:	42a0      	cmp	r0, r4
 8013062:	d10b      	bne.n	801307c <_free_r+0x6c>
 8013064:	6820      	ldr	r0, [r4, #0]
 8013066:	4401      	add	r1, r0
 8013068:	1850      	adds	r0, r2, r1
 801306a:	4283      	cmp	r3, r0
 801306c:	6011      	str	r1, [r2, #0]
 801306e:	d1e0      	bne.n	8013032 <_free_r+0x22>
 8013070:	6818      	ldr	r0, [r3, #0]
 8013072:	685b      	ldr	r3, [r3, #4]
 8013074:	6053      	str	r3, [r2, #4]
 8013076:	4408      	add	r0, r1
 8013078:	6010      	str	r0, [r2, #0]
 801307a:	e7da      	b.n	8013032 <_free_r+0x22>
 801307c:	d902      	bls.n	8013084 <_free_r+0x74>
 801307e:	230c      	movs	r3, #12
 8013080:	602b      	str	r3, [r5, #0]
 8013082:	e7d6      	b.n	8013032 <_free_r+0x22>
 8013084:	6820      	ldr	r0, [r4, #0]
 8013086:	1821      	adds	r1, r4, r0
 8013088:	428b      	cmp	r3, r1
 801308a:	bf04      	itt	eq
 801308c:	6819      	ldreq	r1, [r3, #0]
 801308e:	685b      	ldreq	r3, [r3, #4]
 8013090:	6063      	str	r3, [r4, #4]
 8013092:	bf04      	itt	eq
 8013094:	1809      	addeq	r1, r1, r0
 8013096:	6021      	streq	r1, [r4, #0]
 8013098:	6054      	str	r4, [r2, #4]
 801309a:	e7ca      	b.n	8013032 <_free_r+0x22>
 801309c:	bd38      	pop	{r3, r4, r5, pc}
 801309e:	bf00      	nop
 80130a0:	200043fc 	.word	0x200043fc

080130a4 <malloc>:
 80130a4:	4b02      	ldr	r3, [pc, #8]	@ (80130b0 <malloc+0xc>)
 80130a6:	4601      	mov	r1, r0
 80130a8:	6818      	ldr	r0, [r3, #0]
 80130aa:	f000 b825 	b.w	80130f8 <_malloc_r>
 80130ae:	bf00      	nop
 80130b0:	20000018 	.word	0x20000018

080130b4 <sbrk_aligned>:
 80130b4:	b570      	push	{r4, r5, r6, lr}
 80130b6:	4e0f      	ldr	r6, [pc, #60]	@ (80130f4 <sbrk_aligned+0x40>)
 80130b8:	460c      	mov	r4, r1
 80130ba:	6831      	ldr	r1, [r6, #0]
 80130bc:	4605      	mov	r5, r0
 80130be:	b911      	cbnz	r1, 80130c6 <sbrk_aligned+0x12>
 80130c0:	f001 fbb8 	bl	8014834 <_sbrk_r>
 80130c4:	6030      	str	r0, [r6, #0]
 80130c6:	4621      	mov	r1, r4
 80130c8:	4628      	mov	r0, r5
 80130ca:	f001 fbb3 	bl	8014834 <_sbrk_r>
 80130ce:	1c43      	adds	r3, r0, #1
 80130d0:	d103      	bne.n	80130da <sbrk_aligned+0x26>
 80130d2:	f04f 34ff 	mov.w	r4, #4294967295
 80130d6:	4620      	mov	r0, r4
 80130d8:	bd70      	pop	{r4, r5, r6, pc}
 80130da:	1cc4      	adds	r4, r0, #3
 80130dc:	f024 0403 	bic.w	r4, r4, #3
 80130e0:	42a0      	cmp	r0, r4
 80130e2:	d0f8      	beq.n	80130d6 <sbrk_aligned+0x22>
 80130e4:	1a21      	subs	r1, r4, r0
 80130e6:	4628      	mov	r0, r5
 80130e8:	f001 fba4 	bl	8014834 <_sbrk_r>
 80130ec:	3001      	adds	r0, #1
 80130ee:	d1f2      	bne.n	80130d6 <sbrk_aligned+0x22>
 80130f0:	e7ef      	b.n	80130d2 <sbrk_aligned+0x1e>
 80130f2:	bf00      	nop
 80130f4:	200043f8 	.word	0x200043f8

080130f8 <_malloc_r>:
 80130f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80130fc:	1ccd      	adds	r5, r1, #3
 80130fe:	f025 0503 	bic.w	r5, r5, #3
 8013102:	3508      	adds	r5, #8
 8013104:	2d0c      	cmp	r5, #12
 8013106:	bf38      	it	cc
 8013108:	250c      	movcc	r5, #12
 801310a:	2d00      	cmp	r5, #0
 801310c:	4606      	mov	r6, r0
 801310e:	db01      	blt.n	8013114 <_malloc_r+0x1c>
 8013110:	42a9      	cmp	r1, r5
 8013112:	d904      	bls.n	801311e <_malloc_r+0x26>
 8013114:	230c      	movs	r3, #12
 8013116:	6033      	str	r3, [r6, #0]
 8013118:	2000      	movs	r0, #0
 801311a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801311e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80131f4 <_malloc_r+0xfc>
 8013122:	f000 f869 	bl	80131f8 <__malloc_lock>
 8013126:	f8d8 3000 	ldr.w	r3, [r8]
 801312a:	461c      	mov	r4, r3
 801312c:	bb44      	cbnz	r4, 8013180 <_malloc_r+0x88>
 801312e:	4629      	mov	r1, r5
 8013130:	4630      	mov	r0, r6
 8013132:	f7ff ffbf 	bl	80130b4 <sbrk_aligned>
 8013136:	1c43      	adds	r3, r0, #1
 8013138:	4604      	mov	r4, r0
 801313a:	d158      	bne.n	80131ee <_malloc_r+0xf6>
 801313c:	f8d8 4000 	ldr.w	r4, [r8]
 8013140:	4627      	mov	r7, r4
 8013142:	2f00      	cmp	r7, #0
 8013144:	d143      	bne.n	80131ce <_malloc_r+0xd6>
 8013146:	2c00      	cmp	r4, #0
 8013148:	d04b      	beq.n	80131e2 <_malloc_r+0xea>
 801314a:	6823      	ldr	r3, [r4, #0]
 801314c:	4639      	mov	r1, r7
 801314e:	4630      	mov	r0, r6
 8013150:	eb04 0903 	add.w	r9, r4, r3
 8013154:	f001 fb6e 	bl	8014834 <_sbrk_r>
 8013158:	4581      	cmp	r9, r0
 801315a:	d142      	bne.n	80131e2 <_malloc_r+0xea>
 801315c:	6821      	ldr	r1, [r4, #0]
 801315e:	1a6d      	subs	r5, r5, r1
 8013160:	4629      	mov	r1, r5
 8013162:	4630      	mov	r0, r6
 8013164:	f7ff ffa6 	bl	80130b4 <sbrk_aligned>
 8013168:	3001      	adds	r0, #1
 801316a:	d03a      	beq.n	80131e2 <_malloc_r+0xea>
 801316c:	6823      	ldr	r3, [r4, #0]
 801316e:	442b      	add	r3, r5
 8013170:	6023      	str	r3, [r4, #0]
 8013172:	f8d8 3000 	ldr.w	r3, [r8]
 8013176:	685a      	ldr	r2, [r3, #4]
 8013178:	bb62      	cbnz	r2, 80131d4 <_malloc_r+0xdc>
 801317a:	f8c8 7000 	str.w	r7, [r8]
 801317e:	e00f      	b.n	80131a0 <_malloc_r+0xa8>
 8013180:	6822      	ldr	r2, [r4, #0]
 8013182:	1b52      	subs	r2, r2, r5
 8013184:	d420      	bmi.n	80131c8 <_malloc_r+0xd0>
 8013186:	2a0b      	cmp	r2, #11
 8013188:	d917      	bls.n	80131ba <_malloc_r+0xc2>
 801318a:	1961      	adds	r1, r4, r5
 801318c:	42a3      	cmp	r3, r4
 801318e:	6025      	str	r5, [r4, #0]
 8013190:	bf18      	it	ne
 8013192:	6059      	strne	r1, [r3, #4]
 8013194:	6863      	ldr	r3, [r4, #4]
 8013196:	bf08      	it	eq
 8013198:	f8c8 1000 	streq.w	r1, [r8]
 801319c:	5162      	str	r2, [r4, r5]
 801319e:	604b      	str	r3, [r1, #4]
 80131a0:	4630      	mov	r0, r6
 80131a2:	f000 f82f 	bl	8013204 <__malloc_unlock>
 80131a6:	f104 000b 	add.w	r0, r4, #11
 80131aa:	1d23      	adds	r3, r4, #4
 80131ac:	f020 0007 	bic.w	r0, r0, #7
 80131b0:	1ac2      	subs	r2, r0, r3
 80131b2:	bf1c      	itt	ne
 80131b4:	1a1b      	subne	r3, r3, r0
 80131b6:	50a3      	strne	r3, [r4, r2]
 80131b8:	e7af      	b.n	801311a <_malloc_r+0x22>
 80131ba:	6862      	ldr	r2, [r4, #4]
 80131bc:	42a3      	cmp	r3, r4
 80131be:	bf0c      	ite	eq
 80131c0:	f8c8 2000 	streq.w	r2, [r8]
 80131c4:	605a      	strne	r2, [r3, #4]
 80131c6:	e7eb      	b.n	80131a0 <_malloc_r+0xa8>
 80131c8:	4623      	mov	r3, r4
 80131ca:	6864      	ldr	r4, [r4, #4]
 80131cc:	e7ae      	b.n	801312c <_malloc_r+0x34>
 80131ce:	463c      	mov	r4, r7
 80131d0:	687f      	ldr	r7, [r7, #4]
 80131d2:	e7b6      	b.n	8013142 <_malloc_r+0x4a>
 80131d4:	461a      	mov	r2, r3
 80131d6:	685b      	ldr	r3, [r3, #4]
 80131d8:	42a3      	cmp	r3, r4
 80131da:	d1fb      	bne.n	80131d4 <_malloc_r+0xdc>
 80131dc:	2300      	movs	r3, #0
 80131de:	6053      	str	r3, [r2, #4]
 80131e0:	e7de      	b.n	80131a0 <_malloc_r+0xa8>
 80131e2:	230c      	movs	r3, #12
 80131e4:	6033      	str	r3, [r6, #0]
 80131e6:	4630      	mov	r0, r6
 80131e8:	f000 f80c 	bl	8013204 <__malloc_unlock>
 80131ec:	e794      	b.n	8013118 <_malloc_r+0x20>
 80131ee:	6005      	str	r5, [r0, #0]
 80131f0:	e7d6      	b.n	80131a0 <_malloc_r+0xa8>
 80131f2:	bf00      	nop
 80131f4:	200043fc 	.word	0x200043fc

080131f8 <__malloc_lock>:
 80131f8:	4801      	ldr	r0, [pc, #4]	@ (8013200 <__malloc_lock+0x8>)
 80131fa:	f7ff b880 	b.w	80122fe <__retarget_lock_acquire_recursive>
 80131fe:	bf00      	nop
 8013200:	200043f4 	.word	0x200043f4

08013204 <__malloc_unlock>:
 8013204:	4801      	ldr	r0, [pc, #4]	@ (801320c <__malloc_unlock+0x8>)
 8013206:	f7ff b87b 	b.w	8012300 <__retarget_lock_release_recursive>
 801320a:	bf00      	nop
 801320c:	200043f4 	.word	0x200043f4

08013210 <_Balloc>:
 8013210:	b570      	push	{r4, r5, r6, lr}
 8013212:	69c6      	ldr	r6, [r0, #28]
 8013214:	4604      	mov	r4, r0
 8013216:	460d      	mov	r5, r1
 8013218:	b976      	cbnz	r6, 8013238 <_Balloc+0x28>
 801321a:	2010      	movs	r0, #16
 801321c:	f7ff ff42 	bl	80130a4 <malloc>
 8013220:	4602      	mov	r2, r0
 8013222:	61e0      	str	r0, [r4, #28]
 8013224:	b920      	cbnz	r0, 8013230 <_Balloc+0x20>
 8013226:	4b18      	ldr	r3, [pc, #96]	@ (8013288 <_Balloc+0x78>)
 8013228:	4818      	ldr	r0, [pc, #96]	@ (801328c <_Balloc+0x7c>)
 801322a:	216b      	movs	r1, #107	@ 0x6b
 801322c:	f7ff f878 	bl	8012320 <__assert_func>
 8013230:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013234:	6006      	str	r6, [r0, #0]
 8013236:	60c6      	str	r6, [r0, #12]
 8013238:	69e6      	ldr	r6, [r4, #28]
 801323a:	68f3      	ldr	r3, [r6, #12]
 801323c:	b183      	cbz	r3, 8013260 <_Balloc+0x50>
 801323e:	69e3      	ldr	r3, [r4, #28]
 8013240:	68db      	ldr	r3, [r3, #12]
 8013242:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013246:	b9b8      	cbnz	r0, 8013278 <_Balloc+0x68>
 8013248:	2101      	movs	r1, #1
 801324a:	fa01 f605 	lsl.w	r6, r1, r5
 801324e:	1d72      	adds	r2, r6, #5
 8013250:	0092      	lsls	r2, r2, #2
 8013252:	4620      	mov	r0, r4
 8013254:	f001 fb05 	bl	8014862 <_calloc_r>
 8013258:	b160      	cbz	r0, 8013274 <_Balloc+0x64>
 801325a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 801325e:	e00e      	b.n	801327e <_Balloc+0x6e>
 8013260:	2221      	movs	r2, #33	@ 0x21
 8013262:	2104      	movs	r1, #4
 8013264:	4620      	mov	r0, r4
 8013266:	f001 fafc 	bl	8014862 <_calloc_r>
 801326a:	69e3      	ldr	r3, [r4, #28]
 801326c:	60f0      	str	r0, [r6, #12]
 801326e:	68db      	ldr	r3, [r3, #12]
 8013270:	2b00      	cmp	r3, #0
 8013272:	d1e4      	bne.n	801323e <_Balloc+0x2e>
 8013274:	2000      	movs	r0, #0
 8013276:	bd70      	pop	{r4, r5, r6, pc}
 8013278:	6802      	ldr	r2, [r0, #0]
 801327a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 801327e:	2300      	movs	r3, #0
 8013280:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013284:	e7f7      	b.n	8013276 <_Balloc+0x66>
 8013286:	bf00      	nop
 8013288:	080156f5 	.word	0x080156f5
 801328c:	08015818 	.word	0x08015818

08013290 <_Bfree>:
 8013290:	b570      	push	{r4, r5, r6, lr}
 8013292:	69c6      	ldr	r6, [r0, #28]
 8013294:	4605      	mov	r5, r0
 8013296:	460c      	mov	r4, r1
 8013298:	b976      	cbnz	r6, 80132b8 <_Bfree+0x28>
 801329a:	2010      	movs	r0, #16
 801329c:	f7ff ff02 	bl	80130a4 <malloc>
 80132a0:	4602      	mov	r2, r0
 80132a2:	61e8      	str	r0, [r5, #28]
 80132a4:	b920      	cbnz	r0, 80132b0 <_Bfree+0x20>
 80132a6:	4b09      	ldr	r3, [pc, #36]	@ (80132cc <_Bfree+0x3c>)
 80132a8:	4809      	ldr	r0, [pc, #36]	@ (80132d0 <_Bfree+0x40>)
 80132aa:	218f      	movs	r1, #143	@ 0x8f
 80132ac:	f7ff f838 	bl	8012320 <__assert_func>
 80132b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80132b4:	6006      	str	r6, [r0, #0]
 80132b6:	60c6      	str	r6, [r0, #12]
 80132b8:	b13c      	cbz	r4, 80132ca <_Bfree+0x3a>
 80132ba:	69eb      	ldr	r3, [r5, #28]
 80132bc:	6862      	ldr	r2, [r4, #4]
 80132be:	68db      	ldr	r3, [r3, #12]
 80132c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80132c4:	6021      	str	r1, [r4, #0]
 80132c6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80132ca:	bd70      	pop	{r4, r5, r6, pc}
 80132cc:	080156f5 	.word	0x080156f5
 80132d0:	08015818 	.word	0x08015818

080132d4 <__multadd>:
 80132d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80132d8:	690d      	ldr	r5, [r1, #16]
 80132da:	4607      	mov	r7, r0
 80132dc:	460c      	mov	r4, r1
 80132de:	461e      	mov	r6, r3
 80132e0:	f101 0c14 	add.w	ip, r1, #20
 80132e4:	2000      	movs	r0, #0
 80132e6:	f8dc 3000 	ldr.w	r3, [ip]
 80132ea:	b299      	uxth	r1, r3
 80132ec:	fb02 6101 	mla	r1, r2, r1, r6
 80132f0:	0c1e      	lsrs	r6, r3, #16
 80132f2:	0c0b      	lsrs	r3, r1, #16
 80132f4:	fb02 3306 	mla	r3, r2, r6, r3
 80132f8:	b289      	uxth	r1, r1
 80132fa:	3001      	adds	r0, #1
 80132fc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013300:	4285      	cmp	r5, r0
 8013302:	f84c 1b04 	str.w	r1, [ip], #4
 8013306:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801330a:	dcec      	bgt.n	80132e6 <__multadd+0x12>
 801330c:	b30e      	cbz	r6, 8013352 <__multadd+0x7e>
 801330e:	68a3      	ldr	r3, [r4, #8]
 8013310:	42ab      	cmp	r3, r5
 8013312:	dc19      	bgt.n	8013348 <__multadd+0x74>
 8013314:	6861      	ldr	r1, [r4, #4]
 8013316:	4638      	mov	r0, r7
 8013318:	3101      	adds	r1, #1
 801331a:	f7ff ff79 	bl	8013210 <_Balloc>
 801331e:	4680      	mov	r8, r0
 8013320:	b928      	cbnz	r0, 801332e <__multadd+0x5a>
 8013322:	4602      	mov	r2, r0
 8013324:	4b0c      	ldr	r3, [pc, #48]	@ (8013358 <__multadd+0x84>)
 8013326:	480d      	ldr	r0, [pc, #52]	@ (801335c <__multadd+0x88>)
 8013328:	21ba      	movs	r1, #186	@ 0xba
 801332a:	f7fe fff9 	bl	8012320 <__assert_func>
 801332e:	6922      	ldr	r2, [r4, #16]
 8013330:	3202      	adds	r2, #2
 8013332:	f104 010c 	add.w	r1, r4, #12
 8013336:	0092      	lsls	r2, r2, #2
 8013338:	300c      	adds	r0, #12
 801333a:	f7fe ffe2 	bl	8012302 <memcpy>
 801333e:	4621      	mov	r1, r4
 8013340:	4638      	mov	r0, r7
 8013342:	f7ff ffa5 	bl	8013290 <_Bfree>
 8013346:	4644      	mov	r4, r8
 8013348:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801334c:	3501      	adds	r5, #1
 801334e:	615e      	str	r6, [r3, #20]
 8013350:	6125      	str	r5, [r4, #16]
 8013352:	4620      	mov	r0, r4
 8013354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013358:	08015807 	.word	0x08015807
 801335c:	08015818 	.word	0x08015818

08013360 <__hi0bits>:
 8013360:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013364:	4603      	mov	r3, r0
 8013366:	bf36      	itet	cc
 8013368:	0403      	lslcc	r3, r0, #16
 801336a:	2000      	movcs	r0, #0
 801336c:	2010      	movcc	r0, #16
 801336e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013372:	bf3c      	itt	cc
 8013374:	021b      	lslcc	r3, r3, #8
 8013376:	3008      	addcc	r0, #8
 8013378:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801337c:	bf3c      	itt	cc
 801337e:	011b      	lslcc	r3, r3, #4
 8013380:	3004      	addcc	r0, #4
 8013382:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013386:	bf3c      	itt	cc
 8013388:	009b      	lslcc	r3, r3, #2
 801338a:	3002      	addcc	r0, #2
 801338c:	2b00      	cmp	r3, #0
 801338e:	db05      	blt.n	801339c <__hi0bits+0x3c>
 8013390:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013394:	f100 0001 	add.w	r0, r0, #1
 8013398:	bf08      	it	eq
 801339a:	2020      	moveq	r0, #32
 801339c:	4770      	bx	lr

0801339e <__lo0bits>:
 801339e:	6803      	ldr	r3, [r0, #0]
 80133a0:	4602      	mov	r2, r0
 80133a2:	f013 0007 	ands.w	r0, r3, #7
 80133a6:	d00b      	beq.n	80133c0 <__lo0bits+0x22>
 80133a8:	07d9      	lsls	r1, r3, #31
 80133aa:	d421      	bmi.n	80133f0 <__lo0bits+0x52>
 80133ac:	0798      	lsls	r0, r3, #30
 80133ae:	bf49      	itett	mi
 80133b0:	085b      	lsrmi	r3, r3, #1
 80133b2:	089b      	lsrpl	r3, r3, #2
 80133b4:	2001      	movmi	r0, #1
 80133b6:	6013      	strmi	r3, [r2, #0]
 80133b8:	bf5c      	itt	pl
 80133ba:	6013      	strpl	r3, [r2, #0]
 80133bc:	2002      	movpl	r0, #2
 80133be:	4770      	bx	lr
 80133c0:	b299      	uxth	r1, r3
 80133c2:	b909      	cbnz	r1, 80133c8 <__lo0bits+0x2a>
 80133c4:	0c1b      	lsrs	r3, r3, #16
 80133c6:	2010      	movs	r0, #16
 80133c8:	b2d9      	uxtb	r1, r3
 80133ca:	b909      	cbnz	r1, 80133d0 <__lo0bits+0x32>
 80133cc:	3008      	adds	r0, #8
 80133ce:	0a1b      	lsrs	r3, r3, #8
 80133d0:	0719      	lsls	r1, r3, #28
 80133d2:	bf04      	itt	eq
 80133d4:	091b      	lsreq	r3, r3, #4
 80133d6:	3004      	addeq	r0, #4
 80133d8:	0799      	lsls	r1, r3, #30
 80133da:	bf04      	itt	eq
 80133dc:	089b      	lsreq	r3, r3, #2
 80133de:	3002      	addeq	r0, #2
 80133e0:	07d9      	lsls	r1, r3, #31
 80133e2:	d403      	bmi.n	80133ec <__lo0bits+0x4e>
 80133e4:	085b      	lsrs	r3, r3, #1
 80133e6:	f100 0001 	add.w	r0, r0, #1
 80133ea:	d003      	beq.n	80133f4 <__lo0bits+0x56>
 80133ec:	6013      	str	r3, [r2, #0]
 80133ee:	4770      	bx	lr
 80133f0:	2000      	movs	r0, #0
 80133f2:	4770      	bx	lr
 80133f4:	2020      	movs	r0, #32
 80133f6:	4770      	bx	lr

080133f8 <__i2b>:
 80133f8:	b510      	push	{r4, lr}
 80133fa:	460c      	mov	r4, r1
 80133fc:	2101      	movs	r1, #1
 80133fe:	f7ff ff07 	bl	8013210 <_Balloc>
 8013402:	4602      	mov	r2, r0
 8013404:	b928      	cbnz	r0, 8013412 <__i2b+0x1a>
 8013406:	4b05      	ldr	r3, [pc, #20]	@ (801341c <__i2b+0x24>)
 8013408:	4805      	ldr	r0, [pc, #20]	@ (8013420 <__i2b+0x28>)
 801340a:	f240 1145 	movw	r1, #325	@ 0x145
 801340e:	f7fe ff87 	bl	8012320 <__assert_func>
 8013412:	2301      	movs	r3, #1
 8013414:	6144      	str	r4, [r0, #20]
 8013416:	6103      	str	r3, [r0, #16]
 8013418:	bd10      	pop	{r4, pc}
 801341a:	bf00      	nop
 801341c:	08015807 	.word	0x08015807
 8013420:	08015818 	.word	0x08015818

08013424 <__multiply>:
 8013424:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013428:	4617      	mov	r7, r2
 801342a:	690a      	ldr	r2, [r1, #16]
 801342c:	693b      	ldr	r3, [r7, #16]
 801342e:	429a      	cmp	r2, r3
 8013430:	bfa8      	it	ge
 8013432:	463b      	movge	r3, r7
 8013434:	4689      	mov	r9, r1
 8013436:	bfa4      	itt	ge
 8013438:	460f      	movge	r7, r1
 801343a:	4699      	movge	r9, r3
 801343c:	693d      	ldr	r5, [r7, #16]
 801343e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013442:	68bb      	ldr	r3, [r7, #8]
 8013444:	6879      	ldr	r1, [r7, #4]
 8013446:	eb05 060a 	add.w	r6, r5, sl
 801344a:	42b3      	cmp	r3, r6
 801344c:	b085      	sub	sp, #20
 801344e:	bfb8      	it	lt
 8013450:	3101      	addlt	r1, #1
 8013452:	f7ff fedd 	bl	8013210 <_Balloc>
 8013456:	b930      	cbnz	r0, 8013466 <__multiply+0x42>
 8013458:	4602      	mov	r2, r0
 801345a:	4b41      	ldr	r3, [pc, #260]	@ (8013560 <__multiply+0x13c>)
 801345c:	4841      	ldr	r0, [pc, #260]	@ (8013564 <__multiply+0x140>)
 801345e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013462:	f7fe ff5d 	bl	8012320 <__assert_func>
 8013466:	f100 0414 	add.w	r4, r0, #20
 801346a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801346e:	4623      	mov	r3, r4
 8013470:	2200      	movs	r2, #0
 8013472:	4573      	cmp	r3, lr
 8013474:	d320      	bcc.n	80134b8 <__multiply+0x94>
 8013476:	f107 0814 	add.w	r8, r7, #20
 801347a:	f109 0114 	add.w	r1, r9, #20
 801347e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013482:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013486:	9302      	str	r3, [sp, #8]
 8013488:	1beb      	subs	r3, r5, r7
 801348a:	3b15      	subs	r3, #21
 801348c:	f023 0303 	bic.w	r3, r3, #3
 8013490:	3304      	adds	r3, #4
 8013492:	3715      	adds	r7, #21
 8013494:	42bd      	cmp	r5, r7
 8013496:	bf38      	it	cc
 8013498:	2304      	movcc	r3, #4
 801349a:	9301      	str	r3, [sp, #4]
 801349c:	9b02      	ldr	r3, [sp, #8]
 801349e:	9103      	str	r1, [sp, #12]
 80134a0:	428b      	cmp	r3, r1
 80134a2:	d80c      	bhi.n	80134be <__multiply+0x9a>
 80134a4:	2e00      	cmp	r6, #0
 80134a6:	dd03      	ble.n	80134b0 <__multiply+0x8c>
 80134a8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d055      	beq.n	801355c <__multiply+0x138>
 80134b0:	6106      	str	r6, [r0, #16]
 80134b2:	b005      	add	sp, #20
 80134b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80134b8:	f843 2b04 	str.w	r2, [r3], #4
 80134bc:	e7d9      	b.n	8013472 <__multiply+0x4e>
 80134be:	f8b1 a000 	ldrh.w	sl, [r1]
 80134c2:	f1ba 0f00 	cmp.w	sl, #0
 80134c6:	d01f      	beq.n	8013508 <__multiply+0xe4>
 80134c8:	46c4      	mov	ip, r8
 80134ca:	46a1      	mov	r9, r4
 80134cc:	2700      	movs	r7, #0
 80134ce:	f85c 2b04 	ldr.w	r2, [ip], #4
 80134d2:	f8d9 3000 	ldr.w	r3, [r9]
 80134d6:	fa1f fb82 	uxth.w	fp, r2
 80134da:	b29b      	uxth	r3, r3
 80134dc:	fb0a 330b 	mla	r3, sl, fp, r3
 80134e0:	443b      	add	r3, r7
 80134e2:	f8d9 7000 	ldr.w	r7, [r9]
 80134e6:	0c12      	lsrs	r2, r2, #16
 80134e8:	0c3f      	lsrs	r7, r7, #16
 80134ea:	fb0a 7202 	mla	r2, sl, r2, r7
 80134ee:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80134f2:	b29b      	uxth	r3, r3
 80134f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80134f8:	4565      	cmp	r5, ip
 80134fa:	f849 3b04 	str.w	r3, [r9], #4
 80134fe:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013502:	d8e4      	bhi.n	80134ce <__multiply+0xaa>
 8013504:	9b01      	ldr	r3, [sp, #4]
 8013506:	50e7      	str	r7, [r4, r3]
 8013508:	9b03      	ldr	r3, [sp, #12]
 801350a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801350e:	3104      	adds	r1, #4
 8013510:	f1b9 0f00 	cmp.w	r9, #0
 8013514:	d020      	beq.n	8013558 <__multiply+0x134>
 8013516:	6823      	ldr	r3, [r4, #0]
 8013518:	4647      	mov	r7, r8
 801351a:	46a4      	mov	ip, r4
 801351c:	f04f 0a00 	mov.w	sl, #0
 8013520:	f8b7 b000 	ldrh.w	fp, [r7]
 8013524:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013528:	fb09 220b 	mla	r2, r9, fp, r2
 801352c:	4452      	add	r2, sl
 801352e:	b29b      	uxth	r3, r3
 8013530:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013534:	f84c 3b04 	str.w	r3, [ip], #4
 8013538:	f857 3b04 	ldr.w	r3, [r7], #4
 801353c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013540:	f8bc 3000 	ldrh.w	r3, [ip]
 8013544:	fb09 330a 	mla	r3, r9, sl, r3
 8013548:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801354c:	42bd      	cmp	r5, r7
 801354e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013552:	d8e5      	bhi.n	8013520 <__multiply+0xfc>
 8013554:	9a01      	ldr	r2, [sp, #4]
 8013556:	50a3      	str	r3, [r4, r2]
 8013558:	3404      	adds	r4, #4
 801355a:	e79f      	b.n	801349c <__multiply+0x78>
 801355c:	3e01      	subs	r6, #1
 801355e:	e7a1      	b.n	80134a4 <__multiply+0x80>
 8013560:	08015807 	.word	0x08015807
 8013564:	08015818 	.word	0x08015818

08013568 <__pow5mult>:
 8013568:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801356c:	4615      	mov	r5, r2
 801356e:	f012 0203 	ands.w	r2, r2, #3
 8013572:	4607      	mov	r7, r0
 8013574:	460e      	mov	r6, r1
 8013576:	d007      	beq.n	8013588 <__pow5mult+0x20>
 8013578:	4c25      	ldr	r4, [pc, #148]	@ (8013610 <__pow5mult+0xa8>)
 801357a:	3a01      	subs	r2, #1
 801357c:	2300      	movs	r3, #0
 801357e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013582:	f7ff fea7 	bl	80132d4 <__multadd>
 8013586:	4606      	mov	r6, r0
 8013588:	10ad      	asrs	r5, r5, #2
 801358a:	d03d      	beq.n	8013608 <__pow5mult+0xa0>
 801358c:	69fc      	ldr	r4, [r7, #28]
 801358e:	b97c      	cbnz	r4, 80135b0 <__pow5mult+0x48>
 8013590:	2010      	movs	r0, #16
 8013592:	f7ff fd87 	bl	80130a4 <malloc>
 8013596:	4602      	mov	r2, r0
 8013598:	61f8      	str	r0, [r7, #28]
 801359a:	b928      	cbnz	r0, 80135a8 <__pow5mult+0x40>
 801359c:	4b1d      	ldr	r3, [pc, #116]	@ (8013614 <__pow5mult+0xac>)
 801359e:	481e      	ldr	r0, [pc, #120]	@ (8013618 <__pow5mult+0xb0>)
 80135a0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80135a4:	f7fe febc 	bl	8012320 <__assert_func>
 80135a8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80135ac:	6004      	str	r4, [r0, #0]
 80135ae:	60c4      	str	r4, [r0, #12]
 80135b0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80135b4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80135b8:	b94c      	cbnz	r4, 80135ce <__pow5mult+0x66>
 80135ba:	f240 2171 	movw	r1, #625	@ 0x271
 80135be:	4638      	mov	r0, r7
 80135c0:	f7ff ff1a 	bl	80133f8 <__i2b>
 80135c4:	2300      	movs	r3, #0
 80135c6:	f8c8 0008 	str.w	r0, [r8, #8]
 80135ca:	4604      	mov	r4, r0
 80135cc:	6003      	str	r3, [r0, #0]
 80135ce:	f04f 0900 	mov.w	r9, #0
 80135d2:	07eb      	lsls	r3, r5, #31
 80135d4:	d50a      	bpl.n	80135ec <__pow5mult+0x84>
 80135d6:	4631      	mov	r1, r6
 80135d8:	4622      	mov	r2, r4
 80135da:	4638      	mov	r0, r7
 80135dc:	f7ff ff22 	bl	8013424 <__multiply>
 80135e0:	4631      	mov	r1, r6
 80135e2:	4680      	mov	r8, r0
 80135e4:	4638      	mov	r0, r7
 80135e6:	f7ff fe53 	bl	8013290 <_Bfree>
 80135ea:	4646      	mov	r6, r8
 80135ec:	106d      	asrs	r5, r5, #1
 80135ee:	d00b      	beq.n	8013608 <__pow5mult+0xa0>
 80135f0:	6820      	ldr	r0, [r4, #0]
 80135f2:	b938      	cbnz	r0, 8013604 <__pow5mult+0x9c>
 80135f4:	4622      	mov	r2, r4
 80135f6:	4621      	mov	r1, r4
 80135f8:	4638      	mov	r0, r7
 80135fa:	f7ff ff13 	bl	8013424 <__multiply>
 80135fe:	6020      	str	r0, [r4, #0]
 8013600:	f8c0 9000 	str.w	r9, [r0]
 8013604:	4604      	mov	r4, r0
 8013606:	e7e4      	b.n	80135d2 <__pow5mult+0x6a>
 8013608:	4630      	mov	r0, r6
 801360a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801360e:	bf00      	nop
 8013610:	080158a8 	.word	0x080158a8
 8013614:	080156f5 	.word	0x080156f5
 8013618:	08015818 	.word	0x08015818

0801361c <__lshift>:
 801361c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013620:	460c      	mov	r4, r1
 8013622:	6849      	ldr	r1, [r1, #4]
 8013624:	6923      	ldr	r3, [r4, #16]
 8013626:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801362a:	68a3      	ldr	r3, [r4, #8]
 801362c:	4607      	mov	r7, r0
 801362e:	4691      	mov	r9, r2
 8013630:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013634:	f108 0601 	add.w	r6, r8, #1
 8013638:	42b3      	cmp	r3, r6
 801363a:	db0b      	blt.n	8013654 <__lshift+0x38>
 801363c:	4638      	mov	r0, r7
 801363e:	f7ff fde7 	bl	8013210 <_Balloc>
 8013642:	4605      	mov	r5, r0
 8013644:	b948      	cbnz	r0, 801365a <__lshift+0x3e>
 8013646:	4602      	mov	r2, r0
 8013648:	4b28      	ldr	r3, [pc, #160]	@ (80136ec <__lshift+0xd0>)
 801364a:	4829      	ldr	r0, [pc, #164]	@ (80136f0 <__lshift+0xd4>)
 801364c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013650:	f7fe fe66 	bl	8012320 <__assert_func>
 8013654:	3101      	adds	r1, #1
 8013656:	005b      	lsls	r3, r3, #1
 8013658:	e7ee      	b.n	8013638 <__lshift+0x1c>
 801365a:	2300      	movs	r3, #0
 801365c:	f100 0114 	add.w	r1, r0, #20
 8013660:	f100 0210 	add.w	r2, r0, #16
 8013664:	4618      	mov	r0, r3
 8013666:	4553      	cmp	r3, sl
 8013668:	db33      	blt.n	80136d2 <__lshift+0xb6>
 801366a:	6920      	ldr	r0, [r4, #16]
 801366c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013670:	f104 0314 	add.w	r3, r4, #20
 8013674:	f019 091f 	ands.w	r9, r9, #31
 8013678:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801367c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013680:	d02b      	beq.n	80136da <__lshift+0xbe>
 8013682:	f1c9 0e20 	rsb	lr, r9, #32
 8013686:	468a      	mov	sl, r1
 8013688:	2200      	movs	r2, #0
 801368a:	6818      	ldr	r0, [r3, #0]
 801368c:	fa00 f009 	lsl.w	r0, r0, r9
 8013690:	4310      	orrs	r0, r2
 8013692:	f84a 0b04 	str.w	r0, [sl], #4
 8013696:	f853 2b04 	ldr.w	r2, [r3], #4
 801369a:	459c      	cmp	ip, r3
 801369c:	fa22 f20e 	lsr.w	r2, r2, lr
 80136a0:	d8f3      	bhi.n	801368a <__lshift+0x6e>
 80136a2:	ebac 0304 	sub.w	r3, ip, r4
 80136a6:	3b15      	subs	r3, #21
 80136a8:	f023 0303 	bic.w	r3, r3, #3
 80136ac:	3304      	adds	r3, #4
 80136ae:	f104 0015 	add.w	r0, r4, #21
 80136b2:	4560      	cmp	r0, ip
 80136b4:	bf88      	it	hi
 80136b6:	2304      	movhi	r3, #4
 80136b8:	50ca      	str	r2, [r1, r3]
 80136ba:	b10a      	cbz	r2, 80136c0 <__lshift+0xa4>
 80136bc:	f108 0602 	add.w	r6, r8, #2
 80136c0:	3e01      	subs	r6, #1
 80136c2:	4638      	mov	r0, r7
 80136c4:	612e      	str	r6, [r5, #16]
 80136c6:	4621      	mov	r1, r4
 80136c8:	f7ff fde2 	bl	8013290 <_Bfree>
 80136cc:	4628      	mov	r0, r5
 80136ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80136d2:	f842 0f04 	str.w	r0, [r2, #4]!
 80136d6:	3301      	adds	r3, #1
 80136d8:	e7c5      	b.n	8013666 <__lshift+0x4a>
 80136da:	3904      	subs	r1, #4
 80136dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80136e0:	f841 2f04 	str.w	r2, [r1, #4]!
 80136e4:	459c      	cmp	ip, r3
 80136e6:	d8f9      	bhi.n	80136dc <__lshift+0xc0>
 80136e8:	e7ea      	b.n	80136c0 <__lshift+0xa4>
 80136ea:	bf00      	nop
 80136ec:	08015807 	.word	0x08015807
 80136f0:	08015818 	.word	0x08015818

080136f4 <__mcmp>:
 80136f4:	690a      	ldr	r2, [r1, #16]
 80136f6:	4603      	mov	r3, r0
 80136f8:	6900      	ldr	r0, [r0, #16]
 80136fa:	1a80      	subs	r0, r0, r2
 80136fc:	b530      	push	{r4, r5, lr}
 80136fe:	d10e      	bne.n	801371e <__mcmp+0x2a>
 8013700:	3314      	adds	r3, #20
 8013702:	3114      	adds	r1, #20
 8013704:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013708:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801370c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013710:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013714:	4295      	cmp	r5, r2
 8013716:	d003      	beq.n	8013720 <__mcmp+0x2c>
 8013718:	d205      	bcs.n	8013726 <__mcmp+0x32>
 801371a:	f04f 30ff 	mov.w	r0, #4294967295
 801371e:	bd30      	pop	{r4, r5, pc}
 8013720:	42a3      	cmp	r3, r4
 8013722:	d3f3      	bcc.n	801370c <__mcmp+0x18>
 8013724:	e7fb      	b.n	801371e <__mcmp+0x2a>
 8013726:	2001      	movs	r0, #1
 8013728:	e7f9      	b.n	801371e <__mcmp+0x2a>
	...

0801372c <__mdiff>:
 801372c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013730:	4689      	mov	r9, r1
 8013732:	4606      	mov	r6, r0
 8013734:	4611      	mov	r1, r2
 8013736:	4648      	mov	r0, r9
 8013738:	4614      	mov	r4, r2
 801373a:	f7ff ffdb 	bl	80136f4 <__mcmp>
 801373e:	1e05      	subs	r5, r0, #0
 8013740:	d112      	bne.n	8013768 <__mdiff+0x3c>
 8013742:	4629      	mov	r1, r5
 8013744:	4630      	mov	r0, r6
 8013746:	f7ff fd63 	bl	8013210 <_Balloc>
 801374a:	4602      	mov	r2, r0
 801374c:	b928      	cbnz	r0, 801375a <__mdiff+0x2e>
 801374e:	4b3f      	ldr	r3, [pc, #252]	@ (801384c <__mdiff+0x120>)
 8013750:	f240 2137 	movw	r1, #567	@ 0x237
 8013754:	483e      	ldr	r0, [pc, #248]	@ (8013850 <__mdiff+0x124>)
 8013756:	f7fe fde3 	bl	8012320 <__assert_func>
 801375a:	2301      	movs	r3, #1
 801375c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013760:	4610      	mov	r0, r2
 8013762:	b003      	add	sp, #12
 8013764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013768:	bfbc      	itt	lt
 801376a:	464b      	movlt	r3, r9
 801376c:	46a1      	movlt	r9, r4
 801376e:	4630      	mov	r0, r6
 8013770:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013774:	bfba      	itte	lt
 8013776:	461c      	movlt	r4, r3
 8013778:	2501      	movlt	r5, #1
 801377a:	2500      	movge	r5, #0
 801377c:	f7ff fd48 	bl	8013210 <_Balloc>
 8013780:	4602      	mov	r2, r0
 8013782:	b918      	cbnz	r0, 801378c <__mdiff+0x60>
 8013784:	4b31      	ldr	r3, [pc, #196]	@ (801384c <__mdiff+0x120>)
 8013786:	f240 2145 	movw	r1, #581	@ 0x245
 801378a:	e7e3      	b.n	8013754 <__mdiff+0x28>
 801378c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013790:	6926      	ldr	r6, [r4, #16]
 8013792:	60c5      	str	r5, [r0, #12]
 8013794:	f109 0310 	add.w	r3, r9, #16
 8013798:	f109 0514 	add.w	r5, r9, #20
 801379c:	f104 0e14 	add.w	lr, r4, #20
 80137a0:	f100 0b14 	add.w	fp, r0, #20
 80137a4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80137a8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80137ac:	9301      	str	r3, [sp, #4]
 80137ae:	46d9      	mov	r9, fp
 80137b0:	f04f 0c00 	mov.w	ip, #0
 80137b4:	9b01      	ldr	r3, [sp, #4]
 80137b6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80137ba:	f853 af04 	ldr.w	sl, [r3, #4]!
 80137be:	9301      	str	r3, [sp, #4]
 80137c0:	fa1f f38a 	uxth.w	r3, sl
 80137c4:	4619      	mov	r1, r3
 80137c6:	b283      	uxth	r3, r0
 80137c8:	1acb      	subs	r3, r1, r3
 80137ca:	0c00      	lsrs	r0, r0, #16
 80137cc:	4463      	add	r3, ip
 80137ce:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80137d2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80137d6:	b29b      	uxth	r3, r3
 80137d8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80137dc:	4576      	cmp	r6, lr
 80137de:	f849 3b04 	str.w	r3, [r9], #4
 80137e2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80137e6:	d8e5      	bhi.n	80137b4 <__mdiff+0x88>
 80137e8:	1b33      	subs	r3, r6, r4
 80137ea:	3b15      	subs	r3, #21
 80137ec:	f023 0303 	bic.w	r3, r3, #3
 80137f0:	3415      	adds	r4, #21
 80137f2:	3304      	adds	r3, #4
 80137f4:	42a6      	cmp	r6, r4
 80137f6:	bf38      	it	cc
 80137f8:	2304      	movcc	r3, #4
 80137fa:	441d      	add	r5, r3
 80137fc:	445b      	add	r3, fp
 80137fe:	461e      	mov	r6, r3
 8013800:	462c      	mov	r4, r5
 8013802:	4544      	cmp	r4, r8
 8013804:	d30e      	bcc.n	8013824 <__mdiff+0xf8>
 8013806:	f108 0103 	add.w	r1, r8, #3
 801380a:	1b49      	subs	r1, r1, r5
 801380c:	f021 0103 	bic.w	r1, r1, #3
 8013810:	3d03      	subs	r5, #3
 8013812:	45a8      	cmp	r8, r5
 8013814:	bf38      	it	cc
 8013816:	2100      	movcc	r1, #0
 8013818:	440b      	add	r3, r1
 801381a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801381e:	b191      	cbz	r1, 8013846 <__mdiff+0x11a>
 8013820:	6117      	str	r7, [r2, #16]
 8013822:	e79d      	b.n	8013760 <__mdiff+0x34>
 8013824:	f854 1b04 	ldr.w	r1, [r4], #4
 8013828:	46e6      	mov	lr, ip
 801382a:	0c08      	lsrs	r0, r1, #16
 801382c:	fa1c fc81 	uxtah	ip, ip, r1
 8013830:	4471      	add	r1, lr
 8013832:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8013836:	b289      	uxth	r1, r1
 8013838:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801383c:	f846 1b04 	str.w	r1, [r6], #4
 8013840:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013844:	e7dd      	b.n	8013802 <__mdiff+0xd6>
 8013846:	3f01      	subs	r7, #1
 8013848:	e7e7      	b.n	801381a <__mdiff+0xee>
 801384a:	bf00      	nop
 801384c:	08015807 	.word	0x08015807
 8013850:	08015818 	.word	0x08015818

08013854 <__d2b>:
 8013854:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8013858:	460f      	mov	r7, r1
 801385a:	2101      	movs	r1, #1
 801385c:	ec59 8b10 	vmov	r8, r9, d0
 8013860:	4616      	mov	r6, r2
 8013862:	f7ff fcd5 	bl	8013210 <_Balloc>
 8013866:	4604      	mov	r4, r0
 8013868:	b930      	cbnz	r0, 8013878 <__d2b+0x24>
 801386a:	4602      	mov	r2, r0
 801386c:	4b23      	ldr	r3, [pc, #140]	@ (80138fc <__d2b+0xa8>)
 801386e:	4824      	ldr	r0, [pc, #144]	@ (8013900 <__d2b+0xac>)
 8013870:	f240 310f 	movw	r1, #783	@ 0x30f
 8013874:	f7fe fd54 	bl	8012320 <__assert_func>
 8013878:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801387c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013880:	b10d      	cbz	r5, 8013886 <__d2b+0x32>
 8013882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8013886:	9301      	str	r3, [sp, #4]
 8013888:	f1b8 0300 	subs.w	r3, r8, #0
 801388c:	d023      	beq.n	80138d6 <__d2b+0x82>
 801388e:	4668      	mov	r0, sp
 8013890:	9300      	str	r3, [sp, #0]
 8013892:	f7ff fd84 	bl	801339e <__lo0bits>
 8013896:	e9dd 1200 	ldrd	r1, r2, [sp]
 801389a:	b1d0      	cbz	r0, 80138d2 <__d2b+0x7e>
 801389c:	f1c0 0320 	rsb	r3, r0, #32
 80138a0:	fa02 f303 	lsl.w	r3, r2, r3
 80138a4:	430b      	orrs	r3, r1
 80138a6:	40c2      	lsrs	r2, r0
 80138a8:	6163      	str	r3, [r4, #20]
 80138aa:	9201      	str	r2, [sp, #4]
 80138ac:	9b01      	ldr	r3, [sp, #4]
 80138ae:	61a3      	str	r3, [r4, #24]
 80138b0:	2b00      	cmp	r3, #0
 80138b2:	bf0c      	ite	eq
 80138b4:	2201      	moveq	r2, #1
 80138b6:	2202      	movne	r2, #2
 80138b8:	6122      	str	r2, [r4, #16]
 80138ba:	b1a5      	cbz	r5, 80138e6 <__d2b+0x92>
 80138bc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80138c0:	4405      	add	r5, r0
 80138c2:	603d      	str	r5, [r7, #0]
 80138c4:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80138c8:	6030      	str	r0, [r6, #0]
 80138ca:	4620      	mov	r0, r4
 80138cc:	b003      	add	sp, #12
 80138ce:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80138d2:	6161      	str	r1, [r4, #20]
 80138d4:	e7ea      	b.n	80138ac <__d2b+0x58>
 80138d6:	a801      	add	r0, sp, #4
 80138d8:	f7ff fd61 	bl	801339e <__lo0bits>
 80138dc:	9b01      	ldr	r3, [sp, #4]
 80138de:	6163      	str	r3, [r4, #20]
 80138e0:	3020      	adds	r0, #32
 80138e2:	2201      	movs	r2, #1
 80138e4:	e7e8      	b.n	80138b8 <__d2b+0x64>
 80138e6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80138ea:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80138ee:	6038      	str	r0, [r7, #0]
 80138f0:	6918      	ldr	r0, [r3, #16]
 80138f2:	f7ff fd35 	bl	8013360 <__hi0bits>
 80138f6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80138fa:	e7e5      	b.n	80138c8 <__d2b+0x74>
 80138fc:	08015807 	.word	0x08015807
 8013900:	08015818 	.word	0x08015818

08013904 <__ssputs_r>:
 8013904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013908:	688e      	ldr	r6, [r1, #8]
 801390a:	461f      	mov	r7, r3
 801390c:	42be      	cmp	r6, r7
 801390e:	680b      	ldr	r3, [r1, #0]
 8013910:	4682      	mov	sl, r0
 8013912:	460c      	mov	r4, r1
 8013914:	4690      	mov	r8, r2
 8013916:	d82d      	bhi.n	8013974 <__ssputs_r+0x70>
 8013918:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801391c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8013920:	d026      	beq.n	8013970 <__ssputs_r+0x6c>
 8013922:	6965      	ldr	r5, [r4, #20]
 8013924:	6909      	ldr	r1, [r1, #16]
 8013926:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801392a:	eba3 0901 	sub.w	r9, r3, r1
 801392e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8013932:	1c7b      	adds	r3, r7, #1
 8013934:	444b      	add	r3, r9
 8013936:	106d      	asrs	r5, r5, #1
 8013938:	429d      	cmp	r5, r3
 801393a:	bf38      	it	cc
 801393c:	461d      	movcc	r5, r3
 801393e:	0553      	lsls	r3, r2, #21
 8013940:	d527      	bpl.n	8013992 <__ssputs_r+0x8e>
 8013942:	4629      	mov	r1, r5
 8013944:	f7ff fbd8 	bl	80130f8 <_malloc_r>
 8013948:	4606      	mov	r6, r0
 801394a:	b360      	cbz	r0, 80139a6 <__ssputs_r+0xa2>
 801394c:	6921      	ldr	r1, [r4, #16]
 801394e:	464a      	mov	r2, r9
 8013950:	f7fe fcd7 	bl	8012302 <memcpy>
 8013954:	89a3      	ldrh	r3, [r4, #12]
 8013956:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801395a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801395e:	81a3      	strh	r3, [r4, #12]
 8013960:	6126      	str	r6, [r4, #16]
 8013962:	6165      	str	r5, [r4, #20]
 8013964:	444e      	add	r6, r9
 8013966:	eba5 0509 	sub.w	r5, r5, r9
 801396a:	6026      	str	r6, [r4, #0]
 801396c:	60a5      	str	r5, [r4, #8]
 801396e:	463e      	mov	r6, r7
 8013970:	42be      	cmp	r6, r7
 8013972:	d900      	bls.n	8013976 <__ssputs_r+0x72>
 8013974:	463e      	mov	r6, r7
 8013976:	6820      	ldr	r0, [r4, #0]
 8013978:	4632      	mov	r2, r6
 801397a:	4641      	mov	r1, r8
 801397c:	f000 ff40 	bl	8014800 <memmove>
 8013980:	68a3      	ldr	r3, [r4, #8]
 8013982:	1b9b      	subs	r3, r3, r6
 8013984:	60a3      	str	r3, [r4, #8]
 8013986:	6823      	ldr	r3, [r4, #0]
 8013988:	4433      	add	r3, r6
 801398a:	6023      	str	r3, [r4, #0]
 801398c:	2000      	movs	r0, #0
 801398e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013992:	462a      	mov	r2, r5
 8013994:	f000 ff8b 	bl	80148ae <_realloc_r>
 8013998:	4606      	mov	r6, r0
 801399a:	2800      	cmp	r0, #0
 801399c:	d1e0      	bne.n	8013960 <__ssputs_r+0x5c>
 801399e:	6921      	ldr	r1, [r4, #16]
 80139a0:	4650      	mov	r0, sl
 80139a2:	f7ff fb35 	bl	8013010 <_free_r>
 80139a6:	230c      	movs	r3, #12
 80139a8:	f8ca 3000 	str.w	r3, [sl]
 80139ac:	89a3      	ldrh	r3, [r4, #12]
 80139ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80139b2:	81a3      	strh	r3, [r4, #12]
 80139b4:	f04f 30ff 	mov.w	r0, #4294967295
 80139b8:	e7e9      	b.n	801398e <__ssputs_r+0x8a>
	...

080139bc <_svfiprintf_r>:
 80139bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80139c0:	4698      	mov	r8, r3
 80139c2:	898b      	ldrh	r3, [r1, #12]
 80139c4:	061b      	lsls	r3, r3, #24
 80139c6:	b09d      	sub	sp, #116	@ 0x74
 80139c8:	4607      	mov	r7, r0
 80139ca:	460d      	mov	r5, r1
 80139cc:	4614      	mov	r4, r2
 80139ce:	d510      	bpl.n	80139f2 <_svfiprintf_r+0x36>
 80139d0:	690b      	ldr	r3, [r1, #16]
 80139d2:	b973      	cbnz	r3, 80139f2 <_svfiprintf_r+0x36>
 80139d4:	2140      	movs	r1, #64	@ 0x40
 80139d6:	f7ff fb8f 	bl	80130f8 <_malloc_r>
 80139da:	6028      	str	r0, [r5, #0]
 80139dc:	6128      	str	r0, [r5, #16]
 80139de:	b930      	cbnz	r0, 80139ee <_svfiprintf_r+0x32>
 80139e0:	230c      	movs	r3, #12
 80139e2:	603b      	str	r3, [r7, #0]
 80139e4:	f04f 30ff 	mov.w	r0, #4294967295
 80139e8:	b01d      	add	sp, #116	@ 0x74
 80139ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80139ee:	2340      	movs	r3, #64	@ 0x40
 80139f0:	616b      	str	r3, [r5, #20]
 80139f2:	2300      	movs	r3, #0
 80139f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80139f6:	2320      	movs	r3, #32
 80139f8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80139fc:	f8cd 800c 	str.w	r8, [sp, #12]
 8013a00:	2330      	movs	r3, #48	@ 0x30
 8013a02:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8013ba0 <_svfiprintf_r+0x1e4>
 8013a06:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013a0a:	f04f 0901 	mov.w	r9, #1
 8013a0e:	4623      	mov	r3, r4
 8013a10:	469a      	mov	sl, r3
 8013a12:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013a16:	b10a      	cbz	r2, 8013a1c <_svfiprintf_r+0x60>
 8013a18:	2a25      	cmp	r2, #37	@ 0x25
 8013a1a:	d1f9      	bne.n	8013a10 <_svfiprintf_r+0x54>
 8013a1c:	ebba 0b04 	subs.w	fp, sl, r4
 8013a20:	d00b      	beq.n	8013a3a <_svfiprintf_r+0x7e>
 8013a22:	465b      	mov	r3, fp
 8013a24:	4622      	mov	r2, r4
 8013a26:	4629      	mov	r1, r5
 8013a28:	4638      	mov	r0, r7
 8013a2a:	f7ff ff6b 	bl	8013904 <__ssputs_r>
 8013a2e:	3001      	adds	r0, #1
 8013a30:	f000 80a7 	beq.w	8013b82 <_svfiprintf_r+0x1c6>
 8013a34:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013a36:	445a      	add	r2, fp
 8013a38:	9209      	str	r2, [sp, #36]	@ 0x24
 8013a3a:	f89a 3000 	ldrb.w	r3, [sl]
 8013a3e:	2b00      	cmp	r3, #0
 8013a40:	f000 809f 	beq.w	8013b82 <_svfiprintf_r+0x1c6>
 8013a44:	2300      	movs	r3, #0
 8013a46:	f04f 32ff 	mov.w	r2, #4294967295
 8013a4a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013a4e:	f10a 0a01 	add.w	sl, sl, #1
 8013a52:	9304      	str	r3, [sp, #16]
 8013a54:	9307      	str	r3, [sp, #28]
 8013a56:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013a5a:	931a      	str	r3, [sp, #104]	@ 0x68
 8013a5c:	4654      	mov	r4, sl
 8013a5e:	2205      	movs	r2, #5
 8013a60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a64:	484e      	ldr	r0, [pc, #312]	@ (8013ba0 <_svfiprintf_r+0x1e4>)
 8013a66:	f7f8 fbe3 	bl	800c230 <memchr>
 8013a6a:	9a04      	ldr	r2, [sp, #16]
 8013a6c:	b9d8      	cbnz	r0, 8013aa6 <_svfiprintf_r+0xea>
 8013a6e:	06d0      	lsls	r0, r2, #27
 8013a70:	bf44      	itt	mi
 8013a72:	2320      	movmi	r3, #32
 8013a74:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013a78:	0711      	lsls	r1, r2, #28
 8013a7a:	bf44      	itt	mi
 8013a7c:	232b      	movmi	r3, #43	@ 0x2b
 8013a7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013a82:	f89a 3000 	ldrb.w	r3, [sl]
 8013a86:	2b2a      	cmp	r3, #42	@ 0x2a
 8013a88:	d015      	beq.n	8013ab6 <_svfiprintf_r+0xfa>
 8013a8a:	9a07      	ldr	r2, [sp, #28]
 8013a8c:	4654      	mov	r4, sl
 8013a8e:	2000      	movs	r0, #0
 8013a90:	f04f 0c0a 	mov.w	ip, #10
 8013a94:	4621      	mov	r1, r4
 8013a96:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013a9a:	3b30      	subs	r3, #48	@ 0x30
 8013a9c:	2b09      	cmp	r3, #9
 8013a9e:	d94b      	bls.n	8013b38 <_svfiprintf_r+0x17c>
 8013aa0:	b1b0      	cbz	r0, 8013ad0 <_svfiprintf_r+0x114>
 8013aa2:	9207      	str	r2, [sp, #28]
 8013aa4:	e014      	b.n	8013ad0 <_svfiprintf_r+0x114>
 8013aa6:	eba0 0308 	sub.w	r3, r0, r8
 8013aaa:	fa09 f303 	lsl.w	r3, r9, r3
 8013aae:	4313      	orrs	r3, r2
 8013ab0:	9304      	str	r3, [sp, #16]
 8013ab2:	46a2      	mov	sl, r4
 8013ab4:	e7d2      	b.n	8013a5c <_svfiprintf_r+0xa0>
 8013ab6:	9b03      	ldr	r3, [sp, #12]
 8013ab8:	1d19      	adds	r1, r3, #4
 8013aba:	681b      	ldr	r3, [r3, #0]
 8013abc:	9103      	str	r1, [sp, #12]
 8013abe:	2b00      	cmp	r3, #0
 8013ac0:	bfbb      	ittet	lt
 8013ac2:	425b      	neglt	r3, r3
 8013ac4:	f042 0202 	orrlt.w	r2, r2, #2
 8013ac8:	9307      	strge	r3, [sp, #28]
 8013aca:	9307      	strlt	r3, [sp, #28]
 8013acc:	bfb8      	it	lt
 8013ace:	9204      	strlt	r2, [sp, #16]
 8013ad0:	7823      	ldrb	r3, [r4, #0]
 8013ad2:	2b2e      	cmp	r3, #46	@ 0x2e
 8013ad4:	d10a      	bne.n	8013aec <_svfiprintf_r+0x130>
 8013ad6:	7863      	ldrb	r3, [r4, #1]
 8013ad8:	2b2a      	cmp	r3, #42	@ 0x2a
 8013ada:	d132      	bne.n	8013b42 <_svfiprintf_r+0x186>
 8013adc:	9b03      	ldr	r3, [sp, #12]
 8013ade:	1d1a      	adds	r2, r3, #4
 8013ae0:	681b      	ldr	r3, [r3, #0]
 8013ae2:	9203      	str	r2, [sp, #12]
 8013ae4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013ae8:	3402      	adds	r4, #2
 8013aea:	9305      	str	r3, [sp, #20]
 8013aec:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8013bb0 <_svfiprintf_r+0x1f4>
 8013af0:	7821      	ldrb	r1, [r4, #0]
 8013af2:	2203      	movs	r2, #3
 8013af4:	4650      	mov	r0, sl
 8013af6:	f7f8 fb9b 	bl	800c230 <memchr>
 8013afa:	b138      	cbz	r0, 8013b0c <_svfiprintf_r+0x150>
 8013afc:	9b04      	ldr	r3, [sp, #16]
 8013afe:	eba0 000a 	sub.w	r0, r0, sl
 8013b02:	2240      	movs	r2, #64	@ 0x40
 8013b04:	4082      	lsls	r2, r0
 8013b06:	4313      	orrs	r3, r2
 8013b08:	3401      	adds	r4, #1
 8013b0a:	9304      	str	r3, [sp, #16]
 8013b0c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b10:	4824      	ldr	r0, [pc, #144]	@ (8013ba4 <_svfiprintf_r+0x1e8>)
 8013b12:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013b16:	2206      	movs	r2, #6
 8013b18:	f7f8 fb8a 	bl	800c230 <memchr>
 8013b1c:	2800      	cmp	r0, #0
 8013b1e:	d036      	beq.n	8013b8e <_svfiprintf_r+0x1d2>
 8013b20:	4b21      	ldr	r3, [pc, #132]	@ (8013ba8 <_svfiprintf_r+0x1ec>)
 8013b22:	bb1b      	cbnz	r3, 8013b6c <_svfiprintf_r+0x1b0>
 8013b24:	9b03      	ldr	r3, [sp, #12]
 8013b26:	3307      	adds	r3, #7
 8013b28:	f023 0307 	bic.w	r3, r3, #7
 8013b2c:	3308      	adds	r3, #8
 8013b2e:	9303      	str	r3, [sp, #12]
 8013b30:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013b32:	4433      	add	r3, r6
 8013b34:	9309      	str	r3, [sp, #36]	@ 0x24
 8013b36:	e76a      	b.n	8013a0e <_svfiprintf_r+0x52>
 8013b38:	fb0c 3202 	mla	r2, ip, r2, r3
 8013b3c:	460c      	mov	r4, r1
 8013b3e:	2001      	movs	r0, #1
 8013b40:	e7a8      	b.n	8013a94 <_svfiprintf_r+0xd8>
 8013b42:	2300      	movs	r3, #0
 8013b44:	3401      	adds	r4, #1
 8013b46:	9305      	str	r3, [sp, #20]
 8013b48:	4619      	mov	r1, r3
 8013b4a:	f04f 0c0a 	mov.w	ip, #10
 8013b4e:	4620      	mov	r0, r4
 8013b50:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013b54:	3a30      	subs	r2, #48	@ 0x30
 8013b56:	2a09      	cmp	r2, #9
 8013b58:	d903      	bls.n	8013b62 <_svfiprintf_r+0x1a6>
 8013b5a:	2b00      	cmp	r3, #0
 8013b5c:	d0c6      	beq.n	8013aec <_svfiprintf_r+0x130>
 8013b5e:	9105      	str	r1, [sp, #20]
 8013b60:	e7c4      	b.n	8013aec <_svfiprintf_r+0x130>
 8013b62:	fb0c 2101 	mla	r1, ip, r1, r2
 8013b66:	4604      	mov	r4, r0
 8013b68:	2301      	movs	r3, #1
 8013b6a:	e7f0      	b.n	8013b4e <_svfiprintf_r+0x192>
 8013b6c:	ab03      	add	r3, sp, #12
 8013b6e:	9300      	str	r3, [sp, #0]
 8013b70:	462a      	mov	r2, r5
 8013b72:	4b0e      	ldr	r3, [pc, #56]	@ (8013bac <_svfiprintf_r+0x1f0>)
 8013b74:	a904      	add	r1, sp, #16
 8013b76:	4638      	mov	r0, r7
 8013b78:	f7fd fd92 	bl	80116a0 <_printf_float>
 8013b7c:	1c42      	adds	r2, r0, #1
 8013b7e:	4606      	mov	r6, r0
 8013b80:	d1d6      	bne.n	8013b30 <_svfiprintf_r+0x174>
 8013b82:	89ab      	ldrh	r3, [r5, #12]
 8013b84:	065b      	lsls	r3, r3, #25
 8013b86:	f53f af2d 	bmi.w	80139e4 <_svfiprintf_r+0x28>
 8013b8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013b8c:	e72c      	b.n	80139e8 <_svfiprintf_r+0x2c>
 8013b8e:	ab03      	add	r3, sp, #12
 8013b90:	9300      	str	r3, [sp, #0]
 8013b92:	462a      	mov	r2, r5
 8013b94:	4b05      	ldr	r3, [pc, #20]	@ (8013bac <_svfiprintf_r+0x1f0>)
 8013b96:	a904      	add	r1, sp, #16
 8013b98:	4638      	mov	r0, r7
 8013b9a:	f7fe f819 	bl	8011bd0 <_printf_i>
 8013b9e:	e7ed      	b.n	8013b7c <_svfiprintf_r+0x1c0>
 8013ba0:	08015871 	.word	0x08015871
 8013ba4:	0801587b 	.word	0x0801587b
 8013ba8:	080116a1 	.word	0x080116a1
 8013bac:	08013905 	.word	0x08013905
 8013bb0:	08015877 	.word	0x08015877

08013bb4 <_sungetc_r>:
 8013bb4:	b538      	push	{r3, r4, r5, lr}
 8013bb6:	1c4b      	adds	r3, r1, #1
 8013bb8:	4614      	mov	r4, r2
 8013bba:	d103      	bne.n	8013bc4 <_sungetc_r+0x10>
 8013bbc:	f04f 35ff 	mov.w	r5, #4294967295
 8013bc0:	4628      	mov	r0, r5
 8013bc2:	bd38      	pop	{r3, r4, r5, pc}
 8013bc4:	8993      	ldrh	r3, [r2, #12]
 8013bc6:	f023 0320 	bic.w	r3, r3, #32
 8013bca:	8193      	strh	r3, [r2, #12]
 8013bcc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013bce:	6852      	ldr	r2, [r2, #4]
 8013bd0:	b2cd      	uxtb	r5, r1
 8013bd2:	b18b      	cbz	r3, 8013bf8 <_sungetc_r+0x44>
 8013bd4:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8013bd6:	4293      	cmp	r3, r2
 8013bd8:	dd08      	ble.n	8013bec <_sungetc_r+0x38>
 8013bda:	6823      	ldr	r3, [r4, #0]
 8013bdc:	1e5a      	subs	r2, r3, #1
 8013bde:	6022      	str	r2, [r4, #0]
 8013be0:	f803 5c01 	strb.w	r5, [r3, #-1]
 8013be4:	6863      	ldr	r3, [r4, #4]
 8013be6:	3301      	adds	r3, #1
 8013be8:	6063      	str	r3, [r4, #4]
 8013bea:	e7e9      	b.n	8013bc0 <_sungetc_r+0xc>
 8013bec:	4621      	mov	r1, r4
 8013bee:	f000 fd38 	bl	8014662 <__submore>
 8013bf2:	2800      	cmp	r0, #0
 8013bf4:	d0f1      	beq.n	8013bda <_sungetc_r+0x26>
 8013bf6:	e7e1      	b.n	8013bbc <_sungetc_r+0x8>
 8013bf8:	6921      	ldr	r1, [r4, #16]
 8013bfa:	6823      	ldr	r3, [r4, #0]
 8013bfc:	b151      	cbz	r1, 8013c14 <_sungetc_r+0x60>
 8013bfe:	4299      	cmp	r1, r3
 8013c00:	d208      	bcs.n	8013c14 <_sungetc_r+0x60>
 8013c02:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8013c06:	42a9      	cmp	r1, r5
 8013c08:	d104      	bne.n	8013c14 <_sungetc_r+0x60>
 8013c0a:	3b01      	subs	r3, #1
 8013c0c:	3201      	adds	r2, #1
 8013c0e:	6023      	str	r3, [r4, #0]
 8013c10:	6062      	str	r2, [r4, #4]
 8013c12:	e7d5      	b.n	8013bc0 <_sungetc_r+0xc>
 8013c14:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8013c18:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013c1c:	6363      	str	r3, [r4, #52]	@ 0x34
 8013c1e:	2303      	movs	r3, #3
 8013c20:	63a3      	str	r3, [r4, #56]	@ 0x38
 8013c22:	4623      	mov	r3, r4
 8013c24:	f803 5f46 	strb.w	r5, [r3, #70]!
 8013c28:	6023      	str	r3, [r4, #0]
 8013c2a:	2301      	movs	r3, #1
 8013c2c:	e7dc      	b.n	8013be8 <_sungetc_r+0x34>

08013c2e <__ssrefill_r>:
 8013c2e:	b510      	push	{r4, lr}
 8013c30:	460c      	mov	r4, r1
 8013c32:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8013c34:	b169      	cbz	r1, 8013c52 <__ssrefill_r+0x24>
 8013c36:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013c3a:	4299      	cmp	r1, r3
 8013c3c:	d001      	beq.n	8013c42 <__ssrefill_r+0x14>
 8013c3e:	f7ff f9e7 	bl	8013010 <_free_r>
 8013c42:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013c44:	6063      	str	r3, [r4, #4]
 8013c46:	2000      	movs	r0, #0
 8013c48:	6360      	str	r0, [r4, #52]	@ 0x34
 8013c4a:	b113      	cbz	r3, 8013c52 <__ssrefill_r+0x24>
 8013c4c:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8013c4e:	6023      	str	r3, [r4, #0]
 8013c50:	bd10      	pop	{r4, pc}
 8013c52:	6923      	ldr	r3, [r4, #16]
 8013c54:	6023      	str	r3, [r4, #0]
 8013c56:	2300      	movs	r3, #0
 8013c58:	6063      	str	r3, [r4, #4]
 8013c5a:	89a3      	ldrh	r3, [r4, #12]
 8013c5c:	f043 0320 	orr.w	r3, r3, #32
 8013c60:	81a3      	strh	r3, [r4, #12]
 8013c62:	f04f 30ff 	mov.w	r0, #4294967295
 8013c66:	e7f3      	b.n	8013c50 <__ssrefill_r+0x22>

08013c68 <__ssvfiscanf_r>:
 8013c68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c6c:	460c      	mov	r4, r1
 8013c6e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8013c72:	2100      	movs	r1, #0
 8013c74:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8013c78:	49a6      	ldr	r1, [pc, #664]	@ (8013f14 <__ssvfiscanf_r+0x2ac>)
 8013c7a:	91a0      	str	r1, [sp, #640]	@ 0x280
 8013c7c:	f10d 0804 	add.w	r8, sp, #4
 8013c80:	49a5      	ldr	r1, [pc, #660]	@ (8013f18 <__ssvfiscanf_r+0x2b0>)
 8013c82:	4fa6      	ldr	r7, [pc, #664]	@ (8013f1c <__ssvfiscanf_r+0x2b4>)
 8013c84:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8013c88:	4606      	mov	r6, r0
 8013c8a:	91a1      	str	r1, [sp, #644]	@ 0x284
 8013c8c:	9300      	str	r3, [sp, #0]
 8013c8e:	f892 9000 	ldrb.w	r9, [r2]
 8013c92:	f1b9 0f00 	cmp.w	r9, #0
 8013c96:	f000 8158 	beq.w	8013f4a <__ssvfiscanf_r+0x2e2>
 8013c9a:	f817 3009 	ldrb.w	r3, [r7, r9]
 8013c9e:	f013 0308 	ands.w	r3, r3, #8
 8013ca2:	f102 0501 	add.w	r5, r2, #1
 8013ca6:	d019      	beq.n	8013cdc <__ssvfiscanf_r+0x74>
 8013ca8:	6863      	ldr	r3, [r4, #4]
 8013caa:	2b00      	cmp	r3, #0
 8013cac:	dd0f      	ble.n	8013cce <__ssvfiscanf_r+0x66>
 8013cae:	6823      	ldr	r3, [r4, #0]
 8013cb0:	781a      	ldrb	r2, [r3, #0]
 8013cb2:	5cba      	ldrb	r2, [r7, r2]
 8013cb4:	0712      	lsls	r2, r2, #28
 8013cb6:	d401      	bmi.n	8013cbc <__ssvfiscanf_r+0x54>
 8013cb8:	462a      	mov	r2, r5
 8013cba:	e7e8      	b.n	8013c8e <__ssvfiscanf_r+0x26>
 8013cbc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013cbe:	3201      	adds	r2, #1
 8013cc0:	9245      	str	r2, [sp, #276]	@ 0x114
 8013cc2:	6862      	ldr	r2, [r4, #4]
 8013cc4:	3301      	adds	r3, #1
 8013cc6:	3a01      	subs	r2, #1
 8013cc8:	6062      	str	r2, [r4, #4]
 8013cca:	6023      	str	r3, [r4, #0]
 8013ccc:	e7ec      	b.n	8013ca8 <__ssvfiscanf_r+0x40>
 8013cce:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013cd0:	4621      	mov	r1, r4
 8013cd2:	4630      	mov	r0, r6
 8013cd4:	4798      	blx	r3
 8013cd6:	2800      	cmp	r0, #0
 8013cd8:	d0e9      	beq.n	8013cae <__ssvfiscanf_r+0x46>
 8013cda:	e7ed      	b.n	8013cb8 <__ssvfiscanf_r+0x50>
 8013cdc:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8013ce0:	f040 8085 	bne.w	8013dee <__ssvfiscanf_r+0x186>
 8013ce4:	9341      	str	r3, [sp, #260]	@ 0x104
 8013ce6:	9343      	str	r3, [sp, #268]	@ 0x10c
 8013ce8:	7853      	ldrb	r3, [r2, #1]
 8013cea:	2b2a      	cmp	r3, #42	@ 0x2a
 8013cec:	bf02      	ittt	eq
 8013cee:	2310      	moveq	r3, #16
 8013cf0:	1c95      	addeq	r5, r2, #2
 8013cf2:	9341      	streq	r3, [sp, #260]	@ 0x104
 8013cf4:	220a      	movs	r2, #10
 8013cf6:	46aa      	mov	sl, r5
 8013cf8:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8013cfc:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8013d00:	2b09      	cmp	r3, #9
 8013d02:	d91e      	bls.n	8013d42 <__ssvfiscanf_r+0xda>
 8013d04:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8013f20 <__ssvfiscanf_r+0x2b8>
 8013d08:	2203      	movs	r2, #3
 8013d0a:	4658      	mov	r0, fp
 8013d0c:	f7f8 fa90 	bl	800c230 <memchr>
 8013d10:	b138      	cbz	r0, 8013d22 <__ssvfiscanf_r+0xba>
 8013d12:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013d14:	eba0 000b 	sub.w	r0, r0, fp
 8013d18:	2301      	movs	r3, #1
 8013d1a:	4083      	lsls	r3, r0
 8013d1c:	4313      	orrs	r3, r2
 8013d1e:	9341      	str	r3, [sp, #260]	@ 0x104
 8013d20:	4655      	mov	r5, sl
 8013d22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8013d26:	2b78      	cmp	r3, #120	@ 0x78
 8013d28:	d806      	bhi.n	8013d38 <__ssvfiscanf_r+0xd0>
 8013d2a:	2b57      	cmp	r3, #87	@ 0x57
 8013d2c:	d810      	bhi.n	8013d50 <__ssvfiscanf_r+0xe8>
 8013d2e:	2b25      	cmp	r3, #37	@ 0x25
 8013d30:	d05d      	beq.n	8013dee <__ssvfiscanf_r+0x186>
 8013d32:	d857      	bhi.n	8013de4 <__ssvfiscanf_r+0x17c>
 8013d34:	2b00      	cmp	r3, #0
 8013d36:	d075      	beq.n	8013e24 <__ssvfiscanf_r+0x1bc>
 8013d38:	2303      	movs	r3, #3
 8013d3a:	9347      	str	r3, [sp, #284]	@ 0x11c
 8013d3c:	230a      	movs	r3, #10
 8013d3e:	9342      	str	r3, [sp, #264]	@ 0x108
 8013d40:	e088      	b.n	8013e54 <__ssvfiscanf_r+0x1ec>
 8013d42:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8013d44:	fb02 1103 	mla	r1, r2, r3, r1
 8013d48:	3930      	subs	r1, #48	@ 0x30
 8013d4a:	9143      	str	r1, [sp, #268]	@ 0x10c
 8013d4c:	4655      	mov	r5, sl
 8013d4e:	e7d2      	b.n	8013cf6 <__ssvfiscanf_r+0x8e>
 8013d50:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8013d54:	2a20      	cmp	r2, #32
 8013d56:	d8ef      	bhi.n	8013d38 <__ssvfiscanf_r+0xd0>
 8013d58:	a101      	add	r1, pc, #4	@ (adr r1, 8013d60 <__ssvfiscanf_r+0xf8>)
 8013d5a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8013d5e:	bf00      	nop
 8013d60:	08013e33 	.word	0x08013e33
 8013d64:	08013d39 	.word	0x08013d39
 8013d68:	08013d39 	.word	0x08013d39
 8013d6c:	08013e8d 	.word	0x08013e8d
 8013d70:	08013d39 	.word	0x08013d39
 8013d74:	08013d39 	.word	0x08013d39
 8013d78:	08013d39 	.word	0x08013d39
 8013d7c:	08013d39 	.word	0x08013d39
 8013d80:	08013d39 	.word	0x08013d39
 8013d84:	08013d39 	.word	0x08013d39
 8013d88:	08013d39 	.word	0x08013d39
 8013d8c:	08013ea3 	.word	0x08013ea3
 8013d90:	08013e89 	.word	0x08013e89
 8013d94:	08013deb 	.word	0x08013deb
 8013d98:	08013deb 	.word	0x08013deb
 8013d9c:	08013deb 	.word	0x08013deb
 8013da0:	08013d39 	.word	0x08013d39
 8013da4:	08013e45 	.word	0x08013e45
 8013da8:	08013d39 	.word	0x08013d39
 8013dac:	08013d39 	.word	0x08013d39
 8013db0:	08013d39 	.word	0x08013d39
 8013db4:	08013d39 	.word	0x08013d39
 8013db8:	08013eb3 	.word	0x08013eb3
 8013dbc:	08013e4d 	.word	0x08013e4d
 8013dc0:	08013e2b 	.word	0x08013e2b
 8013dc4:	08013d39 	.word	0x08013d39
 8013dc8:	08013d39 	.word	0x08013d39
 8013dcc:	08013eaf 	.word	0x08013eaf
 8013dd0:	08013d39 	.word	0x08013d39
 8013dd4:	08013e89 	.word	0x08013e89
 8013dd8:	08013d39 	.word	0x08013d39
 8013ddc:	08013d39 	.word	0x08013d39
 8013de0:	08013e33 	.word	0x08013e33
 8013de4:	3b45      	subs	r3, #69	@ 0x45
 8013de6:	2b02      	cmp	r3, #2
 8013de8:	d8a6      	bhi.n	8013d38 <__ssvfiscanf_r+0xd0>
 8013dea:	2305      	movs	r3, #5
 8013dec:	e031      	b.n	8013e52 <__ssvfiscanf_r+0x1ea>
 8013dee:	6863      	ldr	r3, [r4, #4]
 8013df0:	2b00      	cmp	r3, #0
 8013df2:	dd0d      	ble.n	8013e10 <__ssvfiscanf_r+0x1a8>
 8013df4:	6823      	ldr	r3, [r4, #0]
 8013df6:	781a      	ldrb	r2, [r3, #0]
 8013df8:	454a      	cmp	r2, r9
 8013dfa:	f040 80a6 	bne.w	8013f4a <__ssvfiscanf_r+0x2e2>
 8013dfe:	3301      	adds	r3, #1
 8013e00:	6862      	ldr	r2, [r4, #4]
 8013e02:	6023      	str	r3, [r4, #0]
 8013e04:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8013e06:	3a01      	subs	r2, #1
 8013e08:	3301      	adds	r3, #1
 8013e0a:	6062      	str	r2, [r4, #4]
 8013e0c:	9345      	str	r3, [sp, #276]	@ 0x114
 8013e0e:	e753      	b.n	8013cb8 <__ssvfiscanf_r+0x50>
 8013e10:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013e12:	4621      	mov	r1, r4
 8013e14:	4630      	mov	r0, r6
 8013e16:	4798      	blx	r3
 8013e18:	2800      	cmp	r0, #0
 8013e1a:	d0eb      	beq.n	8013df4 <__ssvfiscanf_r+0x18c>
 8013e1c:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8013e1e:	2800      	cmp	r0, #0
 8013e20:	f040 808b 	bne.w	8013f3a <__ssvfiscanf_r+0x2d2>
 8013e24:	f04f 30ff 	mov.w	r0, #4294967295
 8013e28:	e08b      	b.n	8013f42 <__ssvfiscanf_r+0x2da>
 8013e2a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013e2c:	f042 0220 	orr.w	r2, r2, #32
 8013e30:	9241      	str	r2, [sp, #260]	@ 0x104
 8013e32:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8013e34:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8013e38:	9241      	str	r2, [sp, #260]	@ 0x104
 8013e3a:	2210      	movs	r2, #16
 8013e3c:	2b6e      	cmp	r3, #110	@ 0x6e
 8013e3e:	9242      	str	r2, [sp, #264]	@ 0x108
 8013e40:	d902      	bls.n	8013e48 <__ssvfiscanf_r+0x1e0>
 8013e42:	e005      	b.n	8013e50 <__ssvfiscanf_r+0x1e8>
 8013e44:	2300      	movs	r3, #0
 8013e46:	9342      	str	r3, [sp, #264]	@ 0x108
 8013e48:	2303      	movs	r3, #3
 8013e4a:	e002      	b.n	8013e52 <__ssvfiscanf_r+0x1ea>
 8013e4c:	2308      	movs	r3, #8
 8013e4e:	9342      	str	r3, [sp, #264]	@ 0x108
 8013e50:	2304      	movs	r3, #4
 8013e52:	9347      	str	r3, [sp, #284]	@ 0x11c
 8013e54:	6863      	ldr	r3, [r4, #4]
 8013e56:	2b00      	cmp	r3, #0
 8013e58:	dd39      	ble.n	8013ece <__ssvfiscanf_r+0x266>
 8013e5a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013e5c:	0659      	lsls	r1, r3, #25
 8013e5e:	d404      	bmi.n	8013e6a <__ssvfiscanf_r+0x202>
 8013e60:	6823      	ldr	r3, [r4, #0]
 8013e62:	781a      	ldrb	r2, [r3, #0]
 8013e64:	5cba      	ldrb	r2, [r7, r2]
 8013e66:	0712      	lsls	r2, r2, #28
 8013e68:	d438      	bmi.n	8013edc <__ssvfiscanf_r+0x274>
 8013e6a:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8013e6c:	2b02      	cmp	r3, #2
 8013e6e:	dc47      	bgt.n	8013f00 <__ssvfiscanf_r+0x298>
 8013e70:	466b      	mov	r3, sp
 8013e72:	4622      	mov	r2, r4
 8013e74:	a941      	add	r1, sp, #260	@ 0x104
 8013e76:	4630      	mov	r0, r6
 8013e78:	f000 f9ae 	bl	80141d8 <_scanf_chars>
 8013e7c:	2801      	cmp	r0, #1
 8013e7e:	d064      	beq.n	8013f4a <__ssvfiscanf_r+0x2e2>
 8013e80:	2802      	cmp	r0, #2
 8013e82:	f47f af19 	bne.w	8013cb8 <__ssvfiscanf_r+0x50>
 8013e86:	e7c9      	b.n	8013e1c <__ssvfiscanf_r+0x1b4>
 8013e88:	220a      	movs	r2, #10
 8013e8a:	e7d7      	b.n	8013e3c <__ssvfiscanf_r+0x1d4>
 8013e8c:	4629      	mov	r1, r5
 8013e8e:	4640      	mov	r0, r8
 8013e90:	f000 fbae 	bl	80145f0 <__sccl>
 8013e94:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013e96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013e9a:	9341      	str	r3, [sp, #260]	@ 0x104
 8013e9c:	4605      	mov	r5, r0
 8013e9e:	2301      	movs	r3, #1
 8013ea0:	e7d7      	b.n	8013e52 <__ssvfiscanf_r+0x1ea>
 8013ea2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8013ea4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ea8:	9341      	str	r3, [sp, #260]	@ 0x104
 8013eaa:	2300      	movs	r3, #0
 8013eac:	e7d1      	b.n	8013e52 <__ssvfiscanf_r+0x1ea>
 8013eae:	2302      	movs	r3, #2
 8013eb0:	e7cf      	b.n	8013e52 <__ssvfiscanf_r+0x1ea>
 8013eb2:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8013eb4:	06c3      	lsls	r3, r0, #27
 8013eb6:	f53f aeff 	bmi.w	8013cb8 <__ssvfiscanf_r+0x50>
 8013eba:	9b00      	ldr	r3, [sp, #0]
 8013ebc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013ebe:	1d19      	adds	r1, r3, #4
 8013ec0:	9100      	str	r1, [sp, #0]
 8013ec2:	681b      	ldr	r3, [r3, #0]
 8013ec4:	07c0      	lsls	r0, r0, #31
 8013ec6:	bf4c      	ite	mi
 8013ec8:	801a      	strhmi	r2, [r3, #0]
 8013eca:	601a      	strpl	r2, [r3, #0]
 8013ecc:	e6f4      	b.n	8013cb8 <__ssvfiscanf_r+0x50>
 8013ece:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013ed0:	4621      	mov	r1, r4
 8013ed2:	4630      	mov	r0, r6
 8013ed4:	4798      	blx	r3
 8013ed6:	2800      	cmp	r0, #0
 8013ed8:	d0bf      	beq.n	8013e5a <__ssvfiscanf_r+0x1f2>
 8013eda:	e79f      	b.n	8013e1c <__ssvfiscanf_r+0x1b4>
 8013edc:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8013ede:	3201      	adds	r2, #1
 8013ee0:	9245      	str	r2, [sp, #276]	@ 0x114
 8013ee2:	6862      	ldr	r2, [r4, #4]
 8013ee4:	3a01      	subs	r2, #1
 8013ee6:	2a00      	cmp	r2, #0
 8013ee8:	6062      	str	r2, [r4, #4]
 8013eea:	dd02      	ble.n	8013ef2 <__ssvfiscanf_r+0x28a>
 8013eec:	3301      	adds	r3, #1
 8013eee:	6023      	str	r3, [r4, #0]
 8013ef0:	e7b6      	b.n	8013e60 <__ssvfiscanf_r+0x1f8>
 8013ef2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8013ef4:	4621      	mov	r1, r4
 8013ef6:	4630      	mov	r0, r6
 8013ef8:	4798      	blx	r3
 8013efa:	2800      	cmp	r0, #0
 8013efc:	d0b0      	beq.n	8013e60 <__ssvfiscanf_r+0x1f8>
 8013efe:	e78d      	b.n	8013e1c <__ssvfiscanf_r+0x1b4>
 8013f00:	2b04      	cmp	r3, #4
 8013f02:	dc0f      	bgt.n	8013f24 <__ssvfiscanf_r+0x2bc>
 8013f04:	466b      	mov	r3, sp
 8013f06:	4622      	mov	r2, r4
 8013f08:	a941      	add	r1, sp, #260	@ 0x104
 8013f0a:	4630      	mov	r0, r6
 8013f0c:	f000 f9be 	bl	801428c <_scanf_i>
 8013f10:	e7b4      	b.n	8013e7c <__ssvfiscanf_r+0x214>
 8013f12:	bf00      	nop
 8013f14:	08013bb5 	.word	0x08013bb5
 8013f18:	08013c2f 	.word	0x08013c2f
 8013f1c:	080159a9 	.word	0x080159a9
 8013f20:	08015877 	.word	0x08015877
 8013f24:	4b0a      	ldr	r3, [pc, #40]	@ (8013f50 <__ssvfiscanf_r+0x2e8>)
 8013f26:	2b00      	cmp	r3, #0
 8013f28:	f43f aec6 	beq.w	8013cb8 <__ssvfiscanf_r+0x50>
 8013f2c:	466b      	mov	r3, sp
 8013f2e:	4622      	mov	r2, r4
 8013f30:	a941      	add	r1, sp, #260	@ 0x104
 8013f32:	4630      	mov	r0, r6
 8013f34:	f3af 8000 	nop.w
 8013f38:	e7a0      	b.n	8013e7c <__ssvfiscanf_r+0x214>
 8013f3a:	89a3      	ldrh	r3, [r4, #12]
 8013f3c:	065b      	lsls	r3, r3, #25
 8013f3e:	f53f af71 	bmi.w	8013e24 <__ssvfiscanf_r+0x1bc>
 8013f42:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8013f46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f4a:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8013f4c:	e7f9      	b.n	8013f42 <__ssvfiscanf_r+0x2da>
 8013f4e:	bf00      	nop
 8013f50:	00000000 	.word	0x00000000

08013f54 <__sfputc_r>:
 8013f54:	6893      	ldr	r3, [r2, #8]
 8013f56:	3b01      	subs	r3, #1
 8013f58:	2b00      	cmp	r3, #0
 8013f5a:	b410      	push	{r4}
 8013f5c:	6093      	str	r3, [r2, #8]
 8013f5e:	da08      	bge.n	8013f72 <__sfputc_r+0x1e>
 8013f60:	6994      	ldr	r4, [r2, #24]
 8013f62:	42a3      	cmp	r3, r4
 8013f64:	db01      	blt.n	8013f6a <__sfputc_r+0x16>
 8013f66:	290a      	cmp	r1, #10
 8013f68:	d103      	bne.n	8013f72 <__sfputc_r+0x1e>
 8013f6a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f6e:	f000 bbb2 	b.w	80146d6 <__swbuf_r>
 8013f72:	6813      	ldr	r3, [r2, #0]
 8013f74:	1c58      	adds	r0, r3, #1
 8013f76:	6010      	str	r0, [r2, #0]
 8013f78:	7019      	strb	r1, [r3, #0]
 8013f7a:	4608      	mov	r0, r1
 8013f7c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013f80:	4770      	bx	lr

08013f82 <__sfputs_r>:
 8013f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013f84:	4606      	mov	r6, r0
 8013f86:	460f      	mov	r7, r1
 8013f88:	4614      	mov	r4, r2
 8013f8a:	18d5      	adds	r5, r2, r3
 8013f8c:	42ac      	cmp	r4, r5
 8013f8e:	d101      	bne.n	8013f94 <__sfputs_r+0x12>
 8013f90:	2000      	movs	r0, #0
 8013f92:	e007      	b.n	8013fa4 <__sfputs_r+0x22>
 8013f94:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013f98:	463a      	mov	r2, r7
 8013f9a:	4630      	mov	r0, r6
 8013f9c:	f7ff ffda 	bl	8013f54 <__sfputc_r>
 8013fa0:	1c43      	adds	r3, r0, #1
 8013fa2:	d1f3      	bne.n	8013f8c <__sfputs_r+0xa>
 8013fa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013fa8 <_vfiprintf_r>:
 8013fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013fac:	460d      	mov	r5, r1
 8013fae:	b09d      	sub	sp, #116	@ 0x74
 8013fb0:	4614      	mov	r4, r2
 8013fb2:	4698      	mov	r8, r3
 8013fb4:	4606      	mov	r6, r0
 8013fb6:	b118      	cbz	r0, 8013fc0 <_vfiprintf_r+0x18>
 8013fb8:	6a03      	ldr	r3, [r0, #32]
 8013fba:	b90b      	cbnz	r3, 8013fc0 <_vfiprintf_r+0x18>
 8013fbc:	f7fd ffb2 	bl	8011f24 <__sinit>
 8013fc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013fc2:	07d9      	lsls	r1, r3, #31
 8013fc4:	d405      	bmi.n	8013fd2 <_vfiprintf_r+0x2a>
 8013fc6:	89ab      	ldrh	r3, [r5, #12]
 8013fc8:	059a      	lsls	r2, r3, #22
 8013fca:	d402      	bmi.n	8013fd2 <_vfiprintf_r+0x2a>
 8013fcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013fce:	f7fe f996 	bl	80122fe <__retarget_lock_acquire_recursive>
 8013fd2:	89ab      	ldrh	r3, [r5, #12]
 8013fd4:	071b      	lsls	r3, r3, #28
 8013fd6:	d501      	bpl.n	8013fdc <_vfiprintf_r+0x34>
 8013fd8:	692b      	ldr	r3, [r5, #16]
 8013fda:	b99b      	cbnz	r3, 8014004 <_vfiprintf_r+0x5c>
 8013fdc:	4629      	mov	r1, r5
 8013fde:	4630      	mov	r0, r6
 8013fe0:	f000 fbb8 	bl	8014754 <__swsetup_r>
 8013fe4:	b170      	cbz	r0, 8014004 <_vfiprintf_r+0x5c>
 8013fe6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013fe8:	07dc      	lsls	r4, r3, #31
 8013fea:	d504      	bpl.n	8013ff6 <_vfiprintf_r+0x4e>
 8013fec:	f04f 30ff 	mov.w	r0, #4294967295
 8013ff0:	b01d      	add	sp, #116	@ 0x74
 8013ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013ff6:	89ab      	ldrh	r3, [r5, #12]
 8013ff8:	0598      	lsls	r0, r3, #22
 8013ffa:	d4f7      	bmi.n	8013fec <_vfiprintf_r+0x44>
 8013ffc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013ffe:	f7fe f97f 	bl	8012300 <__retarget_lock_release_recursive>
 8014002:	e7f3      	b.n	8013fec <_vfiprintf_r+0x44>
 8014004:	2300      	movs	r3, #0
 8014006:	9309      	str	r3, [sp, #36]	@ 0x24
 8014008:	2320      	movs	r3, #32
 801400a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801400e:	f8cd 800c 	str.w	r8, [sp, #12]
 8014012:	2330      	movs	r3, #48	@ 0x30
 8014014:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80141c4 <_vfiprintf_r+0x21c>
 8014018:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801401c:	f04f 0901 	mov.w	r9, #1
 8014020:	4623      	mov	r3, r4
 8014022:	469a      	mov	sl, r3
 8014024:	f813 2b01 	ldrb.w	r2, [r3], #1
 8014028:	b10a      	cbz	r2, 801402e <_vfiprintf_r+0x86>
 801402a:	2a25      	cmp	r2, #37	@ 0x25
 801402c:	d1f9      	bne.n	8014022 <_vfiprintf_r+0x7a>
 801402e:	ebba 0b04 	subs.w	fp, sl, r4
 8014032:	d00b      	beq.n	801404c <_vfiprintf_r+0xa4>
 8014034:	465b      	mov	r3, fp
 8014036:	4622      	mov	r2, r4
 8014038:	4629      	mov	r1, r5
 801403a:	4630      	mov	r0, r6
 801403c:	f7ff ffa1 	bl	8013f82 <__sfputs_r>
 8014040:	3001      	adds	r0, #1
 8014042:	f000 80a7 	beq.w	8014194 <_vfiprintf_r+0x1ec>
 8014046:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014048:	445a      	add	r2, fp
 801404a:	9209      	str	r2, [sp, #36]	@ 0x24
 801404c:	f89a 3000 	ldrb.w	r3, [sl]
 8014050:	2b00      	cmp	r3, #0
 8014052:	f000 809f 	beq.w	8014194 <_vfiprintf_r+0x1ec>
 8014056:	2300      	movs	r3, #0
 8014058:	f04f 32ff 	mov.w	r2, #4294967295
 801405c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014060:	f10a 0a01 	add.w	sl, sl, #1
 8014064:	9304      	str	r3, [sp, #16]
 8014066:	9307      	str	r3, [sp, #28]
 8014068:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801406c:	931a      	str	r3, [sp, #104]	@ 0x68
 801406e:	4654      	mov	r4, sl
 8014070:	2205      	movs	r2, #5
 8014072:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014076:	4853      	ldr	r0, [pc, #332]	@ (80141c4 <_vfiprintf_r+0x21c>)
 8014078:	f7f8 f8da 	bl	800c230 <memchr>
 801407c:	9a04      	ldr	r2, [sp, #16]
 801407e:	b9d8      	cbnz	r0, 80140b8 <_vfiprintf_r+0x110>
 8014080:	06d1      	lsls	r1, r2, #27
 8014082:	bf44      	itt	mi
 8014084:	2320      	movmi	r3, #32
 8014086:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801408a:	0713      	lsls	r3, r2, #28
 801408c:	bf44      	itt	mi
 801408e:	232b      	movmi	r3, #43	@ 0x2b
 8014090:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014094:	f89a 3000 	ldrb.w	r3, [sl]
 8014098:	2b2a      	cmp	r3, #42	@ 0x2a
 801409a:	d015      	beq.n	80140c8 <_vfiprintf_r+0x120>
 801409c:	9a07      	ldr	r2, [sp, #28]
 801409e:	4654      	mov	r4, sl
 80140a0:	2000      	movs	r0, #0
 80140a2:	f04f 0c0a 	mov.w	ip, #10
 80140a6:	4621      	mov	r1, r4
 80140a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80140ac:	3b30      	subs	r3, #48	@ 0x30
 80140ae:	2b09      	cmp	r3, #9
 80140b0:	d94b      	bls.n	801414a <_vfiprintf_r+0x1a2>
 80140b2:	b1b0      	cbz	r0, 80140e2 <_vfiprintf_r+0x13a>
 80140b4:	9207      	str	r2, [sp, #28]
 80140b6:	e014      	b.n	80140e2 <_vfiprintf_r+0x13a>
 80140b8:	eba0 0308 	sub.w	r3, r0, r8
 80140bc:	fa09 f303 	lsl.w	r3, r9, r3
 80140c0:	4313      	orrs	r3, r2
 80140c2:	9304      	str	r3, [sp, #16]
 80140c4:	46a2      	mov	sl, r4
 80140c6:	e7d2      	b.n	801406e <_vfiprintf_r+0xc6>
 80140c8:	9b03      	ldr	r3, [sp, #12]
 80140ca:	1d19      	adds	r1, r3, #4
 80140cc:	681b      	ldr	r3, [r3, #0]
 80140ce:	9103      	str	r1, [sp, #12]
 80140d0:	2b00      	cmp	r3, #0
 80140d2:	bfbb      	ittet	lt
 80140d4:	425b      	neglt	r3, r3
 80140d6:	f042 0202 	orrlt.w	r2, r2, #2
 80140da:	9307      	strge	r3, [sp, #28]
 80140dc:	9307      	strlt	r3, [sp, #28]
 80140de:	bfb8      	it	lt
 80140e0:	9204      	strlt	r2, [sp, #16]
 80140e2:	7823      	ldrb	r3, [r4, #0]
 80140e4:	2b2e      	cmp	r3, #46	@ 0x2e
 80140e6:	d10a      	bne.n	80140fe <_vfiprintf_r+0x156>
 80140e8:	7863      	ldrb	r3, [r4, #1]
 80140ea:	2b2a      	cmp	r3, #42	@ 0x2a
 80140ec:	d132      	bne.n	8014154 <_vfiprintf_r+0x1ac>
 80140ee:	9b03      	ldr	r3, [sp, #12]
 80140f0:	1d1a      	adds	r2, r3, #4
 80140f2:	681b      	ldr	r3, [r3, #0]
 80140f4:	9203      	str	r2, [sp, #12]
 80140f6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80140fa:	3402      	adds	r4, #2
 80140fc:	9305      	str	r3, [sp, #20]
 80140fe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80141d4 <_vfiprintf_r+0x22c>
 8014102:	7821      	ldrb	r1, [r4, #0]
 8014104:	2203      	movs	r2, #3
 8014106:	4650      	mov	r0, sl
 8014108:	f7f8 f892 	bl	800c230 <memchr>
 801410c:	b138      	cbz	r0, 801411e <_vfiprintf_r+0x176>
 801410e:	9b04      	ldr	r3, [sp, #16]
 8014110:	eba0 000a 	sub.w	r0, r0, sl
 8014114:	2240      	movs	r2, #64	@ 0x40
 8014116:	4082      	lsls	r2, r0
 8014118:	4313      	orrs	r3, r2
 801411a:	3401      	adds	r4, #1
 801411c:	9304      	str	r3, [sp, #16]
 801411e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014122:	4829      	ldr	r0, [pc, #164]	@ (80141c8 <_vfiprintf_r+0x220>)
 8014124:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8014128:	2206      	movs	r2, #6
 801412a:	f7f8 f881 	bl	800c230 <memchr>
 801412e:	2800      	cmp	r0, #0
 8014130:	d03f      	beq.n	80141b2 <_vfiprintf_r+0x20a>
 8014132:	4b26      	ldr	r3, [pc, #152]	@ (80141cc <_vfiprintf_r+0x224>)
 8014134:	bb1b      	cbnz	r3, 801417e <_vfiprintf_r+0x1d6>
 8014136:	9b03      	ldr	r3, [sp, #12]
 8014138:	3307      	adds	r3, #7
 801413a:	f023 0307 	bic.w	r3, r3, #7
 801413e:	3308      	adds	r3, #8
 8014140:	9303      	str	r3, [sp, #12]
 8014142:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014144:	443b      	add	r3, r7
 8014146:	9309      	str	r3, [sp, #36]	@ 0x24
 8014148:	e76a      	b.n	8014020 <_vfiprintf_r+0x78>
 801414a:	fb0c 3202 	mla	r2, ip, r2, r3
 801414e:	460c      	mov	r4, r1
 8014150:	2001      	movs	r0, #1
 8014152:	e7a8      	b.n	80140a6 <_vfiprintf_r+0xfe>
 8014154:	2300      	movs	r3, #0
 8014156:	3401      	adds	r4, #1
 8014158:	9305      	str	r3, [sp, #20]
 801415a:	4619      	mov	r1, r3
 801415c:	f04f 0c0a 	mov.w	ip, #10
 8014160:	4620      	mov	r0, r4
 8014162:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014166:	3a30      	subs	r2, #48	@ 0x30
 8014168:	2a09      	cmp	r2, #9
 801416a:	d903      	bls.n	8014174 <_vfiprintf_r+0x1cc>
 801416c:	2b00      	cmp	r3, #0
 801416e:	d0c6      	beq.n	80140fe <_vfiprintf_r+0x156>
 8014170:	9105      	str	r1, [sp, #20]
 8014172:	e7c4      	b.n	80140fe <_vfiprintf_r+0x156>
 8014174:	fb0c 2101 	mla	r1, ip, r1, r2
 8014178:	4604      	mov	r4, r0
 801417a:	2301      	movs	r3, #1
 801417c:	e7f0      	b.n	8014160 <_vfiprintf_r+0x1b8>
 801417e:	ab03      	add	r3, sp, #12
 8014180:	9300      	str	r3, [sp, #0]
 8014182:	462a      	mov	r2, r5
 8014184:	4b12      	ldr	r3, [pc, #72]	@ (80141d0 <_vfiprintf_r+0x228>)
 8014186:	a904      	add	r1, sp, #16
 8014188:	4630      	mov	r0, r6
 801418a:	f7fd fa89 	bl	80116a0 <_printf_float>
 801418e:	4607      	mov	r7, r0
 8014190:	1c78      	adds	r0, r7, #1
 8014192:	d1d6      	bne.n	8014142 <_vfiprintf_r+0x19a>
 8014194:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014196:	07d9      	lsls	r1, r3, #31
 8014198:	d405      	bmi.n	80141a6 <_vfiprintf_r+0x1fe>
 801419a:	89ab      	ldrh	r3, [r5, #12]
 801419c:	059a      	lsls	r2, r3, #22
 801419e:	d402      	bmi.n	80141a6 <_vfiprintf_r+0x1fe>
 80141a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80141a2:	f7fe f8ad 	bl	8012300 <__retarget_lock_release_recursive>
 80141a6:	89ab      	ldrh	r3, [r5, #12]
 80141a8:	065b      	lsls	r3, r3, #25
 80141aa:	f53f af1f 	bmi.w	8013fec <_vfiprintf_r+0x44>
 80141ae:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80141b0:	e71e      	b.n	8013ff0 <_vfiprintf_r+0x48>
 80141b2:	ab03      	add	r3, sp, #12
 80141b4:	9300      	str	r3, [sp, #0]
 80141b6:	462a      	mov	r2, r5
 80141b8:	4b05      	ldr	r3, [pc, #20]	@ (80141d0 <_vfiprintf_r+0x228>)
 80141ba:	a904      	add	r1, sp, #16
 80141bc:	4630      	mov	r0, r6
 80141be:	f7fd fd07 	bl	8011bd0 <_printf_i>
 80141c2:	e7e4      	b.n	801418e <_vfiprintf_r+0x1e6>
 80141c4:	08015871 	.word	0x08015871
 80141c8:	0801587b 	.word	0x0801587b
 80141cc:	080116a1 	.word	0x080116a1
 80141d0:	08013f83 	.word	0x08013f83
 80141d4:	08015877 	.word	0x08015877

080141d8 <_scanf_chars>:
 80141d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141dc:	4615      	mov	r5, r2
 80141de:	688a      	ldr	r2, [r1, #8]
 80141e0:	4680      	mov	r8, r0
 80141e2:	460c      	mov	r4, r1
 80141e4:	b932      	cbnz	r2, 80141f4 <_scanf_chars+0x1c>
 80141e6:	698a      	ldr	r2, [r1, #24]
 80141e8:	2a00      	cmp	r2, #0
 80141ea:	bf14      	ite	ne
 80141ec:	f04f 32ff 	movne.w	r2, #4294967295
 80141f0:	2201      	moveq	r2, #1
 80141f2:	608a      	str	r2, [r1, #8]
 80141f4:	6822      	ldr	r2, [r4, #0]
 80141f6:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014288 <_scanf_chars+0xb0>
 80141fa:	06d1      	lsls	r1, r2, #27
 80141fc:	bf5f      	itttt	pl
 80141fe:	681a      	ldrpl	r2, [r3, #0]
 8014200:	1d11      	addpl	r1, r2, #4
 8014202:	6019      	strpl	r1, [r3, #0]
 8014204:	6816      	ldrpl	r6, [r2, #0]
 8014206:	2700      	movs	r7, #0
 8014208:	69a0      	ldr	r0, [r4, #24]
 801420a:	b188      	cbz	r0, 8014230 <_scanf_chars+0x58>
 801420c:	2801      	cmp	r0, #1
 801420e:	d107      	bne.n	8014220 <_scanf_chars+0x48>
 8014210:	682b      	ldr	r3, [r5, #0]
 8014212:	781a      	ldrb	r2, [r3, #0]
 8014214:	6963      	ldr	r3, [r4, #20]
 8014216:	5c9b      	ldrb	r3, [r3, r2]
 8014218:	b953      	cbnz	r3, 8014230 <_scanf_chars+0x58>
 801421a:	2f00      	cmp	r7, #0
 801421c:	d031      	beq.n	8014282 <_scanf_chars+0xaa>
 801421e:	e022      	b.n	8014266 <_scanf_chars+0x8e>
 8014220:	2802      	cmp	r0, #2
 8014222:	d120      	bne.n	8014266 <_scanf_chars+0x8e>
 8014224:	682b      	ldr	r3, [r5, #0]
 8014226:	781b      	ldrb	r3, [r3, #0]
 8014228:	f819 3003 	ldrb.w	r3, [r9, r3]
 801422c:	071b      	lsls	r3, r3, #28
 801422e:	d41a      	bmi.n	8014266 <_scanf_chars+0x8e>
 8014230:	6823      	ldr	r3, [r4, #0]
 8014232:	06da      	lsls	r2, r3, #27
 8014234:	bf5e      	ittt	pl
 8014236:	682b      	ldrpl	r3, [r5, #0]
 8014238:	781b      	ldrbpl	r3, [r3, #0]
 801423a:	f806 3b01 	strbpl.w	r3, [r6], #1
 801423e:	682a      	ldr	r2, [r5, #0]
 8014240:	686b      	ldr	r3, [r5, #4]
 8014242:	3201      	adds	r2, #1
 8014244:	602a      	str	r2, [r5, #0]
 8014246:	68a2      	ldr	r2, [r4, #8]
 8014248:	3b01      	subs	r3, #1
 801424a:	3a01      	subs	r2, #1
 801424c:	606b      	str	r3, [r5, #4]
 801424e:	3701      	adds	r7, #1
 8014250:	60a2      	str	r2, [r4, #8]
 8014252:	b142      	cbz	r2, 8014266 <_scanf_chars+0x8e>
 8014254:	2b00      	cmp	r3, #0
 8014256:	dcd7      	bgt.n	8014208 <_scanf_chars+0x30>
 8014258:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801425c:	4629      	mov	r1, r5
 801425e:	4640      	mov	r0, r8
 8014260:	4798      	blx	r3
 8014262:	2800      	cmp	r0, #0
 8014264:	d0d0      	beq.n	8014208 <_scanf_chars+0x30>
 8014266:	6823      	ldr	r3, [r4, #0]
 8014268:	f013 0310 	ands.w	r3, r3, #16
 801426c:	d105      	bne.n	801427a <_scanf_chars+0xa2>
 801426e:	68e2      	ldr	r2, [r4, #12]
 8014270:	3201      	adds	r2, #1
 8014272:	60e2      	str	r2, [r4, #12]
 8014274:	69a2      	ldr	r2, [r4, #24]
 8014276:	b102      	cbz	r2, 801427a <_scanf_chars+0xa2>
 8014278:	7033      	strb	r3, [r6, #0]
 801427a:	6923      	ldr	r3, [r4, #16]
 801427c:	443b      	add	r3, r7
 801427e:	6123      	str	r3, [r4, #16]
 8014280:	2000      	movs	r0, #0
 8014282:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014286:	bf00      	nop
 8014288:	080159a9 	.word	0x080159a9

0801428c <_scanf_i>:
 801428c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014290:	4698      	mov	r8, r3
 8014292:	4b74      	ldr	r3, [pc, #464]	@ (8014464 <_scanf_i+0x1d8>)
 8014294:	460c      	mov	r4, r1
 8014296:	4682      	mov	sl, r0
 8014298:	4616      	mov	r6, r2
 801429a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801429e:	b087      	sub	sp, #28
 80142a0:	ab03      	add	r3, sp, #12
 80142a2:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80142a6:	4b70      	ldr	r3, [pc, #448]	@ (8014468 <_scanf_i+0x1dc>)
 80142a8:	69a1      	ldr	r1, [r4, #24]
 80142aa:	4a70      	ldr	r2, [pc, #448]	@ (801446c <_scanf_i+0x1e0>)
 80142ac:	2903      	cmp	r1, #3
 80142ae:	bf08      	it	eq
 80142b0:	461a      	moveq	r2, r3
 80142b2:	68a3      	ldr	r3, [r4, #8]
 80142b4:	9201      	str	r2, [sp, #4]
 80142b6:	1e5a      	subs	r2, r3, #1
 80142b8:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80142bc:	bf88      	it	hi
 80142be:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80142c2:	4627      	mov	r7, r4
 80142c4:	bf82      	ittt	hi
 80142c6:	eb03 0905 	addhi.w	r9, r3, r5
 80142ca:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80142ce:	60a3      	strhi	r3, [r4, #8]
 80142d0:	f857 3b1c 	ldr.w	r3, [r7], #28
 80142d4:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 80142d8:	bf98      	it	ls
 80142da:	f04f 0900 	movls.w	r9, #0
 80142de:	6023      	str	r3, [r4, #0]
 80142e0:	463d      	mov	r5, r7
 80142e2:	f04f 0b00 	mov.w	fp, #0
 80142e6:	6831      	ldr	r1, [r6, #0]
 80142e8:	ab03      	add	r3, sp, #12
 80142ea:	7809      	ldrb	r1, [r1, #0]
 80142ec:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 80142f0:	2202      	movs	r2, #2
 80142f2:	f7f7 ff9d 	bl	800c230 <memchr>
 80142f6:	b328      	cbz	r0, 8014344 <_scanf_i+0xb8>
 80142f8:	f1bb 0f01 	cmp.w	fp, #1
 80142fc:	d159      	bne.n	80143b2 <_scanf_i+0x126>
 80142fe:	6862      	ldr	r2, [r4, #4]
 8014300:	b92a      	cbnz	r2, 801430e <_scanf_i+0x82>
 8014302:	6822      	ldr	r2, [r4, #0]
 8014304:	2108      	movs	r1, #8
 8014306:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801430a:	6061      	str	r1, [r4, #4]
 801430c:	6022      	str	r2, [r4, #0]
 801430e:	6822      	ldr	r2, [r4, #0]
 8014310:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014314:	6022      	str	r2, [r4, #0]
 8014316:	68a2      	ldr	r2, [r4, #8]
 8014318:	1e51      	subs	r1, r2, #1
 801431a:	60a1      	str	r1, [r4, #8]
 801431c:	b192      	cbz	r2, 8014344 <_scanf_i+0xb8>
 801431e:	6832      	ldr	r2, [r6, #0]
 8014320:	1c51      	adds	r1, r2, #1
 8014322:	6031      	str	r1, [r6, #0]
 8014324:	7812      	ldrb	r2, [r2, #0]
 8014326:	f805 2b01 	strb.w	r2, [r5], #1
 801432a:	6872      	ldr	r2, [r6, #4]
 801432c:	3a01      	subs	r2, #1
 801432e:	2a00      	cmp	r2, #0
 8014330:	6072      	str	r2, [r6, #4]
 8014332:	dc07      	bgt.n	8014344 <_scanf_i+0xb8>
 8014334:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8014338:	4631      	mov	r1, r6
 801433a:	4650      	mov	r0, sl
 801433c:	4790      	blx	r2
 801433e:	2800      	cmp	r0, #0
 8014340:	f040 8085 	bne.w	801444e <_scanf_i+0x1c2>
 8014344:	f10b 0b01 	add.w	fp, fp, #1
 8014348:	f1bb 0f03 	cmp.w	fp, #3
 801434c:	d1cb      	bne.n	80142e6 <_scanf_i+0x5a>
 801434e:	6863      	ldr	r3, [r4, #4]
 8014350:	b90b      	cbnz	r3, 8014356 <_scanf_i+0xca>
 8014352:	230a      	movs	r3, #10
 8014354:	6063      	str	r3, [r4, #4]
 8014356:	6863      	ldr	r3, [r4, #4]
 8014358:	4945      	ldr	r1, [pc, #276]	@ (8014470 <_scanf_i+0x1e4>)
 801435a:	6960      	ldr	r0, [r4, #20]
 801435c:	1ac9      	subs	r1, r1, r3
 801435e:	f000 f947 	bl	80145f0 <__sccl>
 8014362:	f04f 0b00 	mov.w	fp, #0
 8014366:	68a3      	ldr	r3, [r4, #8]
 8014368:	6822      	ldr	r2, [r4, #0]
 801436a:	2b00      	cmp	r3, #0
 801436c:	d03d      	beq.n	80143ea <_scanf_i+0x15e>
 801436e:	6831      	ldr	r1, [r6, #0]
 8014370:	6960      	ldr	r0, [r4, #20]
 8014372:	f891 c000 	ldrb.w	ip, [r1]
 8014376:	f810 000c 	ldrb.w	r0, [r0, ip]
 801437a:	2800      	cmp	r0, #0
 801437c:	d035      	beq.n	80143ea <_scanf_i+0x15e>
 801437e:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014382:	d124      	bne.n	80143ce <_scanf_i+0x142>
 8014384:	0510      	lsls	r0, r2, #20
 8014386:	d522      	bpl.n	80143ce <_scanf_i+0x142>
 8014388:	f10b 0b01 	add.w	fp, fp, #1
 801438c:	f1b9 0f00 	cmp.w	r9, #0
 8014390:	d003      	beq.n	801439a <_scanf_i+0x10e>
 8014392:	3301      	adds	r3, #1
 8014394:	f109 39ff 	add.w	r9, r9, #4294967295
 8014398:	60a3      	str	r3, [r4, #8]
 801439a:	6873      	ldr	r3, [r6, #4]
 801439c:	3b01      	subs	r3, #1
 801439e:	2b00      	cmp	r3, #0
 80143a0:	6073      	str	r3, [r6, #4]
 80143a2:	dd1b      	ble.n	80143dc <_scanf_i+0x150>
 80143a4:	6833      	ldr	r3, [r6, #0]
 80143a6:	3301      	adds	r3, #1
 80143a8:	6033      	str	r3, [r6, #0]
 80143aa:	68a3      	ldr	r3, [r4, #8]
 80143ac:	3b01      	subs	r3, #1
 80143ae:	60a3      	str	r3, [r4, #8]
 80143b0:	e7d9      	b.n	8014366 <_scanf_i+0xda>
 80143b2:	f1bb 0f02 	cmp.w	fp, #2
 80143b6:	d1ae      	bne.n	8014316 <_scanf_i+0x8a>
 80143b8:	6822      	ldr	r2, [r4, #0]
 80143ba:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 80143be:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 80143c2:	d1c4      	bne.n	801434e <_scanf_i+0xc2>
 80143c4:	2110      	movs	r1, #16
 80143c6:	6061      	str	r1, [r4, #4]
 80143c8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80143cc:	e7a2      	b.n	8014314 <_scanf_i+0x88>
 80143ce:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 80143d2:	6022      	str	r2, [r4, #0]
 80143d4:	780b      	ldrb	r3, [r1, #0]
 80143d6:	f805 3b01 	strb.w	r3, [r5], #1
 80143da:	e7de      	b.n	801439a <_scanf_i+0x10e>
 80143dc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80143e0:	4631      	mov	r1, r6
 80143e2:	4650      	mov	r0, sl
 80143e4:	4798      	blx	r3
 80143e6:	2800      	cmp	r0, #0
 80143e8:	d0df      	beq.n	80143aa <_scanf_i+0x11e>
 80143ea:	6823      	ldr	r3, [r4, #0]
 80143ec:	05d9      	lsls	r1, r3, #23
 80143ee:	d50d      	bpl.n	801440c <_scanf_i+0x180>
 80143f0:	42bd      	cmp	r5, r7
 80143f2:	d909      	bls.n	8014408 <_scanf_i+0x17c>
 80143f4:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 80143f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80143fc:	4632      	mov	r2, r6
 80143fe:	4650      	mov	r0, sl
 8014400:	4798      	blx	r3
 8014402:	f105 39ff 	add.w	r9, r5, #4294967295
 8014406:	464d      	mov	r5, r9
 8014408:	42bd      	cmp	r5, r7
 801440a:	d028      	beq.n	801445e <_scanf_i+0x1d2>
 801440c:	6822      	ldr	r2, [r4, #0]
 801440e:	f012 0210 	ands.w	r2, r2, #16
 8014412:	d113      	bne.n	801443c <_scanf_i+0x1b0>
 8014414:	702a      	strb	r2, [r5, #0]
 8014416:	6863      	ldr	r3, [r4, #4]
 8014418:	9e01      	ldr	r6, [sp, #4]
 801441a:	4639      	mov	r1, r7
 801441c:	4650      	mov	r0, sl
 801441e:	47b0      	blx	r6
 8014420:	f8d8 3000 	ldr.w	r3, [r8]
 8014424:	6821      	ldr	r1, [r4, #0]
 8014426:	1d1a      	adds	r2, r3, #4
 8014428:	f8c8 2000 	str.w	r2, [r8]
 801442c:	f011 0f20 	tst.w	r1, #32
 8014430:	681b      	ldr	r3, [r3, #0]
 8014432:	d00f      	beq.n	8014454 <_scanf_i+0x1c8>
 8014434:	6018      	str	r0, [r3, #0]
 8014436:	68e3      	ldr	r3, [r4, #12]
 8014438:	3301      	adds	r3, #1
 801443a:	60e3      	str	r3, [r4, #12]
 801443c:	6923      	ldr	r3, [r4, #16]
 801443e:	1bed      	subs	r5, r5, r7
 8014440:	445d      	add	r5, fp
 8014442:	442b      	add	r3, r5
 8014444:	6123      	str	r3, [r4, #16]
 8014446:	2000      	movs	r0, #0
 8014448:	b007      	add	sp, #28
 801444a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801444e:	f04f 0b00 	mov.w	fp, #0
 8014452:	e7ca      	b.n	80143ea <_scanf_i+0x15e>
 8014454:	07ca      	lsls	r2, r1, #31
 8014456:	bf4c      	ite	mi
 8014458:	8018      	strhmi	r0, [r3, #0]
 801445a:	6018      	strpl	r0, [r3, #0]
 801445c:	e7eb      	b.n	8014436 <_scanf_i+0x1aa>
 801445e:	2001      	movs	r0, #1
 8014460:	e7f2      	b.n	8014448 <_scanf_i+0x1bc>
 8014462:	bf00      	nop
 8014464:	080154f0 	.word	0x080154f0
 8014468:	08014a01 	.word	0x08014a01
 801446c:	08014ae1 	.word	0x08014ae1
 8014470:	08015892 	.word	0x08015892

08014474 <__sflush_r>:
 8014474:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014478:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801447c:	0716      	lsls	r6, r2, #28
 801447e:	4605      	mov	r5, r0
 8014480:	460c      	mov	r4, r1
 8014482:	d454      	bmi.n	801452e <__sflush_r+0xba>
 8014484:	684b      	ldr	r3, [r1, #4]
 8014486:	2b00      	cmp	r3, #0
 8014488:	dc02      	bgt.n	8014490 <__sflush_r+0x1c>
 801448a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801448c:	2b00      	cmp	r3, #0
 801448e:	dd48      	ble.n	8014522 <__sflush_r+0xae>
 8014490:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014492:	2e00      	cmp	r6, #0
 8014494:	d045      	beq.n	8014522 <__sflush_r+0xae>
 8014496:	2300      	movs	r3, #0
 8014498:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801449c:	682f      	ldr	r7, [r5, #0]
 801449e:	6a21      	ldr	r1, [r4, #32]
 80144a0:	602b      	str	r3, [r5, #0]
 80144a2:	d030      	beq.n	8014506 <__sflush_r+0x92>
 80144a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80144a6:	89a3      	ldrh	r3, [r4, #12]
 80144a8:	0759      	lsls	r1, r3, #29
 80144aa:	d505      	bpl.n	80144b8 <__sflush_r+0x44>
 80144ac:	6863      	ldr	r3, [r4, #4]
 80144ae:	1ad2      	subs	r2, r2, r3
 80144b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80144b2:	b10b      	cbz	r3, 80144b8 <__sflush_r+0x44>
 80144b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80144b6:	1ad2      	subs	r2, r2, r3
 80144b8:	2300      	movs	r3, #0
 80144ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80144bc:	6a21      	ldr	r1, [r4, #32]
 80144be:	4628      	mov	r0, r5
 80144c0:	47b0      	blx	r6
 80144c2:	1c43      	adds	r3, r0, #1
 80144c4:	89a3      	ldrh	r3, [r4, #12]
 80144c6:	d106      	bne.n	80144d6 <__sflush_r+0x62>
 80144c8:	6829      	ldr	r1, [r5, #0]
 80144ca:	291d      	cmp	r1, #29
 80144cc:	d82b      	bhi.n	8014526 <__sflush_r+0xb2>
 80144ce:	4a2a      	ldr	r2, [pc, #168]	@ (8014578 <__sflush_r+0x104>)
 80144d0:	40ca      	lsrs	r2, r1
 80144d2:	07d6      	lsls	r6, r2, #31
 80144d4:	d527      	bpl.n	8014526 <__sflush_r+0xb2>
 80144d6:	2200      	movs	r2, #0
 80144d8:	6062      	str	r2, [r4, #4]
 80144da:	04d9      	lsls	r1, r3, #19
 80144dc:	6922      	ldr	r2, [r4, #16]
 80144de:	6022      	str	r2, [r4, #0]
 80144e0:	d504      	bpl.n	80144ec <__sflush_r+0x78>
 80144e2:	1c42      	adds	r2, r0, #1
 80144e4:	d101      	bne.n	80144ea <__sflush_r+0x76>
 80144e6:	682b      	ldr	r3, [r5, #0]
 80144e8:	b903      	cbnz	r3, 80144ec <__sflush_r+0x78>
 80144ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80144ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80144ee:	602f      	str	r7, [r5, #0]
 80144f0:	b1b9      	cbz	r1, 8014522 <__sflush_r+0xae>
 80144f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80144f6:	4299      	cmp	r1, r3
 80144f8:	d002      	beq.n	8014500 <__sflush_r+0x8c>
 80144fa:	4628      	mov	r0, r5
 80144fc:	f7fe fd88 	bl	8013010 <_free_r>
 8014500:	2300      	movs	r3, #0
 8014502:	6363      	str	r3, [r4, #52]	@ 0x34
 8014504:	e00d      	b.n	8014522 <__sflush_r+0xae>
 8014506:	2301      	movs	r3, #1
 8014508:	4628      	mov	r0, r5
 801450a:	47b0      	blx	r6
 801450c:	4602      	mov	r2, r0
 801450e:	1c50      	adds	r0, r2, #1
 8014510:	d1c9      	bne.n	80144a6 <__sflush_r+0x32>
 8014512:	682b      	ldr	r3, [r5, #0]
 8014514:	2b00      	cmp	r3, #0
 8014516:	d0c6      	beq.n	80144a6 <__sflush_r+0x32>
 8014518:	2b1d      	cmp	r3, #29
 801451a:	d001      	beq.n	8014520 <__sflush_r+0xac>
 801451c:	2b16      	cmp	r3, #22
 801451e:	d11e      	bne.n	801455e <__sflush_r+0xea>
 8014520:	602f      	str	r7, [r5, #0]
 8014522:	2000      	movs	r0, #0
 8014524:	e022      	b.n	801456c <__sflush_r+0xf8>
 8014526:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801452a:	b21b      	sxth	r3, r3
 801452c:	e01b      	b.n	8014566 <__sflush_r+0xf2>
 801452e:	690f      	ldr	r7, [r1, #16]
 8014530:	2f00      	cmp	r7, #0
 8014532:	d0f6      	beq.n	8014522 <__sflush_r+0xae>
 8014534:	0793      	lsls	r3, r2, #30
 8014536:	680e      	ldr	r6, [r1, #0]
 8014538:	bf08      	it	eq
 801453a:	694b      	ldreq	r3, [r1, #20]
 801453c:	600f      	str	r7, [r1, #0]
 801453e:	bf18      	it	ne
 8014540:	2300      	movne	r3, #0
 8014542:	eba6 0807 	sub.w	r8, r6, r7
 8014546:	608b      	str	r3, [r1, #8]
 8014548:	f1b8 0f00 	cmp.w	r8, #0
 801454c:	dde9      	ble.n	8014522 <__sflush_r+0xae>
 801454e:	6a21      	ldr	r1, [r4, #32]
 8014550:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014552:	4643      	mov	r3, r8
 8014554:	463a      	mov	r2, r7
 8014556:	4628      	mov	r0, r5
 8014558:	47b0      	blx	r6
 801455a:	2800      	cmp	r0, #0
 801455c:	dc08      	bgt.n	8014570 <__sflush_r+0xfc>
 801455e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014562:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014566:	81a3      	strh	r3, [r4, #12]
 8014568:	f04f 30ff 	mov.w	r0, #4294967295
 801456c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014570:	4407      	add	r7, r0
 8014572:	eba8 0800 	sub.w	r8, r8, r0
 8014576:	e7e7      	b.n	8014548 <__sflush_r+0xd4>
 8014578:	20400001 	.word	0x20400001

0801457c <_fflush_r>:
 801457c:	b538      	push	{r3, r4, r5, lr}
 801457e:	690b      	ldr	r3, [r1, #16]
 8014580:	4605      	mov	r5, r0
 8014582:	460c      	mov	r4, r1
 8014584:	b913      	cbnz	r3, 801458c <_fflush_r+0x10>
 8014586:	2500      	movs	r5, #0
 8014588:	4628      	mov	r0, r5
 801458a:	bd38      	pop	{r3, r4, r5, pc}
 801458c:	b118      	cbz	r0, 8014596 <_fflush_r+0x1a>
 801458e:	6a03      	ldr	r3, [r0, #32]
 8014590:	b90b      	cbnz	r3, 8014596 <_fflush_r+0x1a>
 8014592:	f7fd fcc7 	bl	8011f24 <__sinit>
 8014596:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801459a:	2b00      	cmp	r3, #0
 801459c:	d0f3      	beq.n	8014586 <_fflush_r+0xa>
 801459e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80145a0:	07d0      	lsls	r0, r2, #31
 80145a2:	d404      	bmi.n	80145ae <_fflush_r+0x32>
 80145a4:	0599      	lsls	r1, r3, #22
 80145a6:	d402      	bmi.n	80145ae <_fflush_r+0x32>
 80145a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80145aa:	f7fd fea8 	bl	80122fe <__retarget_lock_acquire_recursive>
 80145ae:	4628      	mov	r0, r5
 80145b0:	4621      	mov	r1, r4
 80145b2:	f7ff ff5f 	bl	8014474 <__sflush_r>
 80145b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80145b8:	07da      	lsls	r2, r3, #31
 80145ba:	4605      	mov	r5, r0
 80145bc:	d4e4      	bmi.n	8014588 <_fflush_r+0xc>
 80145be:	89a3      	ldrh	r3, [r4, #12]
 80145c0:	059b      	lsls	r3, r3, #22
 80145c2:	d4e1      	bmi.n	8014588 <_fflush_r+0xc>
 80145c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80145c6:	f7fd fe9b 	bl	8012300 <__retarget_lock_release_recursive>
 80145ca:	e7dd      	b.n	8014588 <_fflush_r+0xc>

080145cc <fiprintf>:
 80145cc:	b40e      	push	{r1, r2, r3}
 80145ce:	b503      	push	{r0, r1, lr}
 80145d0:	4601      	mov	r1, r0
 80145d2:	ab03      	add	r3, sp, #12
 80145d4:	4805      	ldr	r0, [pc, #20]	@ (80145ec <fiprintf+0x20>)
 80145d6:	f853 2b04 	ldr.w	r2, [r3], #4
 80145da:	6800      	ldr	r0, [r0, #0]
 80145dc:	9301      	str	r3, [sp, #4]
 80145de:	f7ff fce3 	bl	8013fa8 <_vfiprintf_r>
 80145e2:	b002      	add	sp, #8
 80145e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80145e8:	b003      	add	sp, #12
 80145ea:	4770      	bx	lr
 80145ec:	20000018 	.word	0x20000018

080145f0 <__sccl>:
 80145f0:	b570      	push	{r4, r5, r6, lr}
 80145f2:	780b      	ldrb	r3, [r1, #0]
 80145f4:	4604      	mov	r4, r0
 80145f6:	2b5e      	cmp	r3, #94	@ 0x5e
 80145f8:	bf0b      	itete	eq
 80145fa:	784b      	ldrbeq	r3, [r1, #1]
 80145fc:	1c4a      	addne	r2, r1, #1
 80145fe:	1c8a      	addeq	r2, r1, #2
 8014600:	2100      	movne	r1, #0
 8014602:	bf08      	it	eq
 8014604:	2101      	moveq	r1, #1
 8014606:	3801      	subs	r0, #1
 8014608:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801460c:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014610:	42a8      	cmp	r0, r5
 8014612:	d1fb      	bne.n	801460c <__sccl+0x1c>
 8014614:	b90b      	cbnz	r3, 801461a <__sccl+0x2a>
 8014616:	1e50      	subs	r0, r2, #1
 8014618:	bd70      	pop	{r4, r5, r6, pc}
 801461a:	f081 0101 	eor.w	r1, r1, #1
 801461e:	54e1      	strb	r1, [r4, r3]
 8014620:	4610      	mov	r0, r2
 8014622:	4602      	mov	r2, r0
 8014624:	f812 5b01 	ldrb.w	r5, [r2], #1
 8014628:	2d2d      	cmp	r5, #45	@ 0x2d
 801462a:	d005      	beq.n	8014638 <__sccl+0x48>
 801462c:	2d5d      	cmp	r5, #93	@ 0x5d
 801462e:	d016      	beq.n	801465e <__sccl+0x6e>
 8014630:	2d00      	cmp	r5, #0
 8014632:	d0f1      	beq.n	8014618 <__sccl+0x28>
 8014634:	462b      	mov	r3, r5
 8014636:	e7f2      	b.n	801461e <__sccl+0x2e>
 8014638:	7846      	ldrb	r6, [r0, #1]
 801463a:	2e5d      	cmp	r6, #93	@ 0x5d
 801463c:	d0fa      	beq.n	8014634 <__sccl+0x44>
 801463e:	42b3      	cmp	r3, r6
 8014640:	dcf8      	bgt.n	8014634 <__sccl+0x44>
 8014642:	3002      	adds	r0, #2
 8014644:	461a      	mov	r2, r3
 8014646:	3201      	adds	r2, #1
 8014648:	4296      	cmp	r6, r2
 801464a:	54a1      	strb	r1, [r4, r2]
 801464c:	dcfb      	bgt.n	8014646 <__sccl+0x56>
 801464e:	1af2      	subs	r2, r6, r3
 8014650:	3a01      	subs	r2, #1
 8014652:	1c5d      	adds	r5, r3, #1
 8014654:	42b3      	cmp	r3, r6
 8014656:	bfa8      	it	ge
 8014658:	2200      	movge	r2, #0
 801465a:	18ab      	adds	r3, r5, r2
 801465c:	e7e1      	b.n	8014622 <__sccl+0x32>
 801465e:	4610      	mov	r0, r2
 8014660:	e7da      	b.n	8014618 <__sccl+0x28>

08014662 <__submore>:
 8014662:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014666:	460c      	mov	r4, r1
 8014668:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801466a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801466e:	4299      	cmp	r1, r3
 8014670:	d11d      	bne.n	80146ae <__submore+0x4c>
 8014672:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8014676:	f7fe fd3f 	bl	80130f8 <_malloc_r>
 801467a:	b918      	cbnz	r0, 8014684 <__submore+0x22>
 801467c:	f04f 30ff 	mov.w	r0, #4294967295
 8014680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014684:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014688:	63a3      	str	r3, [r4, #56]	@ 0x38
 801468a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 801468e:	6360      	str	r0, [r4, #52]	@ 0x34
 8014690:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8014694:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8014698:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 801469c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 80146a0:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 80146a4:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 80146a8:	6020      	str	r0, [r4, #0]
 80146aa:	2000      	movs	r0, #0
 80146ac:	e7e8      	b.n	8014680 <__submore+0x1e>
 80146ae:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 80146b0:	0077      	lsls	r7, r6, #1
 80146b2:	463a      	mov	r2, r7
 80146b4:	f000 f8fb 	bl	80148ae <_realloc_r>
 80146b8:	4605      	mov	r5, r0
 80146ba:	2800      	cmp	r0, #0
 80146bc:	d0de      	beq.n	801467c <__submore+0x1a>
 80146be:	eb00 0806 	add.w	r8, r0, r6
 80146c2:	4601      	mov	r1, r0
 80146c4:	4632      	mov	r2, r6
 80146c6:	4640      	mov	r0, r8
 80146c8:	f7fd fe1b 	bl	8012302 <memcpy>
 80146cc:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80146d0:	f8c4 8000 	str.w	r8, [r4]
 80146d4:	e7e9      	b.n	80146aa <__submore+0x48>

080146d6 <__swbuf_r>:
 80146d6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80146d8:	460e      	mov	r6, r1
 80146da:	4614      	mov	r4, r2
 80146dc:	4605      	mov	r5, r0
 80146de:	b118      	cbz	r0, 80146e8 <__swbuf_r+0x12>
 80146e0:	6a03      	ldr	r3, [r0, #32]
 80146e2:	b90b      	cbnz	r3, 80146e8 <__swbuf_r+0x12>
 80146e4:	f7fd fc1e 	bl	8011f24 <__sinit>
 80146e8:	69a3      	ldr	r3, [r4, #24]
 80146ea:	60a3      	str	r3, [r4, #8]
 80146ec:	89a3      	ldrh	r3, [r4, #12]
 80146ee:	071a      	lsls	r2, r3, #28
 80146f0:	d501      	bpl.n	80146f6 <__swbuf_r+0x20>
 80146f2:	6923      	ldr	r3, [r4, #16]
 80146f4:	b943      	cbnz	r3, 8014708 <__swbuf_r+0x32>
 80146f6:	4621      	mov	r1, r4
 80146f8:	4628      	mov	r0, r5
 80146fa:	f000 f82b 	bl	8014754 <__swsetup_r>
 80146fe:	b118      	cbz	r0, 8014708 <__swbuf_r+0x32>
 8014700:	f04f 37ff 	mov.w	r7, #4294967295
 8014704:	4638      	mov	r0, r7
 8014706:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014708:	6823      	ldr	r3, [r4, #0]
 801470a:	6922      	ldr	r2, [r4, #16]
 801470c:	1a98      	subs	r0, r3, r2
 801470e:	6963      	ldr	r3, [r4, #20]
 8014710:	b2f6      	uxtb	r6, r6
 8014712:	4283      	cmp	r3, r0
 8014714:	4637      	mov	r7, r6
 8014716:	dc05      	bgt.n	8014724 <__swbuf_r+0x4e>
 8014718:	4621      	mov	r1, r4
 801471a:	4628      	mov	r0, r5
 801471c:	f7ff ff2e 	bl	801457c <_fflush_r>
 8014720:	2800      	cmp	r0, #0
 8014722:	d1ed      	bne.n	8014700 <__swbuf_r+0x2a>
 8014724:	68a3      	ldr	r3, [r4, #8]
 8014726:	3b01      	subs	r3, #1
 8014728:	60a3      	str	r3, [r4, #8]
 801472a:	6823      	ldr	r3, [r4, #0]
 801472c:	1c5a      	adds	r2, r3, #1
 801472e:	6022      	str	r2, [r4, #0]
 8014730:	701e      	strb	r6, [r3, #0]
 8014732:	6962      	ldr	r2, [r4, #20]
 8014734:	1c43      	adds	r3, r0, #1
 8014736:	429a      	cmp	r2, r3
 8014738:	d004      	beq.n	8014744 <__swbuf_r+0x6e>
 801473a:	89a3      	ldrh	r3, [r4, #12]
 801473c:	07db      	lsls	r3, r3, #31
 801473e:	d5e1      	bpl.n	8014704 <__swbuf_r+0x2e>
 8014740:	2e0a      	cmp	r6, #10
 8014742:	d1df      	bne.n	8014704 <__swbuf_r+0x2e>
 8014744:	4621      	mov	r1, r4
 8014746:	4628      	mov	r0, r5
 8014748:	f7ff ff18 	bl	801457c <_fflush_r>
 801474c:	2800      	cmp	r0, #0
 801474e:	d0d9      	beq.n	8014704 <__swbuf_r+0x2e>
 8014750:	e7d6      	b.n	8014700 <__swbuf_r+0x2a>
	...

08014754 <__swsetup_r>:
 8014754:	b538      	push	{r3, r4, r5, lr}
 8014756:	4b29      	ldr	r3, [pc, #164]	@ (80147fc <__swsetup_r+0xa8>)
 8014758:	4605      	mov	r5, r0
 801475a:	6818      	ldr	r0, [r3, #0]
 801475c:	460c      	mov	r4, r1
 801475e:	b118      	cbz	r0, 8014768 <__swsetup_r+0x14>
 8014760:	6a03      	ldr	r3, [r0, #32]
 8014762:	b90b      	cbnz	r3, 8014768 <__swsetup_r+0x14>
 8014764:	f7fd fbde 	bl	8011f24 <__sinit>
 8014768:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801476c:	0719      	lsls	r1, r3, #28
 801476e:	d422      	bmi.n	80147b6 <__swsetup_r+0x62>
 8014770:	06da      	lsls	r2, r3, #27
 8014772:	d407      	bmi.n	8014784 <__swsetup_r+0x30>
 8014774:	2209      	movs	r2, #9
 8014776:	602a      	str	r2, [r5, #0]
 8014778:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801477c:	81a3      	strh	r3, [r4, #12]
 801477e:	f04f 30ff 	mov.w	r0, #4294967295
 8014782:	e033      	b.n	80147ec <__swsetup_r+0x98>
 8014784:	0758      	lsls	r0, r3, #29
 8014786:	d512      	bpl.n	80147ae <__swsetup_r+0x5a>
 8014788:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801478a:	b141      	cbz	r1, 801479e <__swsetup_r+0x4a>
 801478c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014790:	4299      	cmp	r1, r3
 8014792:	d002      	beq.n	801479a <__swsetup_r+0x46>
 8014794:	4628      	mov	r0, r5
 8014796:	f7fe fc3b 	bl	8013010 <_free_r>
 801479a:	2300      	movs	r3, #0
 801479c:	6363      	str	r3, [r4, #52]	@ 0x34
 801479e:	89a3      	ldrh	r3, [r4, #12]
 80147a0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80147a4:	81a3      	strh	r3, [r4, #12]
 80147a6:	2300      	movs	r3, #0
 80147a8:	6063      	str	r3, [r4, #4]
 80147aa:	6923      	ldr	r3, [r4, #16]
 80147ac:	6023      	str	r3, [r4, #0]
 80147ae:	89a3      	ldrh	r3, [r4, #12]
 80147b0:	f043 0308 	orr.w	r3, r3, #8
 80147b4:	81a3      	strh	r3, [r4, #12]
 80147b6:	6923      	ldr	r3, [r4, #16]
 80147b8:	b94b      	cbnz	r3, 80147ce <__swsetup_r+0x7a>
 80147ba:	89a3      	ldrh	r3, [r4, #12]
 80147bc:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80147c0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80147c4:	d003      	beq.n	80147ce <__swsetup_r+0x7a>
 80147c6:	4621      	mov	r1, r4
 80147c8:	4628      	mov	r0, r5
 80147ca:	f000 f9be 	bl	8014b4a <__smakebuf_r>
 80147ce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80147d2:	f013 0201 	ands.w	r2, r3, #1
 80147d6:	d00a      	beq.n	80147ee <__swsetup_r+0x9a>
 80147d8:	2200      	movs	r2, #0
 80147da:	60a2      	str	r2, [r4, #8]
 80147dc:	6962      	ldr	r2, [r4, #20]
 80147de:	4252      	negs	r2, r2
 80147e0:	61a2      	str	r2, [r4, #24]
 80147e2:	6922      	ldr	r2, [r4, #16]
 80147e4:	b942      	cbnz	r2, 80147f8 <__swsetup_r+0xa4>
 80147e6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80147ea:	d1c5      	bne.n	8014778 <__swsetup_r+0x24>
 80147ec:	bd38      	pop	{r3, r4, r5, pc}
 80147ee:	0799      	lsls	r1, r3, #30
 80147f0:	bf58      	it	pl
 80147f2:	6962      	ldrpl	r2, [r4, #20]
 80147f4:	60a2      	str	r2, [r4, #8]
 80147f6:	e7f4      	b.n	80147e2 <__swsetup_r+0x8e>
 80147f8:	2000      	movs	r0, #0
 80147fa:	e7f7      	b.n	80147ec <__swsetup_r+0x98>
 80147fc:	20000018 	.word	0x20000018

08014800 <memmove>:
 8014800:	4288      	cmp	r0, r1
 8014802:	b510      	push	{r4, lr}
 8014804:	eb01 0402 	add.w	r4, r1, r2
 8014808:	d902      	bls.n	8014810 <memmove+0x10>
 801480a:	4284      	cmp	r4, r0
 801480c:	4623      	mov	r3, r4
 801480e:	d807      	bhi.n	8014820 <memmove+0x20>
 8014810:	1e43      	subs	r3, r0, #1
 8014812:	42a1      	cmp	r1, r4
 8014814:	d008      	beq.n	8014828 <memmove+0x28>
 8014816:	f811 2b01 	ldrb.w	r2, [r1], #1
 801481a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801481e:	e7f8      	b.n	8014812 <memmove+0x12>
 8014820:	4402      	add	r2, r0
 8014822:	4601      	mov	r1, r0
 8014824:	428a      	cmp	r2, r1
 8014826:	d100      	bne.n	801482a <memmove+0x2a>
 8014828:	bd10      	pop	{r4, pc}
 801482a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801482e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014832:	e7f7      	b.n	8014824 <memmove+0x24>

08014834 <_sbrk_r>:
 8014834:	b538      	push	{r3, r4, r5, lr}
 8014836:	4d06      	ldr	r5, [pc, #24]	@ (8014850 <_sbrk_r+0x1c>)
 8014838:	2300      	movs	r3, #0
 801483a:	4604      	mov	r4, r0
 801483c:	4608      	mov	r0, r1
 801483e:	602b      	str	r3, [r5, #0]
 8014840:	f7f9 fddc 	bl	800e3fc <_sbrk>
 8014844:	1c43      	adds	r3, r0, #1
 8014846:	d102      	bne.n	801484e <_sbrk_r+0x1a>
 8014848:	682b      	ldr	r3, [r5, #0]
 801484a:	b103      	cbz	r3, 801484e <_sbrk_r+0x1a>
 801484c:	6023      	str	r3, [r4, #0]
 801484e:	bd38      	pop	{r3, r4, r5, pc}
 8014850:	200043f0 	.word	0x200043f0

08014854 <abort>:
 8014854:	b508      	push	{r3, lr}
 8014856:	2006      	movs	r0, #6
 8014858:	f000 f9dc 	bl	8014c14 <raise>
 801485c:	2001      	movs	r0, #1
 801485e:	f7f9 fd55 	bl	800e30c <_exit>

08014862 <_calloc_r>:
 8014862:	b570      	push	{r4, r5, r6, lr}
 8014864:	fba1 5402 	umull	r5, r4, r1, r2
 8014868:	b934      	cbnz	r4, 8014878 <_calloc_r+0x16>
 801486a:	4629      	mov	r1, r5
 801486c:	f7fe fc44 	bl	80130f8 <_malloc_r>
 8014870:	4606      	mov	r6, r0
 8014872:	b928      	cbnz	r0, 8014880 <_calloc_r+0x1e>
 8014874:	4630      	mov	r0, r6
 8014876:	bd70      	pop	{r4, r5, r6, pc}
 8014878:	220c      	movs	r2, #12
 801487a:	6002      	str	r2, [r0, #0]
 801487c:	2600      	movs	r6, #0
 801487e:	e7f9      	b.n	8014874 <_calloc_r+0x12>
 8014880:	462a      	mov	r2, r5
 8014882:	4621      	mov	r1, r4
 8014884:	f7fd fc3d 	bl	8012102 <memset>
 8014888:	e7f4      	b.n	8014874 <_calloc_r+0x12>

0801488a <__ascii_mbtowc>:
 801488a:	b082      	sub	sp, #8
 801488c:	b901      	cbnz	r1, 8014890 <__ascii_mbtowc+0x6>
 801488e:	a901      	add	r1, sp, #4
 8014890:	b142      	cbz	r2, 80148a4 <__ascii_mbtowc+0x1a>
 8014892:	b14b      	cbz	r3, 80148a8 <__ascii_mbtowc+0x1e>
 8014894:	7813      	ldrb	r3, [r2, #0]
 8014896:	600b      	str	r3, [r1, #0]
 8014898:	7812      	ldrb	r2, [r2, #0]
 801489a:	1e10      	subs	r0, r2, #0
 801489c:	bf18      	it	ne
 801489e:	2001      	movne	r0, #1
 80148a0:	b002      	add	sp, #8
 80148a2:	4770      	bx	lr
 80148a4:	4610      	mov	r0, r2
 80148a6:	e7fb      	b.n	80148a0 <__ascii_mbtowc+0x16>
 80148a8:	f06f 0001 	mvn.w	r0, #1
 80148ac:	e7f8      	b.n	80148a0 <__ascii_mbtowc+0x16>

080148ae <_realloc_r>:
 80148ae:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80148b2:	4607      	mov	r7, r0
 80148b4:	4614      	mov	r4, r2
 80148b6:	460d      	mov	r5, r1
 80148b8:	b921      	cbnz	r1, 80148c4 <_realloc_r+0x16>
 80148ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80148be:	4611      	mov	r1, r2
 80148c0:	f7fe bc1a 	b.w	80130f8 <_malloc_r>
 80148c4:	b92a      	cbnz	r2, 80148d2 <_realloc_r+0x24>
 80148c6:	f7fe fba3 	bl	8013010 <_free_r>
 80148ca:	4625      	mov	r5, r4
 80148cc:	4628      	mov	r0, r5
 80148ce:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80148d2:	f000 f9dd 	bl	8014c90 <_malloc_usable_size_r>
 80148d6:	4284      	cmp	r4, r0
 80148d8:	4606      	mov	r6, r0
 80148da:	d802      	bhi.n	80148e2 <_realloc_r+0x34>
 80148dc:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80148e0:	d8f4      	bhi.n	80148cc <_realloc_r+0x1e>
 80148e2:	4621      	mov	r1, r4
 80148e4:	4638      	mov	r0, r7
 80148e6:	f7fe fc07 	bl	80130f8 <_malloc_r>
 80148ea:	4680      	mov	r8, r0
 80148ec:	b908      	cbnz	r0, 80148f2 <_realloc_r+0x44>
 80148ee:	4645      	mov	r5, r8
 80148f0:	e7ec      	b.n	80148cc <_realloc_r+0x1e>
 80148f2:	42b4      	cmp	r4, r6
 80148f4:	4622      	mov	r2, r4
 80148f6:	4629      	mov	r1, r5
 80148f8:	bf28      	it	cs
 80148fa:	4632      	movcs	r2, r6
 80148fc:	f7fd fd01 	bl	8012302 <memcpy>
 8014900:	4629      	mov	r1, r5
 8014902:	4638      	mov	r0, r7
 8014904:	f7fe fb84 	bl	8013010 <_free_r>
 8014908:	e7f1      	b.n	80148ee <_realloc_r+0x40>
	...

0801490c <_strtol_l.isra.0>:
 801490c:	2b24      	cmp	r3, #36	@ 0x24
 801490e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014912:	4686      	mov	lr, r0
 8014914:	4690      	mov	r8, r2
 8014916:	d801      	bhi.n	801491c <_strtol_l.isra.0+0x10>
 8014918:	2b01      	cmp	r3, #1
 801491a:	d106      	bne.n	801492a <_strtol_l.isra.0+0x1e>
 801491c:	f7fd fcc4 	bl	80122a8 <__errno>
 8014920:	2316      	movs	r3, #22
 8014922:	6003      	str	r3, [r0, #0]
 8014924:	2000      	movs	r0, #0
 8014926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801492a:	4834      	ldr	r0, [pc, #208]	@ (80149fc <_strtol_l.isra.0+0xf0>)
 801492c:	460d      	mov	r5, r1
 801492e:	462a      	mov	r2, r5
 8014930:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014934:	5d06      	ldrb	r6, [r0, r4]
 8014936:	f016 0608 	ands.w	r6, r6, #8
 801493a:	d1f8      	bne.n	801492e <_strtol_l.isra.0+0x22>
 801493c:	2c2d      	cmp	r4, #45	@ 0x2d
 801493e:	d110      	bne.n	8014962 <_strtol_l.isra.0+0x56>
 8014940:	782c      	ldrb	r4, [r5, #0]
 8014942:	2601      	movs	r6, #1
 8014944:	1c95      	adds	r5, r2, #2
 8014946:	f033 0210 	bics.w	r2, r3, #16
 801494a:	d115      	bne.n	8014978 <_strtol_l.isra.0+0x6c>
 801494c:	2c30      	cmp	r4, #48	@ 0x30
 801494e:	d10d      	bne.n	801496c <_strtol_l.isra.0+0x60>
 8014950:	782a      	ldrb	r2, [r5, #0]
 8014952:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8014956:	2a58      	cmp	r2, #88	@ 0x58
 8014958:	d108      	bne.n	801496c <_strtol_l.isra.0+0x60>
 801495a:	786c      	ldrb	r4, [r5, #1]
 801495c:	3502      	adds	r5, #2
 801495e:	2310      	movs	r3, #16
 8014960:	e00a      	b.n	8014978 <_strtol_l.isra.0+0x6c>
 8014962:	2c2b      	cmp	r4, #43	@ 0x2b
 8014964:	bf04      	itt	eq
 8014966:	782c      	ldrbeq	r4, [r5, #0]
 8014968:	1c95      	addeq	r5, r2, #2
 801496a:	e7ec      	b.n	8014946 <_strtol_l.isra.0+0x3a>
 801496c:	2b00      	cmp	r3, #0
 801496e:	d1f6      	bne.n	801495e <_strtol_l.isra.0+0x52>
 8014970:	2c30      	cmp	r4, #48	@ 0x30
 8014972:	bf14      	ite	ne
 8014974:	230a      	movne	r3, #10
 8014976:	2308      	moveq	r3, #8
 8014978:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801497c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014980:	2200      	movs	r2, #0
 8014982:	fbbc f9f3 	udiv	r9, ip, r3
 8014986:	4610      	mov	r0, r2
 8014988:	fb03 ca19 	mls	sl, r3, r9, ip
 801498c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014990:	2f09      	cmp	r7, #9
 8014992:	d80f      	bhi.n	80149b4 <_strtol_l.isra.0+0xa8>
 8014994:	463c      	mov	r4, r7
 8014996:	42a3      	cmp	r3, r4
 8014998:	dd1b      	ble.n	80149d2 <_strtol_l.isra.0+0xc6>
 801499a:	1c57      	adds	r7, r2, #1
 801499c:	d007      	beq.n	80149ae <_strtol_l.isra.0+0xa2>
 801499e:	4581      	cmp	r9, r0
 80149a0:	d314      	bcc.n	80149cc <_strtol_l.isra.0+0xc0>
 80149a2:	d101      	bne.n	80149a8 <_strtol_l.isra.0+0x9c>
 80149a4:	45a2      	cmp	sl, r4
 80149a6:	db11      	blt.n	80149cc <_strtol_l.isra.0+0xc0>
 80149a8:	fb00 4003 	mla	r0, r0, r3, r4
 80149ac:	2201      	movs	r2, #1
 80149ae:	f815 4b01 	ldrb.w	r4, [r5], #1
 80149b2:	e7eb      	b.n	801498c <_strtol_l.isra.0+0x80>
 80149b4:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 80149b8:	2f19      	cmp	r7, #25
 80149ba:	d801      	bhi.n	80149c0 <_strtol_l.isra.0+0xb4>
 80149bc:	3c37      	subs	r4, #55	@ 0x37
 80149be:	e7ea      	b.n	8014996 <_strtol_l.isra.0+0x8a>
 80149c0:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80149c4:	2f19      	cmp	r7, #25
 80149c6:	d804      	bhi.n	80149d2 <_strtol_l.isra.0+0xc6>
 80149c8:	3c57      	subs	r4, #87	@ 0x57
 80149ca:	e7e4      	b.n	8014996 <_strtol_l.isra.0+0x8a>
 80149cc:	f04f 32ff 	mov.w	r2, #4294967295
 80149d0:	e7ed      	b.n	80149ae <_strtol_l.isra.0+0xa2>
 80149d2:	1c53      	adds	r3, r2, #1
 80149d4:	d108      	bne.n	80149e8 <_strtol_l.isra.0+0xdc>
 80149d6:	2322      	movs	r3, #34	@ 0x22
 80149d8:	f8ce 3000 	str.w	r3, [lr]
 80149dc:	4660      	mov	r0, ip
 80149de:	f1b8 0f00 	cmp.w	r8, #0
 80149e2:	d0a0      	beq.n	8014926 <_strtol_l.isra.0+0x1a>
 80149e4:	1e69      	subs	r1, r5, #1
 80149e6:	e006      	b.n	80149f6 <_strtol_l.isra.0+0xea>
 80149e8:	b106      	cbz	r6, 80149ec <_strtol_l.isra.0+0xe0>
 80149ea:	4240      	negs	r0, r0
 80149ec:	f1b8 0f00 	cmp.w	r8, #0
 80149f0:	d099      	beq.n	8014926 <_strtol_l.isra.0+0x1a>
 80149f2:	2a00      	cmp	r2, #0
 80149f4:	d1f6      	bne.n	80149e4 <_strtol_l.isra.0+0xd8>
 80149f6:	f8c8 1000 	str.w	r1, [r8]
 80149fa:	e794      	b.n	8014926 <_strtol_l.isra.0+0x1a>
 80149fc:	080159a9 	.word	0x080159a9

08014a00 <_strtol_r>:
 8014a00:	f7ff bf84 	b.w	801490c <_strtol_l.isra.0>

08014a04 <_strtoul_l.isra.0>:
 8014a04:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014a08:	4e34      	ldr	r6, [pc, #208]	@ (8014adc <_strtoul_l.isra.0+0xd8>)
 8014a0a:	4686      	mov	lr, r0
 8014a0c:	460d      	mov	r5, r1
 8014a0e:	4628      	mov	r0, r5
 8014a10:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a14:	5d37      	ldrb	r7, [r6, r4]
 8014a16:	f017 0708 	ands.w	r7, r7, #8
 8014a1a:	d1f8      	bne.n	8014a0e <_strtoul_l.isra.0+0xa>
 8014a1c:	2c2d      	cmp	r4, #45	@ 0x2d
 8014a1e:	d110      	bne.n	8014a42 <_strtoul_l.isra.0+0x3e>
 8014a20:	782c      	ldrb	r4, [r5, #0]
 8014a22:	2701      	movs	r7, #1
 8014a24:	1c85      	adds	r5, r0, #2
 8014a26:	f033 0010 	bics.w	r0, r3, #16
 8014a2a:	d115      	bne.n	8014a58 <_strtoul_l.isra.0+0x54>
 8014a2c:	2c30      	cmp	r4, #48	@ 0x30
 8014a2e:	d10d      	bne.n	8014a4c <_strtoul_l.isra.0+0x48>
 8014a30:	7828      	ldrb	r0, [r5, #0]
 8014a32:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8014a36:	2858      	cmp	r0, #88	@ 0x58
 8014a38:	d108      	bne.n	8014a4c <_strtoul_l.isra.0+0x48>
 8014a3a:	786c      	ldrb	r4, [r5, #1]
 8014a3c:	3502      	adds	r5, #2
 8014a3e:	2310      	movs	r3, #16
 8014a40:	e00a      	b.n	8014a58 <_strtoul_l.isra.0+0x54>
 8014a42:	2c2b      	cmp	r4, #43	@ 0x2b
 8014a44:	bf04      	itt	eq
 8014a46:	782c      	ldrbeq	r4, [r5, #0]
 8014a48:	1c85      	addeq	r5, r0, #2
 8014a4a:	e7ec      	b.n	8014a26 <_strtoul_l.isra.0+0x22>
 8014a4c:	2b00      	cmp	r3, #0
 8014a4e:	d1f6      	bne.n	8014a3e <_strtoul_l.isra.0+0x3a>
 8014a50:	2c30      	cmp	r4, #48	@ 0x30
 8014a52:	bf14      	ite	ne
 8014a54:	230a      	movne	r3, #10
 8014a56:	2308      	moveq	r3, #8
 8014a58:	f04f 38ff 	mov.w	r8, #4294967295
 8014a5c:	2600      	movs	r6, #0
 8014a5e:	fbb8 f8f3 	udiv	r8, r8, r3
 8014a62:	fb03 f908 	mul.w	r9, r3, r8
 8014a66:	ea6f 0909 	mvn.w	r9, r9
 8014a6a:	4630      	mov	r0, r6
 8014a6c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8014a70:	f1bc 0f09 	cmp.w	ip, #9
 8014a74:	d810      	bhi.n	8014a98 <_strtoul_l.isra.0+0x94>
 8014a76:	4664      	mov	r4, ip
 8014a78:	42a3      	cmp	r3, r4
 8014a7a:	dd1e      	ble.n	8014aba <_strtoul_l.isra.0+0xb6>
 8014a7c:	f1b6 3fff 	cmp.w	r6, #4294967295
 8014a80:	d007      	beq.n	8014a92 <_strtoul_l.isra.0+0x8e>
 8014a82:	4580      	cmp	r8, r0
 8014a84:	d316      	bcc.n	8014ab4 <_strtoul_l.isra.0+0xb0>
 8014a86:	d101      	bne.n	8014a8c <_strtoul_l.isra.0+0x88>
 8014a88:	45a1      	cmp	r9, r4
 8014a8a:	db13      	blt.n	8014ab4 <_strtoul_l.isra.0+0xb0>
 8014a8c:	fb00 4003 	mla	r0, r0, r3, r4
 8014a90:	2601      	movs	r6, #1
 8014a92:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014a96:	e7e9      	b.n	8014a6c <_strtoul_l.isra.0+0x68>
 8014a98:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8014a9c:	f1bc 0f19 	cmp.w	ip, #25
 8014aa0:	d801      	bhi.n	8014aa6 <_strtoul_l.isra.0+0xa2>
 8014aa2:	3c37      	subs	r4, #55	@ 0x37
 8014aa4:	e7e8      	b.n	8014a78 <_strtoul_l.isra.0+0x74>
 8014aa6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8014aaa:	f1bc 0f19 	cmp.w	ip, #25
 8014aae:	d804      	bhi.n	8014aba <_strtoul_l.isra.0+0xb6>
 8014ab0:	3c57      	subs	r4, #87	@ 0x57
 8014ab2:	e7e1      	b.n	8014a78 <_strtoul_l.isra.0+0x74>
 8014ab4:	f04f 36ff 	mov.w	r6, #4294967295
 8014ab8:	e7eb      	b.n	8014a92 <_strtoul_l.isra.0+0x8e>
 8014aba:	1c73      	adds	r3, r6, #1
 8014abc:	d106      	bne.n	8014acc <_strtoul_l.isra.0+0xc8>
 8014abe:	2322      	movs	r3, #34	@ 0x22
 8014ac0:	f8ce 3000 	str.w	r3, [lr]
 8014ac4:	4630      	mov	r0, r6
 8014ac6:	b932      	cbnz	r2, 8014ad6 <_strtoul_l.isra.0+0xd2>
 8014ac8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014acc:	b107      	cbz	r7, 8014ad0 <_strtoul_l.isra.0+0xcc>
 8014ace:	4240      	negs	r0, r0
 8014ad0:	2a00      	cmp	r2, #0
 8014ad2:	d0f9      	beq.n	8014ac8 <_strtoul_l.isra.0+0xc4>
 8014ad4:	b106      	cbz	r6, 8014ad8 <_strtoul_l.isra.0+0xd4>
 8014ad6:	1e69      	subs	r1, r5, #1
 8014ad8:	6011      	str	r1, [r2, #0]
 8014ada:	e7f5      	b.n	8014ac8 <_strtoul_l.isra.0+0xc4>
 8014adc:	080159a9 	.word	0x080159a9

08014ae0 <_strtoul_r>:
 8014ae0:	f7ff bf90 	b.w	8014a04 <_strtoul_l.isra.0>

08014ae4 <__ascii_wctomb>:
 8014ae4:	4603      	mov	r3, r0
 8014ae6:	4608      	mov	r0, r1
 8014ae8:	b141      	cbz	r1, 8014afc <__ascii_wctomb+0x18>
 8014aea:	2aff      	cmp	r2, #255	@ 0xff
 8014aec:	d904      	bls.n	8014af8 <__ascii_wctomb+0x14>
 8014aee:	228a      	movs	r2, #138	@ 0x8a
 8014af0:	601a      	str	r2, [r3, #0]
 8014af2:	f04f 30ff 	mov.w	r0, #4294967295
 8014af6:	4770      	bx	lr
 8014af8:	700a      	strb	r2, [r1, #0]
 8014afa:	2001      	movs	r0, #1
 8014afc:	4770      	bx	lr

08014afe <__swhatbuf_r>:
 8014afe:	b570      	push	{r4, r5, r6, lr}
 8014b00:	460c      	mov	r4, r1
 8014b02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014b06:	2900      	cmp	r1, #0
 8014b08:	b096      	sub	sp, #88	@ 0x58
 8014b0a:	4615      	mov	r5, r2
 8014b0c:	461e      	mov	r6, r3
 8014b0e:	da0d      	bge.n	8014b2c <__swhatbuf_r+0x2e>
 8014b10:	89a3      	ldrh	r3, [r4, #12]
 8014b12:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014b16:	f04f 0100 	mov.w	r1, #0
 8014b1a:	bf14      	ite	ne
 8014b1c:	2340      	movne	r3, #64	@ 0x40
 8014b1e:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014b22:	2000      	movs	r0, #0
 8014b24:	6031      	str	r1, [r6, #0]
 8014b26:	602b      	str	r3, [r5, #0]
 8014b28:	b016      	add	sp, #88	@ 0x58
 8014b2a:	bd70      	pop	{r4, r5, r6, pc}
 8014b2c:	466a      	mov	r2, sp
 8014b2e:	f000 f879 	bl	8014c24 <_fstat_r>
 8014b32:	2800      	cmp	r0, #0
 8014b34:	dbec      	blt.n	8014b10 <__swhatbuf_r+0x12>
 8014b36:	9901      	ldr	r1, [sp, #4]
 8014b38:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014b3c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014b40:	4259      	negs	r1, r3
 8014b42:	4159      	adcs	r1, r3
 8014b44:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014b48:	e7eb      	b.n	8014b22 <__swhatbuf_r+0x24>

08014b4a <__smakebuf_r>:
 8014b4a:	898b      	ldrh	r3, [r1, #12]
 8014b4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014b4e:	079d      	lsls	r5, r3, #30
 8014b50:	4606      	mov	r6, r0
 8014b52:	460c      	mov	r4, r1
 8014b54:	d507      	bpl.n	8014b66 <__smakebuf_r+0x1c>
 8014b56:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014b5a:	6023      	str	r3, [r4, #0]
 8014b5c:	6123      	str	r3, [r4, #16]
 8014b5e:	2301      	movs	r3, #1
 8014b60:	6163      	str	r3, [r4, #20]
 8014b62:	b003      	add	sp, #12
 8014b64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014b66:	ab01      	add	r3, sp, #4
 8014b68:	466a      	mov	r2, sp
 8014b6a:	f7ff ffc8 	bl	8014afe <__swhatbuf_r>
 8014b6e:	9f00      	ldr	r7, [sp, #0]
 8014b70:	4605      	mov	r5, r0
 8014b72:	4639      	mov	r1, r7
 8014b74:	4630      	mov	r0, r6
 8014b76:	f7fe fabf 	bl	80130f8 <_malloc_r>
 8014b7a:	b948      	cbnz	r0, 8014b90 <__smakebuf_r+0x46>
 8014b7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b80:	059a      	lsls	r2, r3, #22
 8014b82:	d4ee      	bmi.n	8014b62 <__smakebuf_r+0x18>
 8014b84:	f023 0303 	bic.w	r3, r3, #3
 8014b88:	f043 0302 	orr.w	r3, r3, #2
 8014b8c:	81a3      	strh	r3, [r4, #12]
 8014b8e:	e7e2      	b.n	8014b56 <__smakebuf_r+0xc>
 8014b90:	89a3      	ldrh	r3, [r4, #12]
 8014b92:	6020      	str	r0, [r4, #0]
 8014b94:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014b98:	81a3      	strh	r3, [r4, #12]
 8014b9a:	9b01      	ldr	r3, [sp, #4]
 8014b9c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014ba0:	b15b      	cbz	r3, 8014bba <__smakebuf_r+0x70>
 8014ba2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014ba6:	4630      	mov	r0, r6
 8014ba8:	f000 f84e 	bl	8014c48 <_isatty_r>
 8014bac:	b128      	cbz	r0, 8014bba <__smakebuf_r+0x70>
 8014bae:	89a3      	ldrh	r3, [r4, #12]
 8014bb0:	f023 0303 	bic.w	r3, r3, #3
 8014bb4:	f043 0301 	orr.w	r3, r3, #1
 8014bb8:	81a3      	strh	r3, [r4, #12]
 8014bba:	89a3      	ldrh	r3, [r4, #12]
 8014bbc:	431d      	orrs	r5, r3
 8014bbe:	81a5      	strh	r5, [r4, #12]
 8014bc0:	e7cf      	b.n	8014b62 <__smakebuf_r+0x18>

08014bc2 <_raise_r>:
 8014bc2:	291f      	cmp	r1, #31
 8014bc4:	b538      	push	{r3, r4, r5, lr}
 8014bc6:	4605      	mov	r5, r0
 8014bc8:	460c      	mov	r4, r1
 8014bca:	d904      	bls.n	8014bd6 <_raise_r+0x14>
 8014bcc:	2316      	movs	r3, #22
 8014bce:	6003      	str	r3, [r0, #0]
 8014bd0:	f04f 30ff 	mov.w	r0, #4294967295
 8014bd4:	bd38      	pop	{r3, r4, r5, pc}
 8014bd6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014bd8:	b112      	cbz	r2, 8014be0 <_raise_r+0x1e>
 8014bda:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014bde:	b94b      	cbnz	r3, 8014bf4 <_raise_r+0x32>
 8014be0:	4628      	mov	r0, r5
 8014be2:	f000 f853 	bl	8014c8c <_getpid_r>
 8014be6:	4622      	mov	r2, r4
 8014be8:	4601      	mov	r1, r0
 8014bea:	4628      	mov	r0, r5
 8014bec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014bf0:	f000 b83a 	b.w	8014c68 <_kill_r>
 8014bf4:	2b01      	cmp	r3, #1
 8014bf6:	d00a      	beq.n	8014c0e <_raise_r+0x4c>
 8014bf8:	1c59      	adds	r1, r3, #1
 8014bfa:	d103      	bne.n	8014c04 <_raise_r+0x42>
 8014bfc:	2316      	movs	r3, #22
 8014bfe:	6003      	str	r3, [r0, #0]
 8014c00:	2001      	movs	r0, #1
 8014c02:	e7e7      	b.n	8014bd4 <_raise_r+0x12>
 8014c04:	2100      	movs	r1, #0
 8014c06:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014c0a:	4620      	mov	r0, r4
 8014c0c:	4798      	blx	r3
 8014c0e:	2000      	movs	r0, #0
 8014c10:	e7e0      	b.n	8014bd4 <_raise_r+0x12>
	...

08014c14 <raise>:
 8014c14:	4b02      	ldr	r3, [pc, #8]	@ (8014c20 <raise+0xc>)
 8014c16:	4601      	mov	r1, r0
 8014c18:	6818      	ldr	r0, [r3, #0]
 8014c1a:	f7ff bfd2 	b.w	8014bc2 <_raise_r>
 8014c1e:	bf00      	nop
 8014c20:	20000018 	.word	0x20000018

08014c24 <_fstat_r>:
 8014c24:	b538      	push	{r3, r4, r5, lr}
 8014c26:	4d07      	ldr	r5, [pc, #28]	@ (8014c44 <_fstat_r+0x20>)
 8014c28:	2300      	movs	r3, #0
 8014c2a:	4604      	mov	r4, r0
 8014c2c:	4608      	mov	r0, r1
 8014c2e:	4611      	mov	r1, r2
 8014c30:	602b      	str	r3, [r5, #0]
 8014c32:	f7f9 fbbb 	bl	800e3ac <_fstat>
 8014c36:	1c43      	adds	r3, r0, #1
 8014c38:	d102      	bne.n	8014c40 <_fstat_r+0x1c>
 8014c3a:	682b      	ldr	r3, [r5, #0]
 8014c3c:	b103      	cbz	r3, 8014c40 <_fstat_r+0x1c>
 8014c3e:	6023      	str	r3, [r4, #0]
 8014c40:	bd38      	pop	{r3, r4, r5, pc}
 8014c42:	bf00      	nop
 8014c44:	200043f0 	.word	0x200043f0

08014c48 <_isatty_r>:
 8014c48:	b538      	push	{r3, r4, r5, lr}
 8014c4a:	4d06      	ldr	r5, [pc, #24]	@ (8014c64 <_isatty_r+0x1c>)
 8014c4c:	2300      	movs	r3, #0
 8014c4e:	4604      	mov	r4, r0
 8014c50:	4608      	mov	r0, r1
 8014c52:	602b      	str	r3, [r5, #0]
 8014c54:	f7f9 fbba 	bl	800e3cc <_isatty>
 8014c58:	1c43      	adds	r3, r0, #1
 8014c5a:	d102      	bne.n	8014c62 <_isatty_r+0x1a>
 8014c5c:	682b      	ldr	r3, [r5, #0]
 8014c5e:	b103      	cbz	r3, 8014c62 <_isatty_r+0x1a>
 8014c60:	6023      	str	r3, [r4, #0]
 8014c62:	bd38      	pop	{r3, r4, r5, pc}
 8014c64:	200043f0 	.word	0x200043f0

08014c68 <_kill_r>:
 8014c68:	b538      	push	{r3, r4, r5, lr}
 8014c6a:	4d07      	ldr	r5, [pc, #28]	@ (8014c88 <_kill_r+0x20>)
 8014c6c:	2300      	movs	r3, #0
 8014c6e:	4604      	mov	r4, r0
 8014c70:	4608      	mov	r0, r1
 8014c72:	4611      	mov	r1, r2
 8014c74:	602b      	str	r3, [r5, #0]
 8014c76:	f7f9 fb39 	bl	800e2ec <_kill>
 8014c7a:	1c43      	adds	r3, r0, #1
 8014c7c:	d102      	bne.n	8014c84 <_kill_r+0x1c>
 8014c7e:	682b      	ldr	r3, [r5, #0]
 8014c80:	b103      	cbz	r3, 8014c84 <_kill_r+0x1c>
 8014c82:	6023      	str	r3, [r4, #0]
 8014c84:	bd38      	pop	{r3, r4, r5, pc}
 8014c86:	bf00      	nop
 8014c88:	200043f0 	.word	0x200043f0

08014c8c <_getpid_r>:
 8014c8c:	f7f9 bb26 	b.w	800e2dc <_getpid>

08014c90 <_malloc_usable_size_r>:
 8014c90:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014c94:	1f18      	subs	r0, r3, #4
 8014c96:	2b00      	cmp	r3, #0
 8014c98:	bfbc      	itt	lt
 8014c9a:	580b      	ldrlt	r3, [r1, r0]
 8014c9c:	18c0      	addlt	r0, r0, r3
 8014c9e:	4770      	bx	lr

08014ca0 <_init>:
 8014ca0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014ca2:	bf00      	nop
 8014ca4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014ca6:	bc08      	pop	{r3}
 8014ca8:	469e      	mov	lr, r3
 8014caa:	4770      	bx	lr

08014cac <_fini>:
 8014cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cae:	bf00      	nop
 8014cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014cb2:	bc08      	pop	{r3}
 8014cb4:	469e      	mov	lr, r3
 8014cb6:	4770      	bx	lr
