<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>My Project: Reset and Clock Control</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">My Project
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'搜索');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>首页</span></a></li>
      <li><a href="pages.html"><span>相关页面</span></a></li>
      <li class="current"><a href="modules.html"><span>模块</span></a></li>
      <li><a href="annotated.html"><span>类</span></a></li>
      <li><a href="files.html"><span>文件</span></a></li>
      <li><a href="examples.html"><span>示例</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="搜索" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">模块</a> &#124;
<a href="#nested-classes">类</a> &#124;
<a href="#define-members">宏定义</a> &#124;
<a href="#enum-members">枚举</a> &#124;
<a href="#func-members">函数</a> &#124;
<a href="#var-members">变量</a>  </div>
  <div class="headertitle">
<div class="title">Reset and Clock Control<div class="ingroups"><a class="el" href="group__LM4Fxx__defines.html">LM4F Defines</a> &#124; <a class="el" href="group__STM32F0xx__defines.html">STM32F0xx Defines</a> &#124; <a class="el" href="group__STM32F1xx__defines.html">STM32F1xx Defines</a> &#124; <a class="el" href="group__STM32F2xx__defines.html">STM32F2xx Defines</a> &#124; <a class="el" href="group__STM32F3xx__defines.html">STM32F3xx Defines</a> &#124; <a class="el" href="group__STM32F4xx__defines.html">STM32F4xx Defines</a> &#124; <a class="el" href="group__STM32L1xx__defines.html">STM32L1xx Defines</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><b>Defined Constants and Types for the LM4F Reset and Clock Control</b>  
<a href="#details">更多...</a></p>
<div class="dynheader">
Reset and Clock Control 的协作图:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group__rcc__defines.png" border="0" alt="" usemap="#group____rcc____defines"/>
<map name="group____rcc____defines" id="group____rcc____defines">
<area shape="rect" id="node1" href="group__rcc__cfgr__usbpre.html" title="RCC_CFGR USB prescale\l Factors" alt="" coords="421,5,604,47"/>
<area shape="rect" id="node2" href="group__STM32F4xx__defines.html" title="Defined Constants and Types for the STM32F4xx series. " alt="" coords="5,351,148,378"/>
<area shape="rect" id="node4" href="group__rcc__cfgr__apb2pre.html" title="RCC_CFGR APB2 prescale\l Factors" alt="" coords="419,71,607,112"/>
<area shape="rect" id="node8" href="group__rcc__apb2enr__en.html" title="RCC_APB2ENR enable\l values" alt="" coords="431,136,595,177"/>
<area shape="rect" id="node9" href="group__rcc__cfgr__ahbpre.html" title="RCC_CFGR AHB prescale\l Factors" alt="" coords="421,201,604,243"/>
<area shape="rect" id="node10" href="group__rcc__cfgr__co.html" title="RCC_CFGR Microcontroller\l Clock Output Source" alt="" coords="419,267,606,308"/>
<area shape="rect" id="node11" href="group__rcc__cfgr__adcpre.html" title="RCC ADC clock prescaler\l enable values" alt="" coords="424,332,601,373"/>
<area shape="rect" id="node12" href="group__rcc__cfgr__pcs.html" title="RCC_CFGR PLL Clock\l Source" alt="" coords="431,397,594,439"/>
<area shape="rect" id="node14" href="group__rcc__apb1rstr__rst.html" title="RCC_APB1RSTR reset\l values" alt="" coords="431,463,594,504"/>
<area shape="rect" id="node15" href="group__rcc__apb1enr__en.html" title="RCC_APB1ENR enable\l values" alt="" coords="431,528,595,569"/>
<area shape="rect" id="node17" href="group__rcc__ahbenr__en.html" title="RCC_AHBENR enable values" alt="" coords="413,594,613,621"/>
<area shape="rect" id="node19" href="group__rcc__cfgr__hsepre.html" title="RCC_CFGR HSE Divider\l for PLL" alt="" coords="425,645,600,687"/>
<area shape="rect" id="node20" href="group__rcc__cfgr__scs.html" title="RCC_CFGR System Clock\l Selection" alt="" coords="421,711,605,752"/>
<area shape="rect" id="node21" href="group__rcc__ahbrstr__rst.html" title="RCC_AHBRSTR reset values" alt="" coords="413,777,612,803"/>
<area shape="rect" id="node22" href="group__rcc__cfgr__pmf.html" title="RCC_CFGR PLL Multiplication\l Factor" alt="" coords="411,828,615,869"/>
<area shape="rect" id="node23" href="group__rcc__apb2rstr__rst.html" title="RCC_APB2RSTR reset\l values" alt="" coords="431,893,594,935"/>
<area shape="rect" id="node24" href="group__rcc__cfgr__apb1pre.html" title="RCC_CFGR APB1 prescale\l Factors" alt="" coords="419,959,607,1000"/>
<area shape="rect" id="node5" href="group__STM32F3xx__defines.html" title="Defined Constants and Types for the STM32F3xx series. " alt="" coords="5,402,148,429"/>
<area shape="rect" id="node6" href="group__STM32F2xx__defines.html" title="Defined Constants and Types for the STM32F2xx series. " alt="" coords="5,453,148,479"/>
<area shape="rect" id="node7" href="group__STM32F1xx__defines.html" title="Defined Constants and Types for the STM32F1xx series. " alt="" coords="5,503,148,530"/>
<area shape="rect" id="node13" href="group__STM32F0xx__defines.html" title="Defined Constants and Types for the STM32F0xx series. " alt="" coords="5,554,148,581"/>
<area shape="rect" id="node16" href="group__LM4Fxx__defines.html" title="Defined Constants and Types for the LM4F series. " alt="" coords="25,605,129,631"/>
<area shape="rect" id="node18" href="group__STM32L1xx__defines.html" title="Defined Constants and Types for the STM32L1xx series. " alt="" coords="6,655,147,682"/>
</map>
</td></tr></table></center>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="groups"></a>
模块</h2></td></tr>
<tr class="memitem:group__rcc__cfgr__co"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__co.html">RCC_CFGR Microcontroller Clock Output Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__usbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pmf"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__hsepre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__pcs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__adcpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apb2pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__apb1pre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__ahbpre"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__cfgr__scs"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1rstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbenr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb2enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__apb1enr__en"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:group__rcc__ahbrstr__rst"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
类</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structclock__scale__t.html">clock_scale_t</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x04)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x08)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x0c)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x10)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x14)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x18)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x1c)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd13837c4c33c5df3bdff96f8886d438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x20)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x24)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x28)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x2c)</td></tr>
<tr class="separator:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6912e879823f06f07b1b81b8889b4670"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6912e879823f06f07b1b81b8889b4670"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x30)</td></tr>
<tr class="separator:ga6912e879823f06f07b1b81b8889b4670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9add20a98b0c495f01854ac661cbb47f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9add20a98b0c495f01854ac661cbb47f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x34)</td></tr>
<tr class="separator:ga9add20a98b0c495f01854ac661cbb47f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga994d01f8a345bb7aee60b30495511a8c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga994d01f8a345bb7aee60b30495511a8c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga994d01f8a345bb7aee60b30495511a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67ae770db9851f14ad7c14a693f0f6d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSICAL</b>&#160;&#160;&#160;(0xFF &lt;&lt; RCC_CR_HSICAL_SHIFT)</td></tr>
<tr class="separator:ga67ae770db9851f14ad7c14a693f0f6d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2514c6e831f2baea68fd08626e69c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc2514c6e831f2baea68fd08626e69c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM_SHIFT</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gafc2514c6e831f2baea68fd08626e69c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb4397b2095c31660a01b748386aa70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5cb4397b2095c31660a01b748386aa70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSITRIM</b>&#160;&#160;&#160;(0x1F &lt;&lt; RCC_CR_HSITRIM_SHIFT)</td></tr>
<tr class="separator:ga5cb4397b2095c31660a01b748386aa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacaaed1755f7701e28fb7a5756b0f80d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLNODIV</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gacaaed1755f7701e28fb7a5756b0f80d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga562bc8e3d48d9685f439fb7d150030b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_SHIFT</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga562bc8e3d48d9685f439fb7d150030b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c2055812655d6acfda9a73dd2e94e10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga2c2055812655d6acfda9a73dd2e94e10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0bd335b38b0a72a0f42661829727fbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV1</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41db56060b3511b3091d081c7c1ef659"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV2</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae98d1559e9bebb8a7221f23e87772dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV4</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb847ba58050383bb4f73e743fb05ee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV8</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV16</b>&#160;&#160;&#160;(4 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4377674783b059ad394bffa7c435d816"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4377674783b059ad394bffa7c435d816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV32</b>&#160;&#160;&#160;(5 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga4377674783b059ad394bffa7c435d816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga733cee28eca0dbfb1003b741d8115a72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga733cee28eca0dbfb1003b741d8115a72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV64</b>&#160;&#160;&#160;(6 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga733cee28eca0dbfb1003b741d8115a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d342ce76bcf1263655d2bf6a5fb9b70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV128</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_MCOPRE_SHIFT)</td></tr>
<tr class="separator:ga9d342ce76bcf1263655d2bf6a5fb9b70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312a8b71910c2651fecef435f8fc8a69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga312a8b71910c2651fecef435f8fc8a69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga312a8b71910c2651fecef435f8fc8a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2d7212d83114d355736613e6dc1dbde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO</b>&#160;&#160;&#160;(15 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5cca64c29290cda14213761e3f69830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_NOCLK</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gae5cca64c29290cda14213761e3f69830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09a53ff21eba16600568a228a7a9646a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09a53ff21eba16600568a228a7a9646a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSI14</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:ga09a53ff21eba16600568a228a7a9646a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c817553f5f226b1d661b1448ed820a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96c817553f5f226b1d661b1448ed820a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_LSI</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:ga96c817553f5f226b1d661b1448ed820a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad10ee688b7cf27e652ffd003f177fdcd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_LSE</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gad10ee688b7cf27e652ffd003f177fdcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_SYSCLK</b>&#160;&#160;&#160;(4 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91f0ac507b8c4e5d443c107d934cfdb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSI</b>&#160;&#160;&#160;(5 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:ga91f0ac507b8c4e5d443c107d934cfdb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga183179f1b1763f38ae88f2d8d90acd70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSE</b>&#160;&#160;&#160;(6 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:ga183179f1b1763f38ae88f2d8d90acd70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1b83ae21df9327e2a705b19ce981da6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1b83ae21df9327e2a705b19ce981da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_PLL</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gac1b83ae21df9327e2a705b19ce981da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22e8103039b7834241c0721bf4852c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae22e8103039b7834241c0721bf4852c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSI48</b>&#160;&#160;&#160;(8 &lt;&lt; RCC_CFGR_MCO_SHIFT)/*f07*/</td></tr>
<tr class="separator:gae22e8103039b7834241c0721bf4852c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab58447b7a74aec862cf32a6e1501bb73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_SHIFT</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab58447b7a74aec862cf32a6e1501bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga538fd5df8d890696483a0e901d739309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL</b>&#160;&#160;&#160;(0x0F &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0aac9e8baa13a555d80ac6e6359f21c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0aac9e8baa13a555d80ac6e6359f21c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL2</b>&#160;&#160;&#160;(0x00 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga0aac9e8baa13a555d80ac6e6359f21c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a96623b5a6e3b64aa41b18d711d0199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL3</b>&#160;&#160;&#160;(0x01 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5defd1d119a95669ae69647f2e11ddd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL4</b>&#160;&#160;&#160;(0x02 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74d96b3dd57528afdab9cd11d9719066"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga74d96b3dd57528afdab9cd11d9719066"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL5</b>&#160;&#160;&#160;(0x03 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga74d96b3dd57528afdab9cd11d9719066"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c41c6618503a663edb6339575f4bfe8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c41c6618503a663edb6339575f4bfe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL6</b>&#160;&#160;&#160;(0x04 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga3c41c6618503a663edb6339575f4bfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ac46b4a80d178e138be2f3956f04345"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7ac46b4a80d178e138be2f3956f04345"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL7</b>&#160;&#160;&#160;(0x05 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga7ac46b4a80d178e138be2f3956f04345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642b2ba2db9e534a200056a62e373677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642b2ba2db9e534a200056a62e373677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL8</b>&#160;&#160;&#160;(0x06 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga642b2ba2db9e534a200056a62e373677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3bb30939b61da5dc06d789fd2ee971e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae3bb30939b61da5dc06d789fd2ee971e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL9</b>&#160;&#160;&#160;(0x07 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:gae3bb30939b61da5dc06d789fd2ee971e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga804fd6faeb6aa206c3b22e8f7e2cb363"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga804fd6faeb6aa206c3b22e8f7e2cb363"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL10</b>&#160;&#160;&#160;(0x08 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga804fd6faeb6aa206c3b22e8f7e2cb363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga150799f7eb0b39dff492535e0002724b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga150799f7eb0b39dff492535e0002724b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL11</b>&#160;&#160;&#160;(0x09 &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga150799f7eb0b39dff492535e0002724b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f9434c86c07dd6d6a066fcdccf4f556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL12</b>&#160;&#160;&#160;(0x0A &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c61080a4ff350b0082f1855dd8b2865"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c61080a4ff350b0082f1855dd8b2865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL13</b>&#160;&#160;&#160;(0x0B &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga0c61080a4ff350b0082f1855dd8b2865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga585537a87a2ee1ed9cc230fa13cf374f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga585537a87a2ee1ed9cc230fa13cf374f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL14</b>&#160;&#160;&#160;(0x0C &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga585537a87a2ee1ed9cc230fa13cf374f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00cfff4f3494def118720685878ff840"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00cfff4f3494def118720685878ff840"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL15</b>&#160;&#160;&#160;(0x0D &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga00cfff4f3494def118720685878ff840"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545455fb6609d78cdddde399b0e3bc47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga545455fb6609d78cdddde399b0e3bc47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL16</b>&#160;&#160;&#160;(0x0E &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga545455fb6609d78cdddde399b0e3bc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLXTPRE</b>&#160;&#160;&#160;(1&lt;&lt;17)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC</b>&#160;&#160;&#160;(1&lt;&lt;16)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga722746e1fb103f639e555f7e4e42210b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga722746e1fb103f639e555f7e4e42210b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC0</b>&#160;&#160;&#160;(1&lt;&lt;15)</td></tr>
<tr class="separator:ga722746e1fb103f639e555f7e4e42210b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga970436533d6ba9f1cb8ac840476093fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE</b>&#160;&#160;&#160;(1&lt;&lt;14)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga090810d5cd0e7bbc2bf388237fcb003c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga090810d5cd0e7bbc2bf388237fcb003c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23ea8e58acd3be7449d44ac374fc74c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:ga23ea8e58acd3be7449d44ac374fc74c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ce88e772b602635e4da27c4d772851"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36ce88e772b602635e4da27c4d772851"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_NODIV</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:ga36ce88e772b602635e4da27c4d772851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga291734798fe9cc096b93d0798562a888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga291734798fe9cc096b93d0798562a888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV2</b>&#160;&#160;&#160;(4 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:ga291734798fe9cc096b93d0798562a888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6669f4d4c82666c4d36e9ee381af3f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV4</b>&#160;&#160;&#160;(5 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:gab6669f4d4c82666c4d36e9ee381af3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf392829682cb0d80bbccbced1ffb95f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV8</b>&#160;&#160;&#160;(6 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:gaf392829682cb0d80bbccbced1ffb95f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b8c69e27ab07c9a7219d2c746616ab2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV16</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_PPRE_SHIFT)</td></tr>
<tr class="separator:ga7b8c69e27ab07c9a7219d2c746616ab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE</b>&#160;&#160;&#160;(0xf &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b5c237044af2e4d7343d46cf6c24318"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b5c237044af2e4d7343d46cf6c24318"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_NODIV</b>&#160;&#160;&#160;(0x0 &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:ga2b5c237044af2e4d7343d46cf6c24318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9eeb5e38e53e79b08a4ac438497ebea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV2</b>&#160;&#160;&#160;(0x8 &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gaa9eeb5e38e53e79b08a4ac438497ebea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffe860867ae4b1b6d28473ded1546d91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffe860867ae4b1b6d28473ded1546d91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV4</b>&#160;&#160;&#160;(0x9 &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gaffe860867ae4b1b6d28473ded1546d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca71d6b42bdb83b5ff5320578869a058"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca71d6b42bdb83b5ff5320578869a058"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV8</b>&#160;&#160;&#160;(0xa &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gaca71d6b42bdb83b5ff5320578869a058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3806da4f1afc9e5be0fca001c8c57815"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV16</b>&#160;&#160;&#160;(0xb &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:ga3806da4f1afc9e5be0fca001c8c57815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1caeba8dc2b4c0bb11be600e983e3370"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV64</b>&#160;&#160;&#160;(0xc &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:ga1caeba8dc2b4c0bb11be600e983e3370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga280da821f0da1bec1f4c0e132ddf8eab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV128</b>&#160;&#160;&#160;(0xd &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:ga280da821f0da1bec1f4c0e132ddf8eab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga089930cedd5b2cb201e717438f29d25b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga089930cedd5b2cb201e717438f29d25b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV256</b>&#160;&#160;&#160;(0xe &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:ga089930cedd5b2cb201e717438f29d25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5088dcbaefc55d4b6693e9b1e595ed0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV512</b>&#160;&#160;&#160;(0xf &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gae5088dcbaefc55d4b6693e9b1e595ed0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6764639cf221e1ebc0b5448dcaed590a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSI</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae09a0202f441c1a43e69c62331d50a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSE</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c67e2279804a83ef24438267d9d4a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_PLL</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3150fb32648aa5f4bf5bbfcbea9aa397"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSI48</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:ga3150fb32648aa5f4bf5bbfcbea9aa397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSI</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb563f217242d969f4355d0818fde705"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSE</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87389cacb2eaf53730da13a2a33cd487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_PLL</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab06b799bbd940b14dd547c4d7cd3cd3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSI48</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:gab06b799bbd940b14dd547c4d7cd3cd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6692a9bfd5dabbeb87782224cbe2544c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI48RDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga6692a9bfd5dabbeb87782224cbe2544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc1c15a682f139768c986e281916db12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc1c15a682f139768c986e281916db12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gabc1c15a682f139768c986e281916db12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdba386b047dd2aea9c9b0cd556055cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI48RDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gafdba386b047dd2aea9c9b0cd556055cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1854e5c45c0cb76d0cd468a4546505d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1854e5c45c0cb76d0cd468a4546505d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e828b0c59a12915dd35424f3c67de64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e828b0c59a12915dd35424f3c67de64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI48RDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0e828b0c59a12915dd35424f3c67de64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50433b2663ccee3a4ad2f219da4b74b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSI14RDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga50433b2663ccee3a4ad2f219da4b74b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c5549f45a276072b498095f8a6ee45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2c5549f45a276072b498095f8a6ee45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_DBGMCURST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gaa2c5549f45a276072b498095f8a6ee45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc7f1df686835ef47013b29e8e37a1c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM17RST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gafc7f1df686835ef47013b29e8e37a1c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90337e162315ad0d44c0b99dd9cc71c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM16RST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga90337e162315ad0d44c0b99dd9cc71c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7beb383e8769547599b967c24110ddf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa7beb383e8769547599b967c24110ddf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM15RST</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa7beb383e8769547599b967c24110ddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd060cbefaef05487963bbd6c48d7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1374d6eae8e7d02d1ad457b65f374a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SYSCFGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2cfc209641d50b28c27155d99f3cf7b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CECRST</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga2cfc209641d50b28c27155d99f3cf7b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_DACRST</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e86fed1a619189c948972c37dbe4e30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e86fed1a619189c948972c37dbe4e30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CRSRST</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga1e86fed1a619189c948972c37dbe4e30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc9931aa7274a24666d5f7c45f77849e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc9931aa7274a24666d5f7c45f77849e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CANRST</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gabc9931aa7274a24666d5f7c45f77849e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51baa4f973f66eb9781d690fa061f97f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USBRST</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dc863f9f39da5e17db543a9a6a749fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART4RST</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga8dc863f9f39da5e17db543a9a6a749fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga773e6d5b419eb2d4b6291c862e04b002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM14RST</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM7RST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM6RST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b0a6995390dac918e69df678dc165c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf8b0a6995390dac918e69df678dc165c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_TSCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gaf8b0a6995390dac918e69df678dc165c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c0de1cc7b72b07f81bce3597a63dc39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOFEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga9c0de1cc7b72b07f81bce3597a63dc39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaadb75d66f86d0da923ef690fd3f35c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOEEN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gaaadb75d66f86d0da923ef690fd3f35c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07b7f4fd011c26e100682157c4a59890"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07b7f4fd011c26e100682157c4a59890"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIODEN</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga07b7f4fd011c26e100682157c4a59890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e5c4504b7adbb13372e7536123a756b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e5c4504b7adbb13372e7536123a756b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga7e5c4504b7adbb13372e7536123a756b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7995351a5b0545e8cd86a228d97dcec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7995351a5b0545e8cd86a228d97dcec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOBEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gab7995351a5b0545e8cd86a228d97dcec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8909660b884f126ab1476daac7999619"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8909660b884f126ab1476daac7999619"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_GPIOAEN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga8909660b884f126ab1476daac7999619"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade3ee302bf659a2bfbf75e1a00630242"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade3ee302bf659a2bfbf75e1a00630242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_CRCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gade3ee302bf659a2bfbf75e1a00630242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b64cf5ee8736dc75eeaa18012a5bac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29b64cf5ee8736dc75eeaa18012a5bac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_FLTFEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga29b64cf5ee8736dc75eeaa18012a5bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga295a704767cb94ee624cbc4dd4c4cd9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_SRAMEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga295a704767cb94ee624cbc4dd4c4cd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec179e96393fe6b94db27d42131667b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec179e96393fe6b94db27d42131667b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR_DMAEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaec179e96393fe6b94db27d42131667b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87db727052e2e14b12cb728ba978ebb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87db727052e2e14b12cb728ba978ebb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_DBGMCUEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga87db727052e2e14b12cb728ba978ebb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29e566fb62e24640c55693324801d87c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29e566fb62e24640c55693324801d87c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM17EN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga29e566fb62e24640c55693324801d87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaece1d96f631bcf146e5998314fd90910"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaece1d96f631bcf146e5998314fd90910"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM16EN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gaece1d96f631bcf146e5998314fd90910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3f484ebf07ae2442eb20b588f1f0e858"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM15EN</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga3f484ebf07ae2442eb20b588f1f0e858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25852ad4ebc09edc724814de967816bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae87d8176007c724d3475084779ab261"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae87d8176007c724d3475084779ab261"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaae87d8176007c724d3475084779ab261"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga769d849bd5d566595cc0258f5231233f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga769d849bd5d566595cc0258f5231233f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SYSCFGCOMPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga769d849bd5d566595cc0258f5231233f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga962dd269da11e9986f48f6c5708993a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga962dd269da11e9986f48f6c5708993a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CECEN</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga962dd269da11e9986f48f6c5708993a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga087968e2786321fb8645c46b22eea132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_DACEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb31985b64d9ab31a1708405123916cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb31985b64d9ab31a1708405123916cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CRSEN</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:gabb31985b64d9ab31a1708405123916cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad447a7fe0f4949f283ea5617eb0535f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad447a7fe0f4949f283ea5617eb0535f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CANEN</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gad447a7fe0f4949f283ea5617eb0535f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga563ec3f13e60adc91bc8741c5cc8184f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USBEN</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga563ec3f13e60adc91bc8741c5cc8184f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3851cfa3889d450e54becc22ea9f73cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART4EN</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga3851cfa3889d450e54becc22ea9f73cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca040bd66d4a54d4d9e9b261c8102799"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM14EN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab595fbaf4167297d8fe2825e41f41990"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM7EN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb0279b1f0ff35c2df728d9653cabc0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM6EN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga811233fc28c0285b701a2e14c7a0aa65"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga811233fc28c0285b701a2e14c7a0aa65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe30dbd38f6456990ee641648bc05d40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe30dbd38f6456990ee641648bc05d40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</td></tr>
<tr class="separator:gabe30dbd38f6456990ee641648bc05d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0910dec50aab8a6dc66038a045d07817"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0910dec50aab8a6dc66038a045d07817"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_NOCLK</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</td></tr>
<tr class="separator:ga0910dec50aab8a6dc66038a045d07817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07f6cd2e581dabf6d442145603033205"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07f6cd2e581dabf6d442145603033205"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_LSE</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</td></tr>
<tr class="separator:ga07f6cd2e581dabf6d442145603033205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66773d3ffb98fb0c7a72e39a224f1cfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_LSI</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</td></tr>
<tr class="separator:ga66773d3ffb98fb0c7a72e39a224f1cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9db61bfa161573b4225c147d4ea0c3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCSEL_HSE</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_BDCR_RTCSEL_SHIFT)</td></tr>
<tr class="separator:gac9db61bfa161573b4225c147d4ea0c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b1ba92fa8e25dab72eb889a3f005be0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_SHIFT</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga5b1ba92fa8e25dab72eb889a3f005be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9e761cf5e09906a38e9c7e8e750514c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</td></tr>
<tr class="separator:gaa9e761cf5e09906a38e9c7e8e750514c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee9e931128783f6810716c7ab939d64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaee9e931128783f6810716c7ab939d64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_LOW</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</td></tr>
<tr class="separator:gaaee9e931128783f6810716c7ab939d64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0223d653383b40fb35f8c9bdc825c94b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0223d653383b40fb35f8c9bdc825c94b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_MEDLO</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</td></tr>
<tr class="separator:ga0223d653383b40fb35f8c9bdc825c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga679a37025bccd1c82adddcdff899f112"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga679a37025bccd1c82adddcdff899f112"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_MEDHI</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</td></tr>
<tr class="separator:ga679a37025bccd1c82adddcdff899f112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dd445a1d66025dcc49212d5783a3059"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7dd445a1d66025dcc49212d5783a3059"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEDRV_HIGH</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_BDCR_LSEDRV_SHIFT)</td></tr>
<tr class="separator:ga7dd445a1d66025dcc49212d5783a3059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14163f80ac0b005217eb318d0639afef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OBLRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27b69a225968d4cc74a0390b729a3baf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga27b69a225968d4cc74a0390b729a3baf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_V18PWRRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga27b69a225968d4cc74a0390b729a3baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8ba350376d5f385e502dad368969f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2a8ba350376d5f385e502dad368969f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_TSCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga2a8ba350376d5f385e502dad368969f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3824b76f8a4c553ff49c4c793aaa3fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3824b76f8a4c553ff49c4c793aaa3fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPFRST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gad3824b76f8a4c553ff49c4c793aaa3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga984dd102cbf28f20786a23138b46ade0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga984dd102cbf28f20786a23138b46ade0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPERST</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga984dd102cbf28f20786a23138b46ade0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadef28ff18e2fca0e623d299b9f5fee99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadef28ff18e2fca0e623d299b9f5fee99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:gadef28ff18e2fca0e623d299b9f5fee99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga058e2781b1671fe05504f9b207e6aaa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga058e2781b1671fe05504f9b207e6aaa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga058e2781b1671fe05504f9b207e6aaa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33bce455e810ba4b5faa7b81c60b2ce4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33bce455e810ba4b5faa7b81c60b2ce4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPBRST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga33bce455e810ba4b5faa7b81c60b2ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8b02830cbc26e4408277fef5fe618e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad8b02830cbc26e4408277fef5fe618e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_IOPARST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gad8b02830cbc26e4408277fef5fe618e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga022892b6d0e4ee671b82e7f6552b0074"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga022892b6d0e4ee671b82e7f6552b0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a587751e0aa065d5cc0597ddafcbe2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV2</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga554c3890138f4fabc86af31ec7508f26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV3</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03989668fed9fe564f60fb13cfcae681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV4</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV5</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV6</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV7</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25aec8f8ebb84c4716db308dc179339b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV8</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a9c6bb08a63295636119df733d0f9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV9</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b94190a5066c1679c7d82c652536445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV10</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9932904c30e68bb7b52cea28cbeae69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV11</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV12</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV13</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV14</b>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579a0cc7dcca708fef65e3217c55666e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV15</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95d845a26c3d1e98a883e6e1007c401e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV16</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92c2dbd9d344dcb5536e20878e4450de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92c2dbd9d344dcb5536e20878e4450de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga92c2dbd9d344dcb5536e20878e4450de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga990dfdd4bb37aac15b451332946d036a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga990dfdd4bb37aac15b451332946d036a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</td></tr>
<tr class="separator:ga990dfdd4bb37aac15b451332946d036a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d6c591013de0f3ea2951fcacaca2cb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW_PCLK</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</td></tr>
<tr class="separator:ga4d6c591013de0f3ea2951fcacaca2cb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4b9a3ddc198cd2154c475f12e0cfe7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW_SYSCLK</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</td></tr>
<tr class="separator:gaa4b9a3ddc198cd2154c475f12e0cfe7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632060be27546401b095c0e08ddc8ea3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga632060be27546401b095c0e08ddc8ea3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW_LSE</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</td></tr>
<tr class="separator:ga632060be27546401b095c0e08ddc8ea3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae22816802a0c183ebb42f2b93d0cb500"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae22816802a0c183ebb42f2b93d0cb500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART2SW_HSI</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR3_USART2SW_SHIFT)</td></tr>
<tr class="separator:gae22816802a0c183ebb42f2b93d0cb500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga881ce9886f29873a0e3f11c378e96cf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_ADCSW</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga881ce9886f29873a0e3f11c378e96cf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga503920c61d15d8950905089bea2957cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga503920c61d15d8950905089bea2957cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USBSW</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga503920c61d15d8950905089bea2957cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0af3b9205dcc951e615711998db2ac85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0af3b9205dcc951e615711998db2ac85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_CECSW</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0af3b9205dcc951e615711998db2ac85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a2d49d45df299ff751fb904570d070"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5a2d49d45df299ff751fb904570d070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_I2C1SW</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gae5a2d49d45df299ff751fb904570d070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a365c378aa63ae82ee115eab56e7b8d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a365c378aa63ae82ee115eab56e7b8d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga3a365c378aa63ae82ee115eab56e7b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7ecf61cefe76571a3492ec9f9df6407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</td></tr>
<tr class="separator:gab7ecf61cefe76571a3492ec9f9df6407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5468e5cf3a5f069717e7dfb4b3811c08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW_PCLK</b>&#160;&#160;&#160;(0 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</td></tr>
<tr class="separator:ga5468e5cf3a5f069717e7dfb4b3811c08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4df150a834b1d29c3ea9497c02518aa2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW_SYSCLK</b>&#160;&#160;&#160;(1 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</td></tr>
<tr class="separator:ga4df150a834b1d29c3ea9497c02518aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ab80ddbf35c3372ce39ae60f7b10c2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW_LSE</b>&#160;&#160;&#160;(2 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</td></tr>
<tr class="separator:ga1ab80ddbf35c3372ce39ae60f7b10c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39f135c5df8435a0b04cb5d0895de7f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR3_USART1SW_HSI</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR3_USART1SW_SHIFT)</td></tr>
<tr class="separator:ga39f135c5df8435a0b04cb5d0895de7f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dbcaedf81671893accac7e836f377fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5dbcaedf81671893accac7e836f377fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI48CAL_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5dbcaedf81671893accac7e836f377fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c84ff1962d1d21c8c11d2ac172a3e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI48CAL</b>&#160;&#160;&#160;(0xFF &lt;&lt; RCC_CR2_HSI48CAL_SHIFT)</td></tr>
<tr class="separator:ga4c84ff1962d1d21c8c11d2ac172a3e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad03958340799f21487003f60b823d02e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad03958340799f21487003f60b823d02e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI48RDY</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gad03958340799f21487003f60b823d02e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaadfc83cd86426748c5107b423bb21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaceaadfc83cd86426748c5107b423bb21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI48ON</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaceaadfc83cd86426748c5107b423bb21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0350f8d98ecfdbccd562cea91e84dd1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0350f8d98ecfdbccd562cea91e84dd1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14CAL_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0350f8d98ecfdbccd562cea91e84dd1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga77b4ef4b9ba4e72a044b1149dae3eadb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14CAL</b>&#160;&#160;&#160;(0xFF &lt;&lt; RCC_CR2_HSI14CAL_SHIFT)</td></tr>
<tr class="separator:ga77b4ef4b9ba4e72a044b1149dae3eadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e070d331d043ae64a422d8f910c7dcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e070d331d043ae64a422d8f910c7dcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14TRIM_SHIFT</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga9e070d331d043ae64a422d8f910c7dcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga45b76ccb2dacdf483d281725ce92d61a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14TRIM</b>&#160;&#160;&#160;(31 &lt;&lt; RCC_CR2_HSI14TRIM_SHIFT)</td></tr>
<tr class="separator:ga45b76ccb2dacdf483d281725ce92d61a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa9533da17718a4111cd8e1108b41d3a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14DIS</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gaa9533da17718a4111cd8e1108b41d3a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28b35b97ca54ca0e6fe7053c4d500f04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14RDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga28b35b97ca54ca0e6fe7053c4d500f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf600a82eec2d1445e91af6f98baf042e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf600a82eec2d1445e91af6f98baf042e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR2_HSI14ON</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf600a82eec2d1445e91af6f98baf042e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_BIT</b>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x04)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x08)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x0c)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x10)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x14)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x18)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x1c)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd13837c4c33c5df3bdff96f8886d438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x20)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x24)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x28) /*(**)*/</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64199667e9ebcac6859f3f9c275fc7d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x2c) /*(**)*/</td></tr>
<tr class="separator:ga64199667e9ebcac6859f3f9c275fc7d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ea07157abac14618b2ac3f2e9bfa9b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLL3RDY</b>&#160;&#160;&#160;(1 &lt;&lt; 29) /* (**) */</td></tr>
<tr class="separator:ga3ea07157abac14618b2ac3f2e9bfa9b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7e7f10468741ab47dc34808af0e49b2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLL3ON</b>&#160;&#160;&#160;(1 &lt;&lt; 28) /* (**) */</td></tr>
<tr class="separator:ga7e7f10468741ab47dc34808af0e49b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24fa002379ec3fd9063457f412250327"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24fa002379ec3fd9063457f412250327"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLL2RDY</b>&#160;&#160;&#160;(1 &lt;&lt; 27) /* (**) */</td></tr>
<tr class="separator:ga24fa002379ec3fd9063457f412250327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga250f64c1041b823f2bd5dbbb4c54a2d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLL2ON</b>&#160;&#160;&#160;(1 &lt;&lt; 26) /* (**) */</td></tr>
<tr class="separator:ga250f64c1041b823f2bd5dbbb4c54a2d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312a8b71910c2651fecef435f8fc8a69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga312a8b71910c2651fecef435f8fc8a69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga312a8b71910c2651fecef435f8fc8a69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d7212d83114d355736613e6dc1dbde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2d7212d83114d355736613e6dc1dbde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_MCO_SHIFT)</td></tr>
<tr class="separator:gaf2d7212d83114d355736613e6dc1dbde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb1a9f43fe9cd6d65eba268335a3c9aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb1a9f43fe9cd6d65eba268335a3c9aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_OTGFSPRE</b>&#160;&#160;&#160;(1 &lt;&lt; 22) /* Connectivity line */</td></tr>
<tr class="separator:gafb1a9f43fe9cd6d65eba268335a3c9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade6d5077566e1bf81dd47156743dd05e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade6d5077566e1bf81dd47156743dd05e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_USBPRE</b>&#160;&#160;&#160;(1 &lt;&lt; 22) /* LD,MD, HD, XL */</td></tr>
<tr class="separator:gade6d5077566e1bf81dd47156743dd05e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab58447b7a74aec862cf32a6e1501bb73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_SHIFT</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab58447b7a74aec862cf32a6e1501bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538fd5df8d890696483a0e901d739309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga538fd5df8d890696483a0e901d739309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_PLLMUL_SHIFT)</td></tr>
<tr class="separator:ga538fd5df8d890696483a0e901d739309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga39cb6bd06fb93eed1e2fe9da0297810a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLXTPRE</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga39cb6bd06fb93eed1e2fe9da0297810a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba4a5dbbd286f07a97f5aa6e6f3f6a57"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaba4a5dbbd286f07a97f5aa6e6f3f6a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae46d6eb30e0bf1cf914cd49a75352915"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE_SHIFT</b>&#160;&#160;&#160;14</td></tr>
<tr class="separator:gae46d6eb30e0bf1cf914cd49a75352915"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga970436533d6ba9f1cb8ac840476093fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga970436533d6ba9f1cb8ac840476093fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_ADCPRE</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_ADCPRE_SHIFT)</td></tr>
<tr class="separator:ga970436533d6ba9f1cb8ac840476093fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15a0cbdc8e97c9b49262611b4a999f0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_SHIFT</b>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61bd4f9f345ba41806813b0bfff1311"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad61bd4f9f345ba41806813b0bfff1311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_PPRE2_SHIFT)</td></tr>
<tr class="separator:gad61bd4f9f345ba41806813b0bfff1311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb5d3be2370b0ec48507ffdac9745c8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50b2423a5fea74a47b9eb8ab51869412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1</b>&#160;&#160;&#160;(7 &lt;&lt; RCC_CFGR_PPRE1_SHIFT)</td></tr>
<tr class="separator:ga50b2423a5fea74a47b9eb8ab51869412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe10e66938644ee8054a2426ff23efea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe10e66938644ee8054a2426ff23efea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR_HPRE_SHIFT)</td></tr>
<tr class="separator:gafe10e66938644ee8054a2426ff23efea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15bf2269500dc97e137315f44aa015c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15bf2269500dc97e137315f44aa015c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SWS_SHIFT)</td></tr>
<tr class="separator:ga15bf2269500dc97e137315f44aa015c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0eea5e5f7743a7e8995b8beeb18355c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW</b>&#160;&#160;&#160;(3 &lt;&lt; RCC_CFGR_SW_SHIFT)</td></tr>
<tr class="separator:ga0eea5e5f7743a7e8995b8beeb18355c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed985d9488fd0a558ee5be632a86744"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ed985d9488fd0a558ee5be632a86744"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV3</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9ed985d9488fd0a558ee5be632a86744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66a295e433f36c83f511a7ac3e74453a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66a295e433f36c83f511a7ac3e74453a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_USBPRE_PLL_VCO_CLK_DIV2</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga66a295e433f36c83f511a7ac3e74453a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b39857ee3bea562521b9dedee8de7a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_HSICLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_HSECLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcc8b3374113007079d1aafaaf896825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gadcc8b3374113007079d1aafaaf896825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2657f572e9f24f599f8fd9ec9453718"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL3RDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 22) /* (**) */</td></tr>
<tr class="separator:gaa2657f572e9f24f599f8fd9ec9453718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7fabc8e19c3085b93190142655ff28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc7fabc8e19c3085b93190142655ff28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL2RDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 21) /* (**) */</td></tr>
<tr class="separator:gadc7fabc8e19c3085b93190142655ff28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9459caf4aa04950627a7f9aace92d6c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL3RDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 14) /* (**) */</td></tr>
<tr class="separator:ga9459caf4aa04950627a7f9aace92d6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d5216c09e764ecd88869ae06377351"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76d5216c09e764ecd88869ae06377351"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL2RDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 13) /* (**) */</td></tr>
<tr class="separator:ga76d5216c09e764ecd88869ae06377351"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga90cb7241f48c9caa1c569644b59e2e17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL3RDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 6) /* (**) */</td></tr>
<tr class="separator:ga90cb7241f48c9caa1c569644b59e2e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad77508f4113577c9cbdce5fc50cfcb9d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLL2RDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="separator:gad77508f4113577c9cbdce5fc50cfcb9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688695acc883e66c30c3c38f6131c796"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga688695acc883e66c30c3c38f6131c796"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_I2S3SRC_SYSCLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga688695acc883e66c30c3c38f6131c796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415eaff0e448cde7adfb7c1014711862"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga415eaff0e448cde7adfb7c1014711862"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_I2S3SRC_PLL3_VCO_CLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga415eaff0e448cde7adfb7c1014711862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e24c3d1ff8857bd2dd21302eb228c47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_I2S2SRC_SYSCLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9e24c3d1ff8857bd2dd21302eb228c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga84741a7e4d0d974e1fbb80718dee378d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_I2S2SRC_PLL3_VCO_CLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga84741a7e4d0d974e1fbb80718dee378d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e5248c688cb590d914521148907ddf1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e5248c688cb590d914521148907ddf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_I2S2SRC</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga0e5248c688cb590d914521148907ddf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dfd5260c132d0d85e06be0cda8b6996"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV1SRC_HSE_CLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1dfd5260c132d0d85e06be0cda8b6996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga017674a2614bb741ddf187bbf6ebbb5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV1SRC_PLL2_CLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga017674a2614bb741ddf187bbf6ebbb5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4a1ff9f61066fbfc4b694334f673a4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa4a1ff9f61066fbfc4b694334f673a4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV1SRC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaa4a1ff9f61066fbfc4b694334f673a4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d2cd9db476de8f2d9043d783f5af014"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d2cd9db476de8f2d9043d783f5af014"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_SHIFT</b>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga7d2cd9db476de8f2d9043d783f5af014"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35b2714dda5e28d3a7edc934f6550ff0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga35b2714dda5e28d3a7edc934f6550ff0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL3MUL_SHIFT)</td></tr>
<tr class="separator:ga35b2714dda5e28d3a7edc934f6550ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe7c24d93b0680674cd0e4a40ad72db7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe7c24d93b0680674cd0e4a40ad72db7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gabe7c24d93b0680674cd0e4a40ad72db7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80323743f310bf9836ef1374a0e47425"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80323743f310bf9836ef1374a0e47425"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PLL2MUL_SHIFT)</td></tr>
<tr class="separator:ga80323743f310bf9836ef1374a0e47425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7012a216eba88fe404227e1eb98772"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf7012a216eba88fe404227e1eb98772"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gacf7012a216eba88fe404227e1eb98772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02260a8205d4b876dcef7fb57569b6e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV2_SHIFT)</td></tr>
<tr class="separator:ga02260a8205d4b876dcef7fb57569b6e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga293dd15e4c794c9bf194b63e89c086c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga293dd15e4c794c9bf194b63e89c086c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV1_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga293dd15e4c794c9bf194b63e89c086c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c2e4e6138d343351d8d234178b407b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29c2e4e6138d343351d8d234178b407b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV1</b>&#160;&#160;&#160;(0xF &lt;&lt; RCC_CFGR2_PREDIV1_SHIFT)</td></tr>
<tr class="separator:ga29c2e4e6138d343351d8d234178b407b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga78f06a7233454e784fd122fe24a0f6d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL8</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga78f06a7233454e784fd122fe24a0f6d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ac4a0d55d9114dff5b5c194334849d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL9</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga3ac4a0d55d9114dff5b5c194334849d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa29ea494093701ee7f9e266ea02f82b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL10</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaa29ea494093701ee7f9e266ea02f82b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga151d395e54ca4ef56d63e68aa1af4d5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL11</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga151d395e54ca4ef56d63e68aa1af4d5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f1369a578c72e31c63b447ad3375d53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7f1369a578c72e31c63b447ad3375d53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL12</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga7f1369a578c72e31c63b447ad3375d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3e9845f7508f743092922937c586eaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3e9845f7508f743092922937c586eaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL13</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gad3e9845f7508f743092922937c586eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad17c84d82ccfb1231af5a8e58510ad7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL14</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gad17c84d82ccfb1231af5a8e58510ad7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc13de3bb440446de2697a12f2ae602a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc13de3bb440446de2697a12f2ae602a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL16</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:gacc13de3bb440446de2697a12f2ae602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59542e4de3b134396f847aa7255d11fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59542e4de3b134396f847aa7255d11fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL3MUL_PLL3_CLK_MUL20</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga59542e4de3b134396f847aa7255d11fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1195141f8cc44ef3f2b61c1e6208feff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL8</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga1195141f8cc44ef3f2b61c1e6208feff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d62046329e0e6f39de67874d0f2b80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga61d62046329e0e6f39de67874d0f2b80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL9</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga61d62046329e0e6f39de67874d0f2b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96e5ea3a79529110cf002929fb61593d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96e5ea3a79529110cf002929fb61593d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL10</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga96e5ea3a79529110cf002929fb61593d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffb5109f7eba9988568e5047a6c16720"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffb5109f7eba9988568e5047a6c16720"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL11</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gaffb5109f7eba9988568e5047a6c16720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15ff4e94a07086cf706b6d160ebcd130"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL12</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga15ff4e94a07086cf706b6d160ebcd130"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae489a738b93f2b17edce892834cf5c71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae489a738b93f2b17edce892834cf5c71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL13</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gae489a738b93f2b17edce892834cf5c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa053ec389f053d2b980a037b0450e997"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa053ec389f053d2b980a037b0450e997"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL14</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gaa053ec389f053d2b980a037b0450e997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9188dab3a5e82734ea75888c4be08223"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9188dab3a5e82734ea75888c4be08223"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL16</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga9188dab3a5e82734ea75888c4be08223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae88afcd043f6ae31d055b0e862a10adc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae88afcd043f6ae31d055b0e862a10adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PLL2MUL_PLL2_CLK_MUL20</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gae88afcd043f6ae31d055b0e862a10adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a587751e0aa065d5cc0597ddafcbe2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8a587751e0aa065d5cc0597ddafcbe2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8beaa356ccf238b4f9d8ef61dbeae7b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV2</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8beaa356ccf238b4f9d8ef61dbeae7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga554c3890138f4fabc86af31ec7508f26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga554c3890138f4fabc86af31ec7508f26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV3</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga554c3890138f4fabc86af31ec7508f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03989668fed9fe564f60fb13cfcae681"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03989668fed9fe564f60fb13cfcae681"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV4</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga03989668fed9fe564f60fb13cfcae681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51d5a6f6ad3d9865ed8b6ab562c254d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV5</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga51d5a6f6ad3d9865ed8b6ab562c254d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad76c4165380e49e9d9784e7bf5fab1b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV6</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gad76c4165380e49e9d9784e7bf5fab1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa63b565a6b48cee1ea49a0be9f2f9185"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV7</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaa63b565a6b48cee1ea49a0be9f2f9185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25aec8f8ebb84c4716db308dc179339b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25aec8f8ebb84c4716db308dc179339b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV8</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga25aec8f8ebb84c4716db308dc179339b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97a9c6bb08a63295636119df733d0f9f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97a9c6bb08a63295636119df733d0f9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV9</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga97a9c6bb08a63295636119df733d0f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b94190a5066c1679c7d82c652536445"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b94190a5066c1679c7d82c652536445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV10</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga2b94190a5066c1679c7d82c652536445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9932904c30e68bb7b52cea28cbeae69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9932904c30e68bb7b52cea28cbeae69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV11</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gac9932904c30e68bb7b52cea28cbeae69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5402db0b8522c06ce3e1ff6813a508f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV12</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:ga5402db0b8522c06ce3e1ff6813a508f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae35fc61c8c5b86c6b1d484a132bb3e45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV13</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gae35fc61c8c5b86c6b1d484a132bb3e45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d58f429410f5aaa9475a3a4b63492bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV14</b>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:ga7d58f429410f5aaa9475a3a4b63492bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga579a0cc7dcca708fef65e3217c55666e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga579a0cc7dcca708fef65e3217c55666e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV15</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga579a0cc7dcca708fef65e3217c55666e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95d845a26c3d1e98a883e6e1007c401e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV_DIV16</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga95d845a26c3d1e98a883e6e1007c401e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25973f81620adc104dc81c726fd6e7cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25973f81620adc104dc81c726fd6e7cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga25973f81620adc104dc81c726fd6e7cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1713c33cac3cbbb7db662565b5522f66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1713c33cac3cbbb7db662565b5522f66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV2</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1713c33cac3cbbb7db662565b5522f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe9c72ed41134d0949fa8dff900ab9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV3</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga4fe9c72ed41134d0949fa8dff900ab9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeced6d5efa836ce65a07118e5b4ddece"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV4</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gaeced6d5efa836ce65a07118e5b4ddece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf21dbdc54c80f40bcf9f9c7ed3563e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV5</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gabf21dbdc54c80f40bcf9f9c7ed3563e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fe5ecac82418c2b93632986669d6ba2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV6</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga4fe5ecac82418c2b93632986669d6ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc4a6cac4e28b2031391f57954894399"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadc4a6cac4e28b2031391f57954894399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV7</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gadc4a6cac4e28b2031391f57954894399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44fab2ce7085f913ab04a5b8bdd2b201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV8</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga44fab2ce7085f913ab04a5b8bdd2b201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga091cc112601a0cc5500f1f1a2e8936a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV9</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:ga091cc112601a0cc5500f1f1a2e8936a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac11c72c60ca011844875b4be8f1085f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac11c72c60ca011844875b4be8f1085f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV10</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:gac11c72c60ca011844875b4be8f1085f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64511610b9e7d177503c09a075ba566d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga64511610b9e7d177503c09a075ba566d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV11</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:ga64511610b9e7d177503c09a075ba566d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0f9dbdba62c75e8162072d64037aa50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV12</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gaf0f9dbdba62c75e8162072d64037aa50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3ba9062bdaa5dacac8c28a949db7017"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV13</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:gac3ba9062bdaa5dacac8c28a949db7017"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6aee9f108e92eaded7f71910a13e3a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV14</b>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:gad6aee9f108e92eaded7f71910a13e3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc0dc66cb6f2e90143262de87c6ecd63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV15</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:gabc0dc66cb6f2e90143262de87c6ecd63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a0120fe28c17e84b20bf25b269a838"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga60a0120fe28c17e84b20bf25b269a838"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR2_PREDIV2_DIV16</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga60a0120fe28c17e84b20bf25b269a838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_BIT</b>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga838793cbec63d7be4f2ec76c8f605de0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x04)</td></tr>
<tr class="separator:ga838793cbec63d7be4f2ec76c8f605de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x08)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x0c)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bc67cc30c669987522dc73d26b960a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0bc67cc30c669987522dc73d26b960a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x10)</td></tr>
<tr class="separator:ga0bc67cc30c669987522dc73d26b960a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04629713149ad47d52316341118bcea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad04629713149ad47d52316341118bcea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x14)</td></tr>
<tr class="separator:gad04629713149ad47d52316341118bcea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3bf377d674c00770c5a4826dcc55df3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3bf377d674c00770c5a4826dcc55df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x18)</td></tr>
<tr class="separator:gac3bf377d674c00770c5a4826dcc55df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x20)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x24)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga305184464592fe039a4e47e9d88bdcc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga305184464592fe039a4e47e9d88bdcc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x30)</td></tr>
<tr class="separator:ga305184464592fe039a4e47e9d88bdcc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fcc4a3f4dee7483eccb6f58712f718b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x34)</td></tr>
<tr class="separator:ga5fcc4a3f4dee7483eccb6f58712f718b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada267a9e207dd882e7e8a40b7a2e8a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x38)</td></tr>
<tr class="separator:gada267a9e207dd882e7e8a40b7a2e8a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x40)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x44)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840cfbe16cf7de99465d760b34bd9911"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga840cfbe16cf7de99465d760b34bd9911"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x50)</td></tr>
<tr class="separator:ga840cfbe16cf7de99465d760b34bd9911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f2725fc6dd9cb9c3985626851903927"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f2725fc6dd9cb9c3985626851903927"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x54)</td></tr>
<tr class="separator:ga1f2725fc6dd9cb9c3985626851903927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga018a587dbe5e569005994622a1c655ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga018a587dbe5e569005994622a1c655ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x58)</td></tr>
<tr class="separator:ga018a587dbe5e569005994622a1c655ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdab24cef8523735eb7f941909a017f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cdab24cef8523735eb7f941909a017f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x60)</td></tr>
<tr class="separator:ga3cdab24cef8523735eb7f941909a017f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0c59ce7225797ae00ffbc428b7e402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x64)</td></tr>
<tr class="separator:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd13837c4c33c5df3bdff96f8886d438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabd13837c4c33c5df3bdff96f8886d438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x70)</td></tr>
<tr class="separator:gabd13837c4c33c5df3bdff96f8886d438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x74)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5c150c406167e050b43b8dc06ef6aa5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5c150c406167e050b43b8dc06ef6aa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x80)</td></tr>
<tr class="separator:gab5c150c406167e050b43b8dc06ef6aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b0d74f7af3e5b94aceee5240ae580bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b0d74f7af3e5b94aceee5240ae580bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SCFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x84)</td></tr>
<tr class="separator:ga7b0d74f7af3e5b94aceee5240ae580bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7354703f289244a71753debf3ae26e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7354703f289244a71753debf3ae26e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga7354703f289244a71753debf3ae26e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ccb8964b640530f1080f9ea549d8133"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ccb8964b640530f1080f9ea549d8133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLI2SON</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga3ccb8964b640530f1080f9ea549d8133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4df0bb6bd16afd9fbf2e30d3089e93c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4df0bb6bd16afd9fbf2e30d3089e93c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLQ_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:gac4df0bb6bd16afd9fbf2e30d3089e93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92cb53ea81d2c47537eb217cc6659a2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLSRC</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga92cb53ea81d2c47537eb217cc6659a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef2c2e5574b2454c04aea9aae06d3c92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef2c2e5574b2454c04aea9aae06d3c92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLP_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gaef2c2e5574b2454c04aea9aae06d3c92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01fadb9f1fc91bb2830620ab5eee5324"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga01fadb9f1fc91bb2830620ab5eee5324"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLN_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga01fadb9f1fc91bb2830620ab5eee5324"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7dcc662cce20de5eb8a10fb189b5c97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7dcc662cce20de5eb8a10fb189b5c97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLCFGR_PLLM_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gad7dcc662cce20de5eb8a10fb189b5c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec56718af94d435a901b66dbdc20e579"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec56718af94d435a901b66dbdc20e579"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_SHIFT</b>&#160;&#160;&#160;30</td></tr>
<tr class="separator:gaec56718af94d435a901b66dbdc20e579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0810cce8891ec84020e58177b02173c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0810cce8891ec84020e58177b02173c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_SYSCLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0810cce8891ec84020e58177b02173c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f8ee0f6c6e2ce8aa731d3fc86905aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f8ee0f6c6e2ce8aa731d3fc86905aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_PLLI2S</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga23f8ee0f6c6e2ce8aa731d3fc86905aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ead3695da7a6b86df2bed7be8b2be0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ead3695da7a6b86df2bed7be8b2be0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_HSE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gae7ead3695da7a6b86df2bed7be8b2be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5087dd5798d489ab42b82542c2ff6b35"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5087dd5798d489ab42b82542c2ff6b35"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2_PLL</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga5087dd5798d489ab42b82542c2ff6b35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755d3e36ce256ad5d7734a00192fa276"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga755d3e36ce256ad5d7734a00192fa276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO2PRE_SHIFT</b>&#160;&#160;&#160;27</td></tr>
<tr class="separator:ga755d3e36ce256ad5d7734a00192fa276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f8f18c88c6c897e0968c0c952a8b26d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4f8f18c88c6c897e0968c0c952a8b26d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1PRE_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga4f8f18c88c6c897e0968c0c952a8b26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b6d36c64e38aaa5a7a2dbf8d2750e5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9b6d36c64e38aaa5a7a2dbf8d2750e5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV_NONE</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9b6d36c64e38aaa5a7a2dbf8d2750e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18948771406bd0def97dc1585bc891b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18948771406bd0def97dc1585bc891b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV_2</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga18948771406bd0def97dc1585bc891b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844649f10097a03ac2b760ce219e04a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1844649f10097a03ac2b760ce219e04a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV_3</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga1844649f10097a03ac2b760ce219e04a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6db0acb1833ff349d0b1c30825dfe957"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6db0acb1833ff349d0b1c30825dfe957"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV_4</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga6db0acb1833ff349d0b1c30825dfe957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cb10159ef16a0c6c0cb5904b4fd5cdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cb10159ef16a0c6c0cb5904b4fd5cdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV_5</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga4cb10159ef16a0c6c0cb5904b4fd5cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d43413fd6b17bd988ccae9e34296412"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d43413fd6b17bd988ccae9e34296412"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_I2SSRC</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga5d43413fd6b17bd988ccae9e34296412"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c8d79441ada8408c10592355057f6f1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c8d79441ada8408c10592355057f6f1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_SHIFT</b>&#160;&#160;&#160;21</td></tr>
<tr class="separator:ga5c8d79441ada8408c10592355057f6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab216bb8a9e2dca216c76fdc23ac90fcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab216bb8a9e2dca216c76fdc23ac90fcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_HSI</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab216bb8a9e2dca216c76fdc23ac90fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fb4578eb95e1f37d83b110db84a0ca5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4fb4578eb95e1f37d83b110db84a0ca5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_LSE</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4fb4578eb95e1f37d83b110db84a0ca5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2998fe6257bb4087fa7f676796f96784"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2998fe6257bb4087fa7f676796f96784"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_HSE</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga2998fe6257bb4087fa7f676796f96784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a4385ef54ee7742f4422a85749f6bcb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a4385ef54ee7742f4422a85749f6bcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO1_PLL</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga3a4385ef54ee7742f4422a85749f6bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab72451450208a7c30ad1f075268a5902"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab72451450208a7c30ad1f075268a5902"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_RTCPRE_SHIFT</b>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gab72451450208a7c30ad1f075268a5902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga15a0cbdc8e97c9b49262611b4a999f0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_SHIFT</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga15a0cbdc8e97c9b49262611b4a999f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb5d3be2370b0ec48507ffdac9745c8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_SHIFT</b>&#160;&#160;&#160;10</td></tr>
<tr class="separator:gafb5d3be2370b0ec48507ffdac9745c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab493f8fe36d0c9a05bd61176bce69ee1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab493f8fe36d0c9a05bd61176bce69ee1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV_NONE</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab493f8fe36d0c9a05bd61176bce69ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4ef935d1b94ff94741e5d24ba9aa97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee4ef935d1b94ff94741e5d24ba9aa97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV_2</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gaee4ef935d1b94ff94741e5d24ba9aa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565b22e5d2e16a4709d75ba0d3a420c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga565b22e5d2e16a4709d75ba0d3a420c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV_4</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga565b22e5d2e16a4709d75ba0d3a420c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab449ad3c4ca08570ff190b3404870e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab449ad3c4ca08570ff190b3404870e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV_8</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaab449ad3c4ca08570ff190b3404870e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e53e1671f85ed82f1ada080df9b5c0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8e53e1671f85ed82f1ada080df9b5c0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE_DIV_16</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga8e53e1671f85ed82f1ada080df9b5c0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe81fd6d8e84f74aa4f2e31f26aa2819"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SHIFT</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:gabe81fd6d8e84f74aa4f2e31f26aa2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334ce40a0a1c4342acb1eb1282f4b17a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga334ce40a0a1c4342acb1eb1282f4b17a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_NONE</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga334ce40a0a1c4342acb1eb1282f4b17a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1a62db5389edab149e78d164b2e528"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e1a62db5389edab149e78d164b2e528"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_2</b>&#160;&#160;&#160;(0x8 + 0)</td></tr>
<tr class="separator:ga1e1a62db5389edab149e78d164b2e528"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc606aeeb101abf8b0eaeb51e147f332"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabc606aeeb101abf8b0eaeb51e147f332"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_4</b>&#160;&#160;&#160;(0x8 + 1)</td></tr>
<tr class="separator:gabc606aeeb101abf8b0eaeb51e147f332"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a31e78ad6b0754f64bab8bf1cb231b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a31e78ad6b0754f64bab8bf1cb231b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_8</b>&#160;&#160;&#160;(0x8 + 2)</td></tr>
<tr class="separator:ga5a31e78ad6b0754f64bab8bf1cb231b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9facd21e8ad24736c7e401f2b5f2fd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9facd21e8ad24736c7e401f2b5f2fd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_16</b>&#160;&#160;&#160;(0x8 + 3)</td></tr>
<tr class="separator:gad9facd21e8ad24736c7e401f2b5f2fd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf7a3b78439f35adb529e99696e9283c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf7a3b78439f35adb529e99696e9283c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_64</b>&#160;&#160;&#160;(0x8 + 4)</td></tr>
<tr class="separator:gabf7a3b78439f35adb529e99696e9283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f780c4d438ddcb99edcf0f45766d154"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f780c4d438ddcb99edcf0f45766d154"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_128</b>&#160;&#160;&#160;(0x8 + 5)</td></tr>
<tr class="separator:ga1f780c4d438ddcb99edcf0f45766d154"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f031052edb8093766bf154a6ad4952"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32f031052edb8093766bf154a6ad4952"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_256</b>&#160;&#160;&#160;(0x8 + 6)</td></tr>
<tr class="separator:ga32f031052edb8093766bf154a6ad4952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade852b3626cc83a3fb1300da4a6c98d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gade852b3626cc83a3fb1300da4a6c98d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_DIV_512</b>&#160;&#160;&#160;(0x8 + 7)</td></tr>
<tr class="separator:gade852b3626cc83a3fb1300da4a6c98d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaee06473ada7ed1bf2cae8e52ce2e9ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SHIFT</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaaee06473ada7ed1bf2cae8e52ce2e9ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6764639cf221e1ebc0b5448dcaed590a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSI</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6764639cf221e1ebc0b5448dcaed590a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae09a0202f441c1a43e69c62331d50a08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae09a0202f441c1a43e69c62331d50a08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_HSE</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae09a0202f441c1a43e69c62331d50a08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c67e2279804a83ef24438267d9d4a6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_PLL</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga2c67e2279804a83ef24438267d9d4a6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ff0e57acf7fa261817c5ee5cb714c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac1ff0e57acf7fa261817c5ee5cb714c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacbac8bae4f0808b3c3a5185aa10081fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSI</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacbac8bae4f0808b3c3a5185aa10081fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb563f217242d969f4355d0818fde705"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb563f217242d969f4355d0818fde705"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_HSE</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gafb563f217242d969f4355d0818fde705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87389cacb2eaf53730da13a2a33cd487"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga87389cacb2eaf53730da13a2a33cd487"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_PLL</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga87389cacb2eaf53730da13a2a33cd487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga73e79cc7236f5f76cb97c8012771e6bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga73e79cc7236f5f76cb97c8012771e6bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1ca3cbf69c7cce53e974316dbf38d3dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:ga1ca3cbf69c7cce53e974316dbf38d3dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad338d8663c078cf3d73e4bfaa44da093"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad338d8663c078cf3d73e4bfaa44da093"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLI2SRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gad338d8663c078cf3d73e4bfaa44da093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982a39c4b33bd60795fbcebe1069f253"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982a39c4b33bd60795fbcebe1069f253"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_OTGHSRST</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga982a39c4b33bd60795fbcebe1069f253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e1dca7f08a971d2c3bf39a928c49586"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1e1dca7f08a971d2c3bf39a928c49586"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_ETHMACRST</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga1e1dca7f08a971d2c3bf39a928c49586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga827aea44c35a0c3eb815a5d7d8546c7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_DMA2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga827aea44c35a0c3eb815a5d7d8546c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4d1655ddfb777fce28b1d6b9a9c2d0e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_DMA1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga4d1655ddfb777fce28b1d6b9a9c2d0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f45f591e5e217833c6ab36a958543b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94f45f591e5e217833c6ab36a958543b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_CRCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga94f45f591e5e217833c6ab36a958543b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b892d5e7ba8914b3eb8c440a02f76c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga94b892d5e7ba8914b3eb8c440a02f76c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPIRST</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga94b892d5e7ba8914b3eb8c440a02f76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe37b5b5519efe11bbd1b8c7f2f2943f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe37b5b5519efe11bbd1b8c7f2f2943f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPHRST</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gabe37b5b5519efe11bbd1b8c7f2f2943f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0b29fd1ef2b8139e6788146704a4a5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0b29fd1ef2b8139e6788146704a4a5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaf0b29fd1ef2b8139e6788146704a4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad905f05f5dec47b37a6cc1a8903c66c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaad905f05f5dec47b37a6cc1a8903c66c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPFRST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gaad905f05f5dec47b37a6cc1a8903c66c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7ed233b34567b59f825bcb7322aa7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7ed233b34567b59f825bcb7322aa7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPERST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaaf7ed233b34567b59f825bcb7322aa7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga275d6fa5084514d8d684d51ecf3efab2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga275d6fa5084514d8d684d51ecf3efab2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga275d6fa5084514d8d684d51ecf3efab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ad63dd0d7d528aa53b0a0a071fbf80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga04ad63dd0d7d528aa53b0a0a071fbf80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga04ad63dd0d7d528aa53b0a0a071fbf80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d979004b6f8b8de7526e6afdfa6655f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d979004b6f8b8de7526e6afdfa6655f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPBRST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga6d979004b6f8b8de7526e6afdfa6655f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c12b993ba154972c13ff812b378236"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf3c12b993ba154972c13ff812b378236"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1RSTR_IOPARST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf3c12b993ba154972c13ff812b378236"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae1b8b894a2f1ea24b4799c7a30abbb5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_OTGFSRST</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gae1b8b894a2f1ea24b4799c7a30abbb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace46c6461c8b4ddd78510bc2c529c91b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace46c6461c8b4ddd78510bc2c529c91b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_RNGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gace46c6461c8b4ddd78510bc2c529c91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76abe5748945ac7fdcb1b7803156e9d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76abe5748945ac7fdcb1b7803156e9d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_HASHRST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga76abe5748945ac7fdcb1b7803156e9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6e7104329464a06beff679cc6988f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d6e7104329464a06beff679cc6988f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_CRYPRST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0d6e7104329464a06beff679cc6988f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae909f90338c129e116b7d49bebfb31c5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae909f90338c129e116b7d49bebfb31c5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2RSTR_DCMIRST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gae909f90338c129e116b7d49bebfb31c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga915aa42b819649f5ee7abdf5319d6bb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga915aa42b819649f5ee7abdf5319d6bb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3RSTR_FSMCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga915aa42b819649f5ee7abdf5319d6bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_DACRST</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b5d7042e23d54c7ecfcef2fbedad6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86b5d7042e23d54c7ecfcef2fbedad6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CAN2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga86b5d7042e23d54c7ecfcef2fbedad6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23f9a8bfc02baedd992d13e489234242"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23f9a8bfc02baedd992d13e489234242"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_CAN1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga23f9a8bfc02baedd992d13e489234242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8dd6bd89cdf6b6b7affee5594bda87f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:gab8dd6bd89cdf6b6b7affee5594bda87f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e4d54359192c58725e5ece2b539f8ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_UART5RST</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga5e4d54359192c58725e5ece2b539f8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0802e99fa9eb9388393af3135ca2cb2b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_UART4RST</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga0802e99fa9eb9388393af3135ca2cb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga261e0f1b39cd1cab41ec6bf40c21867b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga261e0f1b39cd1cab41ec6bf40c21867b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga773e6d5b419eb2d4b6291c862e04b002"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM14RST</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga773e6d5b419eb2d4b6291c862e04b002"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad59f66b35bdc0953428eb8c345397a7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad59f66b35bdc0953428eb8c345397a7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM13RST</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad59f66b35bdc0953428eb8c345397a7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga067deb756dd4100c901c6b25229678e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga067deb756dd4100c901c6b25229678e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM12RST</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga067deb756dd4100c901c6b25229678e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM7RST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM6RST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM5RST</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM4RST</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM11RST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM10RST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM9RST</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SYSCFGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga754451a96f4c4faf63a29ca1a132c64d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SDIORST</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga754451a96f4c4faf63a29ca1a132c64d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1374d6eae8e7d02d1ad457b65f374a67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga1374d6eae8e7d02d1ad457b65f374a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1df682293e15ed44b081d626220178"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada1df682293e15ed44b081d626220178"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART6RST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gada1df682293e15ed44b081d626220178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa129b34dbaf6c5301f751410ab4668ca"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa129b34dbaf6c5301f751410ab4668ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM8RST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaa129b34dbaf6c5301f751410ab4668ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5bd060cbefaef05487963bbd6c48d7c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga5bd060cbefaef05487963bbd6c48d7c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784be313f54862d3670723f2334fa51f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga784be313f54862d3670723f2334fa51f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_OTGHSULPIEN</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga784be313f54862d3670723f2334fa51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab18d15ea68876f7a42ee7350074b05f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab18d15ea68876f7a42ee7350074b05f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_OTGHSEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:gab18d15ea68876f7a42ee7350074b05f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bf11a8d105bc59e4f509d91cbf05e0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2bf11a8d105bc59e4f509d91cbf05e0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACPTPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga2bf11a8d105bc59e4f509d91cbf05e0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8933482a90a769d0cdd332b170132b77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8933482a90a769d0cdd332b170132b77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACRXEN</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga8933482a90a769d0cdd332b170132b77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga001f617c29d950ee1aa91773331ae6f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga001f617c29d950ee1aa91773331ae6f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACTXEN</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga001f617c29d950ee1aa91773331ae6f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507020c3c3945dfbf3d628ffa42afdba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga507020c3c3945dfbf3d628ffa42afdba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_ETHMACEN</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga507020c3c3945dfbf3d628ffa42afdba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga664a5d572a39a0c084e4ee7c1cf7df0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_DMA2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga664a5d572a39a0c084e4ee7c1cf7df0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae07b00778a51a4e52b911aeccb897aba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae07b00778a51a4e52b911aeccb897aba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_DMA1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gae07b00778a51a4e52b911aeccb897aba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee10e5e11a2043e4ff865c3d7b804233"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee10e5e11a2043e4ff865c3d7b804233"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_BKPSRAMEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaee10e5e11a2043e4ff865c3d7b804233"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa3d41f31401e812f839defee241df83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa3d41f31401e812f839defee241df83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_CRCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gafa3d41f31401e812f839defee241df83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86d437978693ee58524dc720a4c7696"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf86d437978693ee58524dc720a4c7696"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPIEN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaf86d437978693ee58524dc720a4c7696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cc1dd18d5a2a3c2cc9bb6f1356e8a71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6cc1dd18d5a2a3c2cc9bb6f1356e8a71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPHEN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga6cc1dd18d5a2a3c2cc9bb6f1356e8a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ebd3d94fa2bdced960ebd3378a3e8bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ebd3d94fa2bdced960ebd3378a3e8bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga8ebd3d94fa2bdced960ebd3378a3e8bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4289a278c8e7641427b47095261b7d92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4289a278c8e7641427b47095261b7d92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPFEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4289a278c8e7641427b47095261b7d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81961ba5084168a9d41ee0c5f5c959de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81961ba5084168a9d41ee0c5f5c959de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPEEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga81961ba5084168a9d41ee0c5f5c959de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga393f2c88fcefd238e18651ffda694399"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga393f2c88fcefd238e18651ffda694399"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPDEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga393f2c88fcefd238e18651ffda694399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50ee9815764e477e38d7bbcfbf23b486"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50ee9815764e477e38d7bbcfbf23b486"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga50ee9815764e477e38d7bbcfbf23b486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab24a8495882f9acf2b6ff342ed7791bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab24a8495882f9acf2b6ff342ed7791bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPBEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab24a8495882f9acf2b6ff342ed7791bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga321983fa6dae5635ea6abd69b9a020a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga321983fa6dae5635ea6abd69b9a020a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1ENR_IOPAEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga321983fa6dae5635ea6abd69b9a020a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22576caeba7c7a1e6afdd0b90394c76d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_OTGFSEN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga22576caeba7c7a1e6afdd0b90394c76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadea5123ece7df53e695697e3a7d11a6b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadea5123ece7df53e695697e3a7d11a6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_RNGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gadea5123ece7df53e695697e3a7d11a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67062297a8451ac49f18b44c974b4492"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga67062297a8451ac49f18b44c974b4492"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_HASHEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga67062297a8451ac49f18b44c974b4492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82cbf1146f6135045d8c22db44ff2c12"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82cbf1146f6135045d8c22db44ff2c12"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_CRYPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga82cbf1146f6135045d8c22db44ff2c12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe6b7edde44307072327fcae3c15c8d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafe6b7edde44307072327fcae3c15c8d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2ENR_DCMIEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gafe6b7edde44307072327fcae3c15c8d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30d723abc39a230a71760dff91bb6d7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga30d723abc39a230a71760dff91bb6d7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3ENR_FSMCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga30d723abc39a230a71760dff91bb6d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga087968e2786321fb8645c46b22eea132"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga087968e2786321fb8645c46b22eea132"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_DACEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga087968e2786321fb8645c46b22eea132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5c19997ccd28464b80a7c3325da0ca60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_PWREN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga5c19997ccd28464b80a7c3325da0ca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae64f792b7a3401cff4d95e31d3867422"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae64f792b7a3401cff4d95e31d3867422"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CAN2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:gae64f792b7a3401cff4d95e31d3867422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66b5172158cf0170d29091064ea63a29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga66b5172158cf0170d29091064ea63a29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_CAN1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga66b5172158cf0170d29091064ea63a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96621806b8fb96891efa9364e370f3f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96621806b8fb96891efa9364e370f3f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga96621806b8fb96891efa9364e370f3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafd7d1c3c7dbe20aea87a694ae15840f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gafd7d1c3c7dbe20aea87a694ae15840f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5ca3afe0c517702b2d1366b692c8db0e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_I2C1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga5ca3afe0c517702b2d1366b692c8db0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24a9eea153892405f53007f521efee2e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24a9eea153892405f53007f521efee2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_UART5EN</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga24a9eea153892405f53007f521efee2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6b0fe571aa29ed30389f87bdbf37b46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_UART4EN</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:gae6b0fe571aa29ed30389f87bdbf37b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8033e0312aea02ae7eb2d57da13e8298"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga8033e0312aea02ae7eb2d57da13e8298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab840af4f735ec36419d61c7db3cfa00d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab840af4f735ec36419d61c7db3cfa00d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_USART2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gab840af4f735ec36419d61c7db3cfa00d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8757f8d1e1ff1447e08e5abea4615083"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga8757f8d1e1ff1447e08e5abea4615083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdce64692c44bf95efbf2fed054e59be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafdce64692c44bf95efbf2fed054e59be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_SPI2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gafdce64692c44bf95efbf2fed054e59be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf712b922ee776a972d2efa3da0ea4733"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf712b922ee776a972d2efa3da0ea4733"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_WWDGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaf712b922ee776a972d2efa3da0ea4733"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca040bd66d4a54d4d9e9b261c8102799"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM14EN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaca040bd66d4a54d4d9e9b261c8102799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a95079e68e7c76584ef0b3de371288a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a95079e68e7c76584ef0b3de371288a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM13EN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga1a95079e68e7c76584ef0b3de371288a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecd88b56485ee4ee3e406b1d6c062081"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecd88b56485ee4ee3e406b1d6c062081"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM12EN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaecd88b56485ee4ee3e406b1d6c062081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab595fbaf4167297d8fe2825e41f41990"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab595fbaf4167297d8fe2825e41f41990"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM7EN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gab595fbaf4167297d8fe2825e41f41990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb0279b1f0ff35c2df728d9653cabc0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM6EN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gafb0279b1f0ff35c2df728d9653cabc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga49abbbc8fd297c544df2d337b28f80e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM5EN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga49abbbc8fd297c544df2d337b28f80e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4fbbf6b1beeec92c7d80e9e05bd1461"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM4EN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad4fbbf6b1beeec92c7d80e9e05bd1461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga75bfa33eb00ee30c6e22f7ceea464ac7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga75bfa33eb00ee30c6e22f7ceea464ac7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd3966a4d6ae47f06b3c095eaf26a610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR_TIM2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacd3966a4d6ae47f06b3c095eaf26a610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab1d2aeebc8ccf4e2ee18f4d924a35188"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM11EN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gab1d2aeebc8ccf4e2ee18f4d924a35188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa98e28e157787e24b93af95273ab3055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa98e28e157787e24b93af95273ab3055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM10EN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gaa98e28e157787e24b93af95273ab3055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga987ebd8255dc8f9c09127e1d608d1065"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM9EN</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga987ebd8255dc8f9c09127e1d608d1065"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SYSCFGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga7a9d56a8aa1fa0f519ecbdf0d19dd4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae08a3510371b9234eb96369c91d3552f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae08a3510371b9234eb96369c91d3552f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SPI1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gae08a3510371b9234eb96369c91d3552f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf714bbe5b378910693dbfe824b70de8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf714bbe5b378910693dbfe824b70de8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_SDIOEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gabf714bbe5b378910693dbfe824b70de8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5df23f931ddad97274ce7e2050b90a5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5df23f931ddad97274ce7e2050b90a5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC3EN</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga5df23f931ddad97274ce7e2050b90a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11a9732e1cef24f107e815caecdbb445"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11a9732e1cef24f107e815caecdbb445"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC2EN</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga11a9732e1cef24f107e815caecdbb445"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga57b9f50cb96a2e4ceba37728b4a32a42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_ADC1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga57b9f50cb96a2e4ceba37728b4a32a42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0569d91f3b18ae130b7a09e0100c4459"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART6EN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga0569d91f3b18ae130b7a09e0100c4459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4666bb90842e8134b32e6a34a0f165f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_USART1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga4666bb90842e8134b32e6a34a0f165f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3669393b3538bc4543184d4bccd0b292"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3669393b3538bc4543184d4bccd0b292"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM8EN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga3669393b3538bc4543184d4bccd0b292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25852ad4ebc09edc724814de967816bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25852ad4ebc09edc724814de967816bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR_TIM1EN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga25852ad4ebc09edc724814de967816bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9567cabb8058c53bae64ed4b77c05dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab9567cabb8058c53bae64ed4b77c05dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_OTGHSULPILPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gab9567cabb8058c53bae64ed4b77c05dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga934a7c19bd6f6b34941058c5c3552b91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_OTGHSLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga934a7c19bd6f6b34941058c5c3552b91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa04c4dfda05aebb5efe66518a28e29de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACPTPLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:gaa04c4dfda05aebb5efe66518a28e29de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28dc3cec4693215c0db36dcfd8a55ee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACRXLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga28dc3cec4693215c0db36dcfd8a55ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga09935984b92821f18c3e00f7e4fbeb62"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACTXLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga09935984b92821f18c3e00f7e4fbeb62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga421fd0aec3671e054ef18cd290bc164e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga421fd0aec3671e054ef18cd290bc164e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_ETHMACLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga421fd0aec3671e054ef18cd290bc164e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e2d376f6c7db4266a5b039a3aa6c207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_DMA2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga9e2d376f6c7db4266a5b039a3aa6c207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d6c8ae1441d545d18c54b30c6a0da77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_DMA1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga7d6c8ae1441d545d18c54b30c6a0da77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga777dc76d2a216f8b51b360e8054342e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga777dc76d2a216f8b51b360e8054342e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_BKPSRAMLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga777dc76d2a216f8b51b360e8054342e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7a4c822fa3073035a04487c4cca320"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaf7a4c822fa3073035a04487c4cca320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_SRAM2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gaaf7a4c822fa3073035a04487c4cca320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cd1fbd9113809a6a3c904617647219c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4cd1fbd9113809a6a3c904617647219c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_SRAM1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga4cd1fbd9113809a6a3c904617647219c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga378f6e2ad9fef59f28db829d2074e796"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga378f6e2ad9fef59f28db829d2074e796"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_FLITFLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga378f6e2ad9fef59f28db829d2074e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7333e14b5ccf6d608232ea52a10f7052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_CRCLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga7333e14b5ccf6d608232ea52a10f7052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a0d806318ec19659a38afd5d6f5ae1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59a0d806318ec19659a38afd5d6f5ae1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPILPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga59a0d806318ec19659a38afd5d6f5ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b7069d87113ae6c518d68c7d26bb4b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b7069d87113ae6c518d68c7d26bb4b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPHLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga0b7069d87113ae6c518d68c7d26bb4b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0be52362fcdc42812b0480747a0d77f6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0be52362fcdc42812b0480747a0d77f6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga0be52362fcdc42812b0480747a0d77f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c704240152133d154393e0d3589cf2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41c704240152133d154393e0d3589cf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPFLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga41c704240152133d154393e0d3589cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d00e46f1a2f76514d3b891cef07ac54"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7d00e46f1a2f76514d3b891cef07ac54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPELPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga7d00e46f1a2f76514d3b891cef07ac54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga569a78a78eec0ff8d96c4081a2d69e52"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga569a78a78eec0ff8d96c4081a2d69e52"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPDLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga569a78a78eec0ff8d96c4081a2d69e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5481399a655ad4d898de743ab71f80c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad5481399a655ad4d898de743ab71f80c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPCLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad5481399a655ad4d898de743ab71f80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5fe2d99d1dd61c392c7fc8539acaa92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5fe2d99d1dd61c392c7fc8539acaa92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPBLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaa5fe2d99d1dd61c392c7fc8539acaa92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ef165bf2d4edaf796e82fa30dbe7b38"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0ef165bf2d4edaf796e82fa30dbe7b38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB1LPENR_IOPALPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga0ef165bf2d4edaf796e82fa30dbe7b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0fd858d073b14216ae0d716ba4f1dd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_OTGFSLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gac0fd858d073b14216ae0d716ba4f1dd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab54623c517f1450a7fde279c2cae864"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab54623c517f1450a7fde279c2cae864"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_RNGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:gaab54623c517f1450a7fde279c2cae864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7959241184aefcd08cf78763b38a113"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7959241184aefcd08cf78763b38a113"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_HASHLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gae7959241184aefcd08cf78763b38a113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36a5b2e07710be6b18bcf11b817a396d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_CRYPLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga36a5b2e07710be6b18bcf11b817a396d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ec4f41dcfdedeedef75a64ec65863a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB2LPENR_DCMILPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga51ec4f41dcfdedeedef75a64ec65863a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabf56147909fa8e7f8629c7fd7349ecb3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHB3LPENR_FSMCLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gabf56147909fa8e7f8629c7fd7349ecb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_DACLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:gaf36a11e89644548702385d548f3f9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_PWRLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga167ad9fc43674d6993a9550ac3b6e70f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga167ad9fc43674d6993a9550ac3b6e70f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_CAN2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga167ad9fc43674d6993a9550ac3b6e70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93b42a94b988f4a03bed9ea78b4519"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb93b42a94b988f4a03bed9ea78b4519"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_CAN1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafb93b42a94b988f4a03bed9ea78b4519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5abf01e4149d71e8427eefcd2e429fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga5abf01e4149d71e8427eefcd2e429fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3de908135d9c9e74c598f7bf1e88fb34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_UART5LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga3de908135d9c9e74c598f7bf1e88fb34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga88fe1e9cf93caa4e02de35e92e55834d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_UART4LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga88fe1e9cf93caa4e02de35e92e55834d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8acbff235a15b58d1be0f065cdb5472"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8acbff235a15b58d1be0f065cdb5472"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_SPI3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:gae8acbff235a15b58d1be0f065cdb5472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_SPI2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_WWDGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd1af8912fedadb9edead5b31167a310"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd1af8912fedadb9edead5b31167a310"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM14LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gacd1af8912fedadb9edead5b31167a310"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9897d5f0033623a05997ca222d3a132b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9897d5f0033623a05997ca222d3a132b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM13LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:ga9897d5f0033623a05997ca222d3a132b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b47fde44967a5a600a042398a9cf3c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3b47fde44967a5a600a042398a9cf3c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM12LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 6)</td></tr>
<tr class="separator:ga3b47fde44967a5a600a042398a9cf3c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM7LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gab7867dc2695855fa9084a13d06a4299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM6LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga439a5998fd60c3375411c7db2129ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5741a6c45b9de1d0c927beb87f399dd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM5LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga5741a6c45b9de1d0c927beb87f399dd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM4LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM11LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM10LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM9LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SYSCFGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SPI1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7a740fdf8313fbdd00dd97eb73afc4dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SDIOLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga7a740fdf8313fbdd00dd97eb73afc4dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12c8300ba9b1ce9b14fc8e0f3ec4c127"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12c8300ba9b1ce9b14fc8e0f3ec4c127"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga12c8300ba9b1ce9b14fc8e0f3ec4c127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7d578d9d9a12e3f0b4246e196040c13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7d578d9d9a12e3f0b4246e196040c13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gab7d578d9d9a12e3f0b4246e196040c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b82eb1986da9ed32e6701d01fffe55d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_USART6LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga2b82eb1986da9ed32e6701d01fffe55d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_USART1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1a808f511ff563f05f32ad3ae6d7c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8a1a808f511ff563f05f32ad3ae6d7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM8LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga8a1a808f511ff563f05f32ad3ae6d7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82580245686c32761e8354fb174ba5dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga82580245686c32761e8354fb174ba5dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga82580245686c32761e8354fb174ba5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2b85b3ab656dfa2809b15e6e530c17a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_BDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga2b85b3ab656dfa2809b15e6e530c17a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga79ea6f2df75f09b17df9582037ed6a53"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_RTCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga79ea6f2df75f09b17df9582037ed6a53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga542dffd7f8dc4da5401b54d822a22af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga542dffd7f8dc4da5401b54d822a22af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafca81172ed857ce6b94582fcaada87c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaafca81172ed857ce6b94582fcaada87c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gaafca81172ed857ce6b94582fcaada87c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00145f8814cb9a5b180d76499d97aead"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga00145f8814cb9a5b180d76499d97aead"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_BDCR_LSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga00145f8814cb9a5b180d76499d97aead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6685c7bd94a46c82c7ca69afa1707c39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_BORRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga6685c7bd94a46c82c7ca69afa1707c39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8885c04bcb786b89e26f066f4ccf06e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_SSCGEN</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga8885c04bcb786b89e26f066f4ccf06e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga392689f6486224a7f19d7ad0cd195687"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga392689f6486224a7f19d7ad0cd195687"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_SPREADSEL</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:ga392689f6486224a7f19d7ad0cd195687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89fe99ddfa18211c7c94ba57a086531"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae89fe99ddfa18211c7c94ba57a086531"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_INCSTEP_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gae89fe99ddfa18211c7c94ba57a086531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedcd8f566ad34243368aa46ddf7a590e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaedcd8f566ad34243368aa46ddf7a590e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_SSCGR_MODPER_SHIFT</b>&#160;&#160;&#160;15</td></tr>
<tr class="separator:gaedcd8f566ad34243368aa46ddf7a590e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f19d9405b502f241dab9aed8f17c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga618f19d9405b502f241dab9aed8f17c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SCFGR_PLLI2SR_SHIFT</b>&#160;&#160;&#160;28</td></tr>
<tr class="separator:ga618f19d9405b502f241dab9aed8f17c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a1061d38962f6b21c522741f7d4b668"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a1061d38962f6b21c522741f7d4b668"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_PLLI2SCFGR_PLLI2SN_SHIFT</b>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga0a1061d38962f6b21c522741f7d4b668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_BIT</b>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3465fac46f8d87fc7e243765777af052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3465fac46f8d87fc7e243765777af052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x00)</td></tr>
<tr class="separator:ga3465fac46f8d87fc7e243765777af052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36ef3978721517e6a8493213d531133c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga36ef3978721517e6a8493213d531133c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x04)</td></tr>
<tr class="separator:ga36ef3978721517e6a8493213d531133c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8f7780f390ef4cbb05efa06554ba0998"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x08)</td></tr>
<tr class="separator:ga8f7780f390ef4cbb05efa06554ba0998"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10536e1ad45c689f571d5de3d7b3de55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x0c)</td></tr>
<tr class="separator:ga10536e1ad45c689f571d5de3d7b3de55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad97b07e757b67cb8711ca5d20ea8ad3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x10)</td></tr>
<tr class="separator:gad97b07e757b67cb8711ca5d20ea8ad3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaec8fff978fdbc3903c85e1bb5b4fa698"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x14)</td></tr>
<tr class="separator:gaec8fff978fdbc3903c85e1bb5b4fa698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758db6d69dc2816cd403e5361ab124f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga758db6d69dc2816cd403e5361ab124f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x18)</td></tr>
<tr class="separator:ga758db6d69dc2816cd403e5361ab124f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac80336b2b7c3c43e36370c84ab122b1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x1c)</td></tr>
<tr class="separator:gac80336b2b7c3c43e36370c84ab122b1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d4cd87f49d551c356fed82cbbddc5a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x20)</td></tr>
<tr class="separator:ga6d4cd87f49d551c356fed82cbbddc5a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4baa1f26b04719fe3d4e2f02d7dde40"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1ENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x24)</td></tr>
<tr class="separator:gad4baa1f26b04719fe3d4e2f02d7dde40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18dba38c801832f4ec54a44baa3bc70f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga18dba38c801832f4ec54a44baa3bc70f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x28)</td></tr>
<tr class="separator:ga18dba38c801832f4ec54a44baa3bc70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb0c59ce7225797ae00ffbc428b7e402"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x2c)</td></tr>
<tr class="separator:gabb0c59ce7225797ae00ffbc428b7e402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3cdab24cef8523735eb7f941909a017f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3cdab24cef8523735eb7f941909a017f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x30)</td></tr>
<tr class="separator:ga3cdab24cef8523735eb7f941909a017f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e483b8da7b5a5da25e9a745bb19f6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR</b>&#160;&#160;&#160;MMIO32(RCC_BASE + 0x34)</td></tr>
<tr class="separator:ga6e483b8da7b5a5da25e9a745bb19f6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc05308869ad055e1e6f2c32d738aecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacc05308869ad055e1e6f2c32d738aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_CSSON</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:gacc05308869ad055e1e6f2c32d738aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafa12d7ac6a7f0f91d066aeb2c6071888"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:gafa12d7ac6a7f0f91d066aeb2c6071888"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad0e73d5b0a4883e074d40029b49ee47e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_PLLON</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gad0e73d5b0a4883e074d40029b49ee47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3288090671af5a959aae4d7f7696d55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3288090671af5a959aae4d7f7696d55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gaa3288090671af5a959aae4d7f7696d55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a34e00182c83409d89ff566cb02cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86a34e00182c83409d89ff566cb02cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga86a34e00182c83409d89ff566cb02cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb8228c9020595b4cf9995137b8c9a7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gadb8228c9020595b4cf9995137b8c9a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac38ef564d136d79b5e22b564db8d2b07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac38ef564d136d79b5e22b564db8d2b07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_MSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gac38ef564d136d79b5e22b564db8d2b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee09fff7bffaaabc64d99627f2249795"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaee09fff7bffaaabc64d99627f2249795"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_MSION</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gaee09fff7bffaaabc64d99627f2249795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9dbac3f2bc04f04ebafe1e66ae3fcf0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf4fcacf94a97f7d49a70e089b39cf474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_HSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaf4fcacf94a97f7d49a70e089b39cf474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8da6c12c9084f2bde8654d50f97887e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8da6c12c9084f2bde8654d50f97887e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_DIV2</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga8da6c12c9084f2bde8654d50f97887e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3df2079bcc8455b53c8cb0db91c2fd9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3df2079bcc8455b53c8cb0db91c2fd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_DIV4</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gab3df2079bcc8455b53c8cb0db91c2fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e42a226d9228292aea08d36e7d7548"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga92e42a226d9228292aea08d36e7d7548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_DIV8</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga92e42a226d9228292aea08d36e7d7548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8250f225fe7a611ec8d08ab835c3d5dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8250f225fe7a611ec8d08ab835c3d5dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_DIV16</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8250f225fe7a611ec8d08ab835c3d5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c947f30deec0e4a9a082621480c39f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c947f30deec0e4a9a082621480c39f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_SHIFT</b>&#160;&#160;&#160;29</td></tr>
<tr class="separator:ga9c947f30deec0e4a9a082621480c39f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga050535744df1dbda497a01bf35564b9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga050535744df1dbda497a01bf35564b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CR_RTCPRE_MASK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga050535744df1dbda497a01bf35564b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8282300cdf12c415ca4dc079fd7320"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d8282300cdf12c415ca4dc079fd7320"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSITRIM_SHIFT</b>&#160;&#160;&#160;24</td></tr>
<tr class="separator:ga5d8282300cdf12c415ca4dc079fd7320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4938eb41feca4bb20697a641bf702c04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4938eb41feca4bb20697a641bf702c04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSITRIM_MASK</b>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:ga4938eb41feca4bb20697a641bf702c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14195456c9ec73630ec7a477f3174b2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14195456c9ec73630ec7a477f3174b2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSICAL_SHIFT</b>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga14195456c9ec73630ec7a477f3174b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae33975b995d980f0415e6ef2586f1cfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae33975b995d980f0415e6ef2586f1cfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSICAL_MASK</b>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gae33975b995d980f0415e6ef2586f1cfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b99b849f9aff5c74f5beaeab5bb206e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b99b849f9aff5c74f5beaeab5bb206e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_SHIFT</b>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga0b99b849f9aff5c74f5beaeab5bb206e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf38a823bb0372458b4419be8dc5cb9d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf38a823bb0372458b4419be8dc5cb9d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_MASK</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gaf38a823bb0372458b4419be8dc5cb9d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bae4ea207c08fe227de17d7f9581275"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7bae4ea207c08fe227de17d7f9581275"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_65KHZ</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7bae4ea207c08fe227de17d7f9581275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad008efa4fc0e55096df4314908ac9c83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad008efa4fc0e55096df4314908ac9c83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_131KHZ</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad008efa4fc0e55096df4314908ac9c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429f54feb0f589b6fb9fb007c87bdb5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga429f54feb0f589b6fb9fb007c87bdb5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_262KHZ</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga429f54feb0f589b6fb9fb007c87bdb5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9850162a18d268c626c6f45265495d5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9850162a18d268c626c6f45265495d5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_524KHZ</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga9850162a18d268c626c6f45265495d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13682ce4e7daa20bab7353f5637335d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab13682ce4e7daa20bab7353f5637335d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_1MHZ</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gab13682ce4e7daa20bab7353f5637335d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafacb92670281a5a6ad4e5474a1c4651e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafacb92670281a5a6ad4e5474a1c4651e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_2MHZ</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gafacb92670281a5a6ad4e5474a1c4651e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb730fb5edd2917b61925bf0f1ed15f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadb730fb5edd2917b61925bf0f1ed15f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_MSIRANGE_4MHZ</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gadb730fb5edd2917b61925bf0f1ed15f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fa8e19223098658f5dba605986285d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5fa8e19223098658f5dba605986285d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_HSITRIM_SHIFT</b>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga5fa8e19223098658f5dba605986285d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d4698edfd9f2d872960026ab6a069ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_HSITRIM_MASK</b>&#160;&#160;&#160;0x1f</td></tr>
<tr class="separator:ga5d4698edfd9f2d872960026ab6a069ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1824c6f3be6d2f36f85bf434fc0aad51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_HSICAL_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga1824c6f3be6d2f36f85bf434fc0aad51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace9da445a31468e55ae5b3a32e33cc70"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace9da445a31468e55ae5b3a32e33cc70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_ICSCR_HSICAL_MASK</b>&#160;&#160;&#160;0xff</td></tr>
<tr class="separator:gace9da445a31468e55ae5b3a32e33cc70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac0bd335b38b0a72a0f42661829727fbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac0bd335b38b0a72a0f42661829727fbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV1</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac0bd335b38b0a72a0f42661829727fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41db56060b3511b3091d081c7c1ef659"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41db56060b3511b3091d081c7c1ef659"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV2</b>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga41db56060b3511b3091d081c7c1ef659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae98d1559e9bebb8a7221f23e87772dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV4</b>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaae98d1559e9bebb8a7221f23e87772dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb847ba58050383bb4f73e743fb05ee4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV8</b>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaeb847ba58050383bb4f73e743fb05ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8aaa21720ceabda4cee4c9dcb8684ccf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCOPRE_DIV16</b>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga8aaa21720ceabda4cee4c9dcb8684ccf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5cca64c29290cda14213761e3f69830"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5cca64c29290cda14213761e3f69830"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_NOCLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae5cca64c29290cda14213761e3f69830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaecf3b078108fdaf7e66d15ae71ec4181"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_SYSCLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaecf3b078108fdaf7e66d15ae71ec4181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d3d47b43c4a3f97ba2365df114766c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d3d47b43c4a3f97ba2365df114766c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSICLK</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga8d3d47b43c4a3f97ba2365df114766c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28617fce31a81d8e35020752aa1819af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga28617fce31a81d8e35020752aa1819af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_MSICLK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga28617fce31a81d8e35020752aa1819af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29638cf404bfccc933434221c6cd7362"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29638cf404bfccc933434221c6cd7362"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_HSECLK</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga29638cf404bfccc933434221c6cd7362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8305fbe5016b8256a8e3815e71b7e541"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8305fbe5016b8256a8e3815e71b7e541"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_PLLCLK</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga8305fbe5016b8256a8e3815e71b7e541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab312dec3652b73d15abfc02a95f93562"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab312dec3652b73d15abfc02a95f93562"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_LSICLK</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gab312dec3652b73d15abfc02a95f93562"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7b6a00f91a4e7d8797d48925ef00d2f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7b6a00f91a4e7d8797d48925ef00d2f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_MCO_LSECLK</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gad7b6a00f91a4e7d8797d48925ef00d2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa044c40b1df10901c6d540532c45ab5e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa044c40b1df10901c6d540532c45ab5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLDIV_DIV2</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa044c40b1df10901c6d540532c45ab5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4b0256cf8d5796b4739faab65a3c73a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4b0256cf8d5796b4739faab65a3c73a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLDIV_DIV3</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gac4b0256cf8d5796b4739faab65a3c73a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb13e528452c26a18757d5e27d1a33a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb13e528452c26a18757d5e27d1a33a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLDIV_DIV4</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gacb13e528452c26a18757d5e27d1a33a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8066343d8e26cdd92f744ec84934b83a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8066343d8e26cdd92f744ec84934b83a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLDIV_SHIFT</b>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga8066343d8e26cdd92f744ec84934b83a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4263cef4dfce5de0186399a59cf57ba9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4263cef4dfce5de0186399a59cf57ba9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLDIV_MASK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga4263cef4dfce5de0186399a59cf57ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a96623b5a6e3b64aa41b18d711d0199"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL3</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0a96623b5a6e3b64aa41b18d711d0199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa5defd1d119a95669ae69647f2e11ddd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL4</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaa5defd1d119a95669ae69647f2e11ddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c41c6618503a663edb6339575f4bfe8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c41c6618503a663edb6339575f4bfe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL6</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga3c41c6618503a663edb6339575f4bfe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga642b2ba2db9e534a200056a62e373677"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga642b2ba2db9e534a200056a62e373677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL8</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga642b2ba2db9e534a200056a62e373677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f9434c86c07dd6d6a066fcdccf4f556"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL12</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga9f9434c86c07dd6d6a066fcdccf4f556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga545455fb6609d78cdddde399b0e3bc47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga545455fb6609d78cdddde399b0e3bc47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL16</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga545455fb6609d78cdddde399b0e3bc47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ea40adb38ba96e01e37d4fd192915a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9ea40adb38ba96e01e37d4fd192915a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL24</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga9ea40adb38ba96e01e37d4fd192915a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4ed878302ad6688b0b37c708814cd14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae4ed878302ad6688b0b37c708814cd14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL32</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:gae4ed878302ad6688b0b37c708814cd14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab8d480aab64ffb6cfced0724b7b0653"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab8d480aab64ffb6cfced0724b7b0653"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MUL48</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gaab8d480aab64ffb6cfced0724b7b0653"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58447b7a74aec862cf32a6e1501bb73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab58447b7a74aec862cf32a6e1501bb73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_SHIFT</b>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gab58447b7a74aec862cf32a6e1501bb73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3089f0fb5050e27361db9c921e05d5f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3089f0fb5050e27361db9c921e05d5f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLMUL_MASK</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:gac3089f0fb5050e27361db9c921e05d5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0151e9d11d62ceff859164f26203f6b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0151e9d11d62ceff859164f26203f6b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC_HSI_CLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga0151e9d11d62ceff859164f26203f6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20a48b08666d4fe8bbb20692ac6ee96b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga20a48b08666d4fe8bbb20692ac6ee96b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PLLSRC_HSE_CLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga20a48b08666d4fe8bbb20692ac6ee96b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a780d4b6db101967459b5af2477d43d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1a780d4b6db101967459b5af2477d43d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_HCLK_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1a780d4b6db101967459b5af2477d43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29c729d03a8e109b3fcbab256cc91fbd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29c729d03a8e109b3fcbab256cc91fbd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_HCLK_DIV2</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga29c729d03a8e109b3fcbab256cc91fbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a4ef2243261b35dff52d4d9ca2a168"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga12a4ef2243261b35dff52d4d9ca2a168"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_HCLK_DIV4</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:ga12a4ef2243261b35dff52d4d9ca2a168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86bd8b7295aa4b086fdbf77584aeb1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa86bd8b7295aa4b086fdbf77584aeb1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_HCLK_DIV8</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:gaa86bd8b7295aa4b086fdbf77584aeb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga129b052c1e232ce982b3793335d5aecd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga129b052c1e232ce982b3793335d5aecd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE2_HCLK_DIV16</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga129b052c1e232ce982b3793335d5aecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f566d03233f7da450d0e3575694cfb1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f566d03233f7da450d0e3575694cfb1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_HCLK_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2f566d03233f7da450d0e3575694cfb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_HCLK_DIV2</b>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:ga0c4ecccb2a31f8816d04bbcc6d7b1bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7f3ac3b95111b2255b13ae26098e8a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7f3ac3b95111b2255b13ae26098e8a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_HCLK_DIV4</b>&#160;&#160;&#160;0x5</td></tr>
<tr class="separator:gae7f3ac3b95111b2255b13ae26098e8a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e8eb17532dc779e98abcb5b4d877aa6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5e8eb17532dc779e98abcb5b4d877aa6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_HCLK_DIV8</b>&#160;&#160;&#160;0x6</td></tr>
<tr class="separator:ga5e8eb17532dc779e98abcb5b4d877aa6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c08b15bfcdddd7cd1fcfe0088ff5632"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c08b15bfcdddd7cd1fcfe0088ff5632"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_PPRE1_HCLK_DIV16</b>&#160;&#160;&#160;0x7</td></tr>
<tr class="separator:ga1c08b15bfcdddd7cd1fcfe0088ff5632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40c164dc946f4cba1e3fc87b0c997016"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40c164dc946f4cba1e3fc87b0c997016"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_NODIV</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga40c164dc946f4cba1e3fc87b0c997016"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7a5dc47685ce3efb764848512e0c862"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7a5dc47685ce3efb764848512e0c862"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV2</b>&#160;&#160;&#160;0x8</td></tr>
<tr class="separator:gad7a5dc47685ce3efb764848512e0c862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga184a0c682421a2321442448a3918b434"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga184a0c682421a2321442448a3918b434"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV4</b>&#160;&#160;&#160;0x9</td></tr>
<tr class="separator:ga184a0c682421a2321442448a3918b434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefb930af5334ee30be8179dbd7a816ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefb930af5334ee30be8179dbd7a816ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV8</b>&#160;&#160;&#160;0xa</td></tr>
<tr class="separator:gaefb930af5334ee30be8179dbd7a816ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8246eb4443f6ad431f68e288c657c25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8246eb4443f6ad431f68e288c657c25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV16</b>&#160;&#160;&#160;0xb</td></tr>
<tr class="separator:gab8246eb4443f6ad431f68e288c657c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47d0a7e326c0acf2e2f834aa22e0faf3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47d0a7e326c0acf2e2f834aa22e0faf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV64</b>&#160;&#160;&#160;0xc</td></tr>
<tr class="separator:ga47d0a7e326c0acf2e2f834aa22e0faf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf008cd8819deee072bd97bf975e7d14a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf008cd8819deee072bd97bf975e7d14a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV128</b>&#160;&#160;&#160;0xd</td></tr>
<tr class="separator:gaf008cd8819deee072bd97bf975e7d14a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga431e24972b5319db8aa2cac25bba73ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga431e24972b5319db8aa2cac25bba73ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV256</b>&#160;&#160;&#160;0xe</td></tr>
<tr class="separator:ga431e24972b5319db8aa2cac25bba73ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a35a9a7294fbc6375cc53e35d544c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91a35a9a7294fbc6375cc53e35d544c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_HPRE_SYSCLK_DIV512</b>&#160;&#160;&#160;0xf</td></tr>
<tr class="separator:ga91a35a9a7294fbc6375cc53e35d544c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe5aa19975462aec49f2163e975311cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabe5aa19975462aec49f2163e975311cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_MSICLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabe5aa19975462aec49f2163e975311cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b39857ee3bea562521b9dedee8de7a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_HSICLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga1b39857ee3bea562521b9dedee8de7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3c892bf770b3b7c2b55bf1b6b9d9c35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_HSECLK</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:ga3c892bf770b3b7c2b55bf1b6b9d9c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc8b3374113007079d1aafaaf896825"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcc8b3374113007079d1aafaaf896825"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SWS_SYSCLKSEL_PLLCLK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:gadcc8b3374113007079d1aafaaf896825"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d265ba683e52e5b471b71b1669e82f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d265ba683e52e5b471b71b1669e82f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SYSCLKSEL_MSICLK</b>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6d265ba683e52e5b471b71b1669e82f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07284cd0c135bca6eb2c177f416e8d61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga07284cd0c135bca6eb2c177f416e8d61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SYSCLKSEL_HSICLK</b>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga07284cd0c135bca6eb2c177f416e8d61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d957694199b9ed8475d2470fa3ecff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3d957694199b9ed8475d2470fa3ecff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SYSCLKSEL_HSECLK</b>&#160;&#160;&#160;0x2</td></tr>
<tr class="separator:gad3d957694199b9ed8475d2470fa3ecff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81ce757b20164fa21501b15fd91c9691"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81ce757b20164fa21501b15fd91c9691"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CFGR_SW_SYSCLKSEL_PLLCLK</b>&#160;&#160;&#160;0x3</td></tr>
<tr class="separator:ga81ce757b20164fa21501b15fd91c9691"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46edb2b9568f002feba7b4312ed92c1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSC</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga46edb2b9568f002feba7b4312ed92c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbd6bfe7da86191d3c531151727dcb58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafbd6bfe7da86191d3c531151727dcb58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_MSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gafbd6bfe7da86191d3c531151727dcb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245af864b194f0c2b2389ea1ee49a396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga245af864b194f0c2b2389ea1ee49a396"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 20)</td></tr>
<tr class="separator:ga245af864b194f0c2b2389ea1ee49a396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9464e8188d717902990b467a9396d238"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9464e8188d717902990b467a9396d238"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 19)</td></tr>
<tr class="separator:ga9464e8188d717902990b467a9396d238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b58377908e5c31a684747d0a80ecb2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1b58377908e5c31a684747d0a80ecb2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gad1b58377908e5c31a684747d0a80ecb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga144b5147f3a8d0bfda04618e301986aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga144b5147f3a8d0bfda04618e301986aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga144b5147f3a8d0bfda04618e301986aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga982989563f1a95c89bf7f4a25d99f704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga982989563f1a95c89bf7f4a25d99f704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYC</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:ga982989563f1a95c89bf7f4a25d99f704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8324959b84162dd8e6c3adb479986a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8324959b84162dd8e6c3adb479986a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_MSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 13)</td></tr>
<tr class="separator:gab8324959b84162dd8e6c3adb479986a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b70927cab2ba9cf82d1620cf88b0f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga1b70927cab2ba9cf82d1620cf88b0f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5492f9b58600cf66616eb931b48b3c11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5492f9b58600cf66616eb931b48b3c11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga5492f9b58600cf66616eb931b48b3c11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac714351a6f9dab4741354fb017638580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac714351a6f9dab4741354fb017638580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:gac714351a6f9dab4741354fb017638580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a0ad2672c9ba1b26012cbc6d423dff8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga6a0ad2672c9ba1b26012cbc6d423dff8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga872ba937149a7372138df06f8188ab56"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga872ba937149a7372138df06f8188ab56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYIE</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:ga872ba937149a7372138df06f8188ab56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad66b719e4061294de35af58cc27aba7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad66b719e4061294de35af58cc27aba7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_CSSF</b>&#160;&#160;&#160;(1 &lt;&lt; 7)</td></tr>
<tr class="separator:gad66b719e4061294de35af58cc27aba7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3730ae0a55c59ca7581ae1e8e8319663"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_MSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 5) /* (**) */</td></tr>
<tr class="separator:ga3730ae0a55c59ca7581ae1e8e8319663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f007895a17e668f22f7b8b24ca90aec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_PLLRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga0f007895a17e668f22f7b8b24ca90aec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11ea196450aac9ac35e283a66afc3da6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11ea196450aac9ac35e283a66afc3da6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga11ea196450aac9ac35e283a66afc3da6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad38877547c4cbbb94659d5726f377163"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad38877547c4cbbb94659d5726f377163"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_HSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gad38877547c4cbbb94659d5726f377163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabfc100e7ae673dfcec7be79af0d91dfe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSERDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gabfc100e7ae673dfcec7be79af0d91dfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacb94ccfe6a212f020e732d1dd787a6fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CIR_LSIRDYF</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gacb94ccfe6a212f020e732d1dd787a6fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga97c9487ca04b0a1a992d0f2e00df739c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_DMA1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga97c9487ca04b0a1a992d0f2e00df739c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14792d6944967d58822d13c720f83ee8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14792d6944967d58822d13c720f83ee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_FLITFRST</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga14792d6944967d58822d13c720f83ee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e955ed3881dfd4a3a97b1bb13da0dde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_CRCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga6e955ed3881dfd4a3a97b1bb13da0dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4641a35381254234afb284547689e43c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4641a35381254234afb284547689e43c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOHRST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga4641a35381254234afb284547689e43c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf573d4f175347ee5083f8b790695f611"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf573d4f175347ee5083f8b790695f611"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOERST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gaf573d4f175347ee5083f8b790695f611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9054c3b77b70344f0edb27e3397fee77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9054c3b77b70344f0edb27e3397fee77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIODRST</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga9054c3b77b70344f0edb27e3397fee77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b837c7b81c1a4b8f986c23b7c5b5afa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga5b837c7b81c1a4b8f986c23b7c5b5afa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab07dc17b79c908bdbf9cf196947d0035"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab07dc17b79c908bdbf9cf196947d0035"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOBRST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab07dc17b79c908bdbf9cf196947d0035"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga327f966b6e8dc82dc0ac950539ce0407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBRSTR_GPIOARST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga327f966b6e8dc82dc0ac950539ce0407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7ae8e338b3b42ad037e9e5b6eeb2c41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_USART1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gae7ae8e338b3b42ad037e9e5b6eeb2c41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga345f05d3508a9fd5128208761feb29fb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga345f05d3508a9fd5128208761feb29fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SPI1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga345f05d3508a9fd5128208761feb29fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b818d0d9747621c936ad16c93a4956a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7b818d0d9747621c936ad16c93a4956a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_ADC1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga7b818d0d9747621c936ad16c93a4956a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9651c8201d42ba03bb1bf89d9d39e60c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM11RST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga9651c8201d42ba03bb1bf89d9d39e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac76155acdc99c8c6502ba3beba818f42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac76155acdc99c8c6502ba3beba818f42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM10RST</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gac76155acdc99c8c6502ba3beba818f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3aa588d4814a289d939e111492724af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab3aa588d4814a289d939e111492724af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_TIM9RST</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:gab3aa588d4814a289d939e111492724af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga813d42b8d48ae6379c053a44870af49d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga813d42b8d48ae6379c053a44870af49d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2RSTR_SYSCFGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga813d42b8d48ae6379c053a44870af49d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8895a90782d329bed4152b0bcf8266f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8895a90782d329bed4152b0bcf8266f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_COMPRST</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga8895a90782d329bed4152b0bcf8266f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7fb9c125237cfe5b6436ca795e7f3564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_DACRST</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga7fb9c125237cfe5b6436ca795e7f3564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274d8cb48f0e89831efabea66d64af2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274d8cb48f0e89831efabea66d64af2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_PWRRST</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga274d8cb48f0e89831efabea66d64af2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51baa4f973f66eb9781d690fa061f97f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51baa4f973f66eb9781d690fa061f97f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USBRST</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga51baa4f973f66eb9781d690fa061f97f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga412d59407e5dad43cf8ae1ea6f8bc5c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:ga412d59407e5dad43cf8ae1ea6f8bc5c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcd25346a7d7b0009090adfbca899b93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadcd25346a7d7b0009090adfbca899b93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_I2C1RST</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:gadcd25346a7d7b0009090adfbca899b93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga766478ebdcbb647eb3f32962543bd194"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga766478ebdcbb647eb3f32962543bd194"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:ga766478ebdcbb647eb3f32962543bd194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga195c39f08384ca1fa13b53a31d65d0a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_USART2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga195c39f08384ca1fa13b53a31d65d0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0a6289a35547cf0d5300706f9baa18ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_SPI2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga0a6289a35547cf0d5300706f9baa18ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0d2591ac0655a8798f4c16cef97e6f94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_WWDGRST</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga0d2591ac0655a8798f4c16cef97e6f94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5fc9c8195476406d32332999cc89ede"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5fc9c8195476406d32332999cc89ede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_LCDRST</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gac5fc9c8195476406d32332999cc89ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga40b1d355ee76ad9a044ad37f1629e760"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM7RST</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga40b1d355ee76ad9a044ad37f1629e760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d64bd82cf47a209afebc7d663e28383"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8d64bd82cf47a209afebc7d663e28383"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM6RST</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8d64bd82cf47a209afebc7d663e28383"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1d1233dd5266ba55d9951e3b1a334552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM5RST</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga1d1233dd5266ba55d9951e3b1a334552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a720364de988965b6d2f91ed6519570"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6a720364de988965b6d2f91ed6519570"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM4RST</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6a720364de988965b6d2f91ed6519570"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8680c562fd372b494a160594525d7ce9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8680c562fd372b494a160594525d7ce9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM3RST</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga8680c562fd372b494a160594525d7ce9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51ca4659706d0e00333d4abff049dc0d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga51ca4659706d0e00333d4abff049dc0d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1RSTR_TIM2RST</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga51ca4659706d0e00333d4abff049dc0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8053aa13396d01a92ab6668dc18024b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8053aa13396d01a92ab6668dc18024b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_DMA1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:ga8053aa13396d01a92ab6668dc18024b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed1d1c5701ec18542e7a22c429a1cee8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_SRAMLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 16)</td></tr>
<tr class="separator:gaed1d1c5701ec18542e7a22c429a1cee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga216c6dc7dadf00b88d1b0585b68e23f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_FLITFLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 15)</td></tr>
<tr class="separator:ga216c6dc7dadf00b88d1b0585b68e23f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga24b72821d1df0037ffad16d4e7aefc48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_CRCLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga24b72821d1df0037ffad16d4e7aefc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13b804e2e8ae7920a8db3a1828ff3b42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIOHLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:ga13b804e2e8ae7920a8db3a1828ff3b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ac3d2e5547dc444ed2f7c9341a2f169"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIOELPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga8ac3d2e5547dc444ed2f7c9341a2f169"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25cad84f367cbe2ecdbea5a5b3f0d605"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIODLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:ga25cad84f367cbe2ecdbea5a5b3f0d605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31961dd470a5be30373cd496ae6da055"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31961dd470a5be30373cd496ae6da055"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIOCLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga31961dd470a5be30373cd496ae6da055"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1943c1a7faf87f869a4a381bb17fb0ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIOBLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga1943c1a7faf87f869a4a381bb17fb0ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8fdb2dae547fe9b89381c894ae21e08a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_AHBLPENR_GPIOALPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga8fdb2dae547fe9b89381c894ae21e08a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab8b429bc8d52abd1ba3818a82542bb98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_USART1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:gab8b429bc8d52abd1ba3818a82542bb98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2c6729058e54f4b8f8ae01d5b3586aaa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SPI1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:ga2c6729058e54f4b8f8ae01d5b3586aaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126a8791f77cecc599e32d2c882a4dab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga126a8791f77cecc599e32d2c882a4dab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_ADC1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:ga126a8791f77cecc599e32d2c882a4dab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad43fcaa4f4d6fb2b590a6ffee31f8c94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM11LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:gad43fcaa4f4d6fb2b590a6ffee31f8c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7999e2ebeb1300d0cf6a59ad92c41b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM10LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 3)</td></tr>
<tr class="separator:gae7999e2ebeb1300d0cf6a59ad92c41b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga91b882f3dc2b939a53ed3f4caa537de1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_TIM9LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga91b882f3dc2b939a53ed3f4caa537de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaaa82cfc33f0cf71220398bbe1c4b412e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB2LPENR_SYSCFGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:gaaa82cfc33f0cf71220398bbe1c4b412e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6751f8c4511c642d6086b356f325a63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6751f8c4511c642d6086b356f325a63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_COMPLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:gae6751f8c4511c642d6086b356f325a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf36a11e89644548702385d548f3f9ec4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf36a11e89644548702385d548f3f9ec4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_DACLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:gaf36a11e89644548702385d548f3f9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga274fa282ad1ff40b747644bf9360feb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga274fa282ad1ff40b747644bf9360feb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_PWRLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga274fa282ad1ff40b747644bf9360feb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9c068ba6f9554c5b98ddc7c87b658e1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USBLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga9c068ba6f9554c5b98ddc7c87b658e1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6a53d37df11a56412ae06f73626f637"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6a53d37df11a56412ae06f73626f637"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf6a53d37df11a56412ae06f73626f637"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga33286469d0a9b9fedbc2b60aa6cd7da7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_I2C1LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 21)</td></tr>
<tr class="separator:ga33286469d0a9b9fedbc2b60aa6cd7da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae11baa29f4e6d122dabdd54c6b4be052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 18)</td></tr>
<tr class="separator:gae11baa29f4e6d122dabdd54c6b4be052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6055c39af369463e14d6ff2017043671"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6055c39af369463e14d6ff2017043671"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_USART2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 17)</td></tr>
<tr class="separator:ga6055c39af369463e14d6ff2017043671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga41dcbf845448cbb1b75c0ad7e83b77cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_SPI2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 14)</td></tr>
<tr class="separator:ga41dcbf845448cbb1b75c0ad7e83b77cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13f3db4ac67bf32c994364cc43f4fe8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_WWDGLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:ga13f3db4ac67bf32c994364cc43f4fe8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf15ead8015b411490cdf8fb7a2355716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf15ead8015b411490cdf8fb7a2355716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_LCDLPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaf15ead8015b411490cdf8fb7a2355716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7867dc2695855fa9084a13d06a4299f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab7867dc2695855fa9084a13d06a4299f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM7LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 5)</td></tr>
<tr class="separator:gab7867dc2695855fa9084a13d06a4299f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga439a5998fd60c3375411c7db2129ac89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga439a5998fd60c3375411c7db2129ac89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM6LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 4)</td></tr>
<tr class="separator:ga439a5998fd60c3375411c7db2129ac89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6f04aff278b72fbf6acbe0ad947b06ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM4LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 2)</td></tr>
<tr class="separator:ga6f04aff278b72fbf6acbe0ad947b06ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9391d99885a0a6fbaf3447117ac0f7aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM3LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:ga9391d99885a0a6fbaf3447117ac0f7aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1f561f8bfc556b52335ec2a32ba81c44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_APB1LPENR_TIM2LPEN</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga1f561f8bfc556b52335ec2a32ba81c44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga675455250b91f125d52f5d347c2c0fbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga675455250b91f125d52f5d347c2c0fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LPWRRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 31)</td></tr>
<tr class="separator:ga675455250b91f125d52f5d347c2c0fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacabd7bbde7e78c9c8f5fd46e34771826"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_WWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 30)</td></tr>
<tr class="separator:gacabd7bbde7e78c9c8f5fd46e34771826"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22a7079ba87dd7acd5ed7fe7b704e85f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_IWDGRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 29)</td></tr>
<tr class="separator:ga22a7079ba87dd7acd5ed7fe7b704e85f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16e89534934436ee8958440882b71e6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16e89534934436ee8958440882b71e6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_SFTRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 28)</td></tr>
<tr class="separator:ga16e89534934436ee8958440882b71e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga837e2d7e2395ac45ebe2aea95ecde9bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PORRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 27)</td></tr>
<tr class="separator:ga837e2d7e2395ac45ebe2aea95ecde9bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4e26d2902d11e638cd0b702332f53ab1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_PINRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 26)</td></tr>
<tr class="separator:ga4e26d2902d11e638cd0b702332f53ab1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14163f80ac0b005217eb318d0639afef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga14163f80ac0b005217eb318d0639afef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_OBLRSTF</b>&#160;&#160;&#160;(1 &lt;&lt; 25)</td></tr>
<tr class="separator:ga14163f80ac0b005217eb318d0639afef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc26c5996b14005a70afbeaa29aae716"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafc26c5996b14005a70afbeaa29aae716"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RMVF</b>&#160;&#160;&#160;(1 &lt;&lt; 24)</td></tr>
<tr class="separator:gafc26c5996b14005a70afbeaa29aae716"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98f3b508ec0e52edc9c9fd22e292a3a5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCRST</b>&#160;&#160;&#160;(1 &lt;&lt; 23)</td></tr>
<tr class="separator:ga98f3b508ec0e52edc9c9fd22e292a3a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06cc284da6687ccce83abb3696613f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf06cc284da6687ccce83abb3696613f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCEN</b>&#160;&#160;&#160;(1 &lt;&lt; 22)</td></tr>
<tr class="separator:gaf06cc284da6687ccce83abb3696613f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e488bec4db049f3fc2ced33993c6bba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e488bec4db049f3fc2ced33993c6bba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_SHIFT</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ga3e488bec4db049f3fc2ced33993c6bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9746c12b22918bc574e0efdc9162d2fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9746c12b22918bc574e0efdc9162d2fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_MASK</b>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga9746c12b22918bc574e0efdc9162d2fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa66752de9f51592ed716fc64450a8ab6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa66752de9f51592ed716fc64450a8ab6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_NONE</b>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:gaa66752de9f51592ed716fc64450a8ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabaaeebc88a8a5ca1176e32f676a3cc2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_LSE</b>&#160;&#160;&#160;(0x1)</td></tr>
<tr class="separator:gabaaeebc88a8a5ca1176e32f676a3cc2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5a5da77ab05027820e8c16ad4d7c3f41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_LSI</b>&#160;&#160;&#160;(0x2)</td></tr>
<tr class="separator:ga5a5da77ab05027820e8c16ad4d7c3f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f8f18a006b8378abf367d2363cd1bc8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9f8f18a006b8378abf367d2363cd1bc8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_RTCSEL_HSI</b>&#160;&#160;&#160;(0x3)</td></tr>
<tr class="separator:ga9f8f18a006b8378abf367d2363cd1bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb783f6cf3e637a310edf19c63eef951"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb783f6cf3e637a310edf19c63eef951"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSECSSD</b>&#160;&#160;&#160;(1 &lt;&lt; 12)</td></tr>
<tr class="separator:gabb783f6cf3e637a310edf19c63eef951"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae04acc4f20a344f54ef5611a066f6f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSECSSON</b>&#160;&#160;&#160;(1 &lt;&lt; 11)</td></tr>
<tr class="separator:gaae04acc4f20a344f54ef5611a066f6f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f5198ce9785eab7b8a483b092ff067b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSEBYP</b>&#160;&#160;&#160;(1 &lt;&lt; 10)</td></tr>
<tr class="separator:ga2f5198ce9785eab7b8a483b092ff067b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6f70de38e3cd825b7126ef317b955c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaef6f70de38e3cd825b7126ef317b955c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSERDY</b>&#160;&#160;&#160;(1 &lt;&lt; 9)</td></tr>
<tr class="separator:gaef6f70de38e3cd825b7126ef317b955c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5e71f3e06f010bbf7592571e541869a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac5e71f3e06f010bbf7592571e541869a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSEON</b>&#160;&#160;&#160;(1 &lt;&lt; 8)</td></tr>
<tr class="separator:gac5e71f3e06f010bbf7592571e541869a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab569110e757aee573ebf9ad80812e8bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab569110e757aee573ebf9ad80812e8bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSIRDY</b>&#160;&#160;&#160;(1 &lt;&lt; 1)</td></tr>
<tr class="separator:gab569110e757aee573ebf9ad80812e8bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga803cbf97bda1ebaf9afee2a3c9f0851b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RCC_CSR_LSION</b>&#160;&#160;&#160;(1 &lt;&lt; 0)</td></tr>
<tr class="separator:ga803cbf97bda1ebaf9afee2a3c9f0851b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga859a9ba8fcc7c60a0f7dfd5865001f08"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>_REG_BIT</b>(base,  bit)&#160;&#160;&#160;(((base) &lt;&lt; 5) + (bit))</td></tr>
<tr class="separator:ga859a9ba8fcc7c60a0f7dfd5865001f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
枚举</h2></td></tr>
<tr class="memitem:ga1b534c93284a244cc1a84f41a459173a"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a> { <br />
&#160;&#160;<b>OSCSRC_MOSC</b> = SYSCTL_RCC2_OSCSRC2_MOSC, 
<b>OSCSRC_PIOSC</b> = SYSCTL_RCC2_OSCSRC2_PIOSC, 
<b>OSCSRC_PIOSC_D4</b> = SYSCTL_RCC2_OSCSRC2_PIOSC_D4, 
<b>OSCSRC_30K_INT</b> = SYSCTL_RCC2_OSCSRC2_30K, 
<br />
&#160;&#160;<b>OSCSRC_32K_EXT</b> = SYSCTL_RCC2_OSCSRC2_32K768
<br />
 }<tr class="memdesc:ga1b534c93284a244cc1a84f41a459173a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Oscillator source values.  <a href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga1b534c93284a244cc1a84f41a459173a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9634afd06a58256ecd18d15d3fed8e5c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga9634afd06a58256ecd18d15d3fed8e5c">pwm_clkdiv</a> { <br />
&#160;&#160;<b>PWMDIV_2</b> = SYSCTL_RCC_PWMDIV_2, 
<b>PWMDIV_4</b> = SYSCTL_RCC_PWMDIV_4, 
<b>PWMDIV_8</b> = SYSCTL_RCC_PWMDIV_8, 
<b>PWMDIV_16</b> = SYSCTL_RCC_PWMDIV_16, 
<br />
&#160;&#160;<b>PWMDIV_32</b> = SYSCTL_RCC_PWMDIV_32, 
<b>PWMDIV_64</b> = SYSCTL_RCC_PWMDIV_64
<br />
 }<tr class="memdesc:ga9634afd06a58256ecd18d15d3fed8e5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM clock divisor values.  <a href="group__rcc__defines.html#ga9634afd06a58256ecd18d15d3fed8e5c">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga9634afd06a58256ecd18d15d3fed8e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f09204cad649f070887682ed6549ea9"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> { <br />
&#160;&#160;<b>XTAL_4M</b> = SYSCTL_RCC_XTAL_4M, 
<b>XTAL_4M_096</b> = SYSCTL_RCC_XTAL_4M_096, 
<b>XTAL_4M_9152</b> = SYSCTL_RCC_XTAL_4M_9152, 
<b>XTAL_5M</b> = SYSCTL_RCC_XTAL_5M, 
<br />
&#160;&#160;<b>XTAL_5M_12</b> = SYSCTL_RCC_XTAL_5M_12, 
<b>XTAL_6M</b> = SYSCTL_RCC_XTAL_6M, 
<b>XTAL_6M_144</b> = SYSCTL_RCC_XTAL_6M_144, 
<b>XTAL_7M_3728</b> = SYSCTL_RCC_XTAL_7M_3728, 
<br />
&#160;&#160;<b>XTAL_8M</b> = SYSCTL_RCC_XTAL_8M, 
<b>XTAL_8M_192</b> = SYSCTL_RCC_XTAL_8M_192, 
<b>XTAL_10M</b> = SYSCTL_RCC_XTAL_10M, 
<b>XTAL_12M</b> = SYSCTL_RCC_XTAL_12M, 
<br />
&#160;&#160;<b>XTAL_12M_288</b> = SYSCTL_RCC_XTAL_12M_288, 
<b>XTAL_13M_56</b> = SYSCTL_RCC_XTAL_13M_56, 
<b>XTAL_14M_31818</b> = SYSCTL_RCC_XTAL_14M_31818, 
<b>XTAL_16M</b> = SYSCTL_RCC_XTAL_16M, 
<br />
&#160;&#160;<b>XTAL_16M_384</b> = SYSCTL_RCC_XTAL_16M_384, 
<b>XTAL_18M</b> = SYSCTL_RCC_XTAL_18M, 
<b>XTAL_20M</b> = SYSCTL_RCC_XTAL_20M, 
<b>XTAL_24M</b> = SYSCTL_RCC_XTAL_24M, 
<br />
&#160;&#160;<b>XTAL_25M</b> = SYSCTL_RCC_XTAL_25M
<br />
 }<tr class="memdesc:ga8f09204cad649f070887682ed6549ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Predefined crystal values.  <a href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">更多...</a><br /></td></tr>
</td></tr>
<tr class="separator:ga8f09204cad649f070887682ed6549ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68c2b48bd51903ccf423c86458194354"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc</b> { <br />
&#160;&#160;<b>HSI14</b>, 
<b>HSI</b>, 
<b>HSE</b>, 
<b>PLL</b>, 
<br />
&#160;&#160;<b>LSI</b>, 
<b>LSE</b>, 
<b>HSI48</b>, 
<b>PLL</b>, 
<br />
&#160;&#160;<b>PLL2</b>, 
<b>PLL3</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<br />
&#160;&#160;<b>LSE</b>, 
<b>LSI</b>, 
<b>PLL</b>, 
<b>HSE</b>, 
<br />
&#160;&#160;<b>HSI</b>, 
<b>LSE</b>, 
<b>LSI</b>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c7db24941f636ee238833c481ada48"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_clken</b> { <br />
&#160;&#160;<b>RCC_DMA</b> = _REG_BIT(0x14, 0), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_SYSCFG_COMP</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<br />
&#160;&#160;<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_USART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<br />
&#160;&#160;<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CRS</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_RTC</b> = _REG_BIT(0x20, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x14, 8), 
<b>RCC_SDIO</b> = _REG_BIT(0x14, 10), 
<b>RCC_OTGFS</b> = _REG_BIT(0x14, 12), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x14, 15), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x14, 16), 
<b>RCC_AFIO</b> = _REG_BIT(0x18, 0), 
<b>RCC_GPIOA</b> = _REG_BIT(0x18, 2), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x18, 3), 
<b>RCC_GPIOC</b> = _REG_BIT(0x18, 4), 
<b>RCC_GPIOD</b> = _REG_BIT(0x18, 5), 
<b>RCC_GPIOE</b> = _REG_BIT(0x18, 6), 
<br />
&#160;&#160;<b>RCC_GPIOF</b> = _REG_BIT(0x18, 7), 
<b>RCC_GPIOG</b> = _REG_BIT(0x18, 8), 
<b>RCC_ADC1</b> = _REG_BIT(0x18, 9), 
<b>RCC_ADC2</b> = _REG_BIT(0x18, 10), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_ADC3</b> = _REG_BIT(0x18, 15), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RCC_TIM9</b> = _REG_BIT(0x18, 19), 
<b>RCC_TIM10</b> = _REG_BIT(0x18, 20), 
<b>RCC_TIM11</b> = _REG_BIT(0x18, 21), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CAN1</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_CAN2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_BKP</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<br />
&#160;&#160;<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<br />
&#160;&#160;<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<br />
&#160;&#160;<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<br />
&#160;&#160;<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<br />
&#160;&#160;<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<br />
&#160;&#160;<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<br />
&#160;&#160;<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<br />
&#160;&#160;<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<br />
&#160;&#160;<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<br />
&#160;&#160;<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<br />
&#160;&#160;<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<br />
&#160;&#160;<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<br />
&#160;&#160;<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<br />
&#160;&#160;<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<br />
&#160;&#160;<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<br />
&#160;&#160;<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<br />
&#160;&#160;<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<br />
&#160;&#160;<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<br />
&#160;&#160;<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<br />
&#160;&#160;<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<br />
&#160;&#160;<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<br />
&#160;&#160;<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<br />
&#160;&#160;<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<br />
&#160;&#160;<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<br />
&#160;&#160;<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<br />
&#160;&#160;<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_ADC12</b> = _REG_BIT(0x14, 28), 
<br />
&#160;&#160;<b>RCC_ADC34</b> = _REG_BIT(0x14, 29), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x18, 0), 
<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<br />
&#160;&#160;<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_TIM19</b> = _REG_BIT(0x18, 19), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_SDADC1</b> = _REG_BIT(0x18, 24), 
<b>RCC_SDADC2</b> = _REG_BIT(0x18, 25), 
<b>RCC_SDADC3</b> = _REG_BIT(0x18, 26), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_TIM18</b> = _REG_BIT(0x1C, 9), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<br />
&#160;&#160;<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<br />
&#160;&#160;<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_DAC2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_DAC1</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_CCMDATARAM</b> = _REG_BIT(0x30, 20), 
<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<br />
&#160;&#160;<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<br />
&#160;&#160;<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<br />
&#160;&#160;<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_UART7</b> = _REG_BIT(0x40, 30), 
<b>RCC_UART8</b> = _REG_BIT(0x40, 31), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<br />
&#160;&#160;<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SPI4</b> = _REG_BIT(0x44, 13), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_SPI5</b> = _REG_BIT(0x44, 20), 
<b>RCC_SPI6</b> = _REG_BIT(0x44, 21), 
<br />
&#160;&#160;<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<br />
&#160;&#160;<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<br />
&#160;&#160;<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_SRAM3</b> = _REG_BIT(0x50, 19), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<br />
&#160;&#160;<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<br />
&#160;&#160;<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<br />
&#160;&#160;<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<br />
&#160;&#160;<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<br />
&#160;&#160;<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<br />
&#160;&#160;<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<br />
&#160;&#160;<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_UART7</b> = _REG_BIT(0x60, 30), 
<b>SCC_UART8</b> = _REG_BIT(0x60, 31), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<br />
&#160;&#160;<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<br />
&#160;&#160;<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<br />
&#160;&#160;<b>SCC_SPI4</b> = _REG_BIT(0x64, 13), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<br />
&#160;&#160;<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>SCC_SPI5</b> = _REG_BIT(0x64, 20), 
<b>SCC_SPI6</b> = _REG_BIT(0x64, 21), 
<b>RCC_GPIOA</b> = _REG_BIT(0x1c, 0), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x1c, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x1c, 2), 
<b>RCC_GPIOD</b> = _REG_BIT(0x1c, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x1c, 4), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x1c, 5), 
<b>RCC_GPIOF</b> = _REG_BIT(0x1c, 6), 
<b>RCC_GPIOG</b> = _REG_BIT(0x1c, 7), 
<b>RCC_CRC</b> = _REG_BIT(0x1c, 12), 
<br />
&#160;&#160;<b>RCC_FLITF</b> = _REG_BIT(0x1c, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x1c, 24), 
<b>RCC_DMA2</b> = _REG_BIT(0x1c, 25), 
<b>RCC_AES</b> = _REG_BIT(0x1c, 27), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x1c, 30), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x20, 0), 
<b>RCC_TIM9</b> = _REG_BIT(0x20, 2), 
<b>RCC_TIM10</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RCC_TIM11</b> = _REG_BIT(0x20, 4), 
<b>RCC_ADC1</b> = _REG_BIT(0x20, 9), 
<b>RCC_SDIO</b> = _REG_BIT(0x20, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x20, 12), 
<br />
&#160;&#160;<b>RCC_USART1</b> = _REG_BIT(0x20, 14), 
<b>RCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x24, 2), 
<br />
&#160;&#160;<b>RCC_TIM5</b> = _REG_BIT(0x24, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>RCC_LCD</b> = _REG_BIT(0x24, 9), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x24, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x24, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x24, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x24, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x24, 22), 
<b>RCC_USB</b> = _REG_BIT(0x24, 23), 
<b>RCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x24, 29), 
<br />
&#160;&#160;<b>RCC_COMP</b> = _REG_BIT(0x24, 31), 
<b>SCC_GPIOA</b> = _REG_BIT(0x28, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x28, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x28, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x28, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x28, 4), 
<b>SCC_GPIOH</b> = _REG_BIT(0x28, 5), 
<b>SCC_GPIOF</b> = _REG_BIT(0x28, 6), 
<br />
&#160;&#160;<b>SCC_GPIOG</b> = _REG_BIT(0x28, 7), 
<b>SCC_CRC</b> = _REG_BIT(0x28, 12), 
<b>SCC_FLITF</b> = _REG_BIT(0x28, 15), 
<b>SCC_SRAM</b> = _REG_BIT(0x28, 16), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x28, 24), 
<b>SCC_DMA2</b> = _REG_BIT(0x28, 25), 
<b>SCC_AES</b> = _REG_BIT(0x28, 27), 
<b>SCC_FSMC</b> = _REG_BIT(0x28, 30), 
<br />
&#160;&#160;<b>SCC_SYSCFG</b> = _REG_BIT(0x2c, 0), 
<b>SCC_TIM9</b> = _REG_BIT(0x2c, 2), 
<b>SCC_TIM10</b> = _REG_BIT(0x2c, 3), 
<b>SCC_TIM11</b> = _REG_BIT(0x2c, 4), 
<br />
&#160;&#160;<b>SCC_ADC1</b> = _REG_BIT(0x2c, 9), 
<b>SCC_SDIO</b> = _REG_BIT(0x2c, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x2c, 12), 
<b>SCC_USART1</b> = _REG_BIT(0x2c, 14), 
<br />
&#160;&#160;<b>SCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x24, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x24, 3), 
<br />
&#160;&#160;<b>SCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>SCC_LCD</b> = _REG_BIT(0x24, 9), 
<b>SCC_WWDG</b> = _REG_BIT(0x24, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x24, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x24, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x24, 22), 
<br />
&#160;&#160;<b>SCC_USB</b> = _REG_BIT(0x24, 23), 
<b>SCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x24, 29), 
<b>SCC_COMP</b> = _REG_BIT(0x24, 31)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_rst</b> { <br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<br />
&#160;&#160;<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<br />
&#160;&#160;<b>RST_DBGMCU</b> = _REG_BIT(0x0C, 22), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_USART4</b> = _REG_BIT(0x10, 19), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<b>RST_CRS</b> = _REG_BIT(0x10, 27), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_BACKUPDOMAIN</b> = _REG_BIT(0x20, 16), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<b>RST_OTGFS</b> = _REG_BIT(0x28, 12), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x28, 14), 
<b>RST_AFIO</b> = _REG_BIT(0x0c, 0), 
<b>RST_GPIOA</b> = _REG_BIT(0x0c, 2), 
<b>RST_GPIOB</b> = _REG_BIT(0x0c, 3), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x0c, 4), 
<b>RST_GPIOD</b> = _REG_BIT(0x0c, 5), 
<b>RST_GPIOE</b> = _REG_BIT(0x0c, 6), 
<b>RST_GPIOF</b> = _REG_BIT(0x0c, 7), 
<br />
&#160;&#160;<b>RST_GPIOG</b> = _REG_BIT(0x0c, 8), 
<b>RST_ADC1</b> = _REG_BIT(0x0c, 9), 
<b>RST_ADC2</b> = _REG_BIT(0x0c, 10), 
<b>RST_TIM1</b> = _REG_BIT(0x0c, 11), 
<br />
&#160;&#160;<b>RST_SPI1</b> = _REG_BIT(0x0c, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0c, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0c, 14), 
<b>RST_ADC3</b> = _REG_BIT(0x0c, 15), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0c, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0c, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0c, 18), 
<b>RST_TIM9</b> = _REG_BIT(0x0c, 19), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x0c, 20), 
<b>RST_TIM11</b> = _REG_BIT(0x0c, 21), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN1</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN2</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_BKP</b> = _REG_BIT(0x10, 27), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<br />
&#160;&#160;<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<br />
&#160;&#160;<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<br />
&#160;&#160;<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<br />
&#160;&#160;<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<br />
&#160;&#160;<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0C, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<b>RST_TIM19</b> = _REG_BIT(0x0C, 19), 
<br />
&#160;&#160;<b>RST_SDADC1</b> = _REG_BIT(0x0C, 24), 
<b>RST_SDADC2</b> = _REG_BIT(0x0C, 25), 
<b>RST_SDADC3</b> = _REG_BIT(0x0C, 26), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_TIM18</b> = _REG_BIT(0x10, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_DAC2</b> = _REG_BIT(0x10, 26), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_DAC1</b> = _REG_BIT(0x10, 29), 
<br />
&#160;&#160;<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<br />
&#160;&#160;<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<br />
&#160;&#160;<b>RST_ADC12</b> = _REG_BIT(0x28, 28), 
<b>RST_ADC34</b> = _REG_BIT(0x28, 29), 
<b>RST_BD</b> = _REG_BIT(0x20, 16), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<br />
&#160;&#160;<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<br />
&#160;&#160;<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<br />
&#160;&#160;<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_UART7</b> = _REG_BIT(0x20, 30), 
<b>RST_UART8</b> = _REG_BIT(0x20, 31), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<br />
&#160;&#160;<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SPI4</b> = _REG_BIT(0x24, 13), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>RST_SPI5</b> = _REG_BIT(0x24, 20), 
<b>RST_SPI6</b> = _REG_BIT(0x24, 21), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 7), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_FLITF</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_DMA1</b> = _REG_BIT(0x10, 24), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 25), 
<b>RST_AES</b> = _REG_BIT(0x10, 27), 
<b>RST_FSMC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x14, 0), 
<b>RST_TIM9</b> = _REG_BIT(0x14, 2), 
<b>RST_TIM10</b> = _REG_BIT(0x14, 3), 
<b>RST_TIM11</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_ADC1</b> = _REG_BIT(0x14, 9), 
<b>RST_SDIO</b> = _REG_BIT(0x14, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x14, 12), 
<b>RST_USART1</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x18, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x18, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x18, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x18, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x18, 5), 
<b>RST_LCD</b> = _REG_BIT(0x18, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x18, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x18, 15), 
<b>RST_USART2</b> = _REG_BIT(0x18, 17), 
<b>RST_USART3</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x18, 19), 
<b>RST_UART5</b> = _REG_BIT(0x18, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x18, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x18, 23), 
<b>RST_PWR</b> = _REG_BIT(0x18, 28), 
<b>RST_DAC</b> = _REG_BIT(0x18, 29), 
<b>RST_COMP</b> = _REG_BIT(0x18, 31)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c2b48bd51903ccf423c86458194354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga68c2b48bd51903ccf423c86458194354"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc</b> { <br />
&#160;&#160;<b>HSI14</b>, 
<b>HSI</b>, 
<b>HSE</b>, 
<b>PLL</b>, 
<br />
&#160;&#160;<b>LSI</b>, 
<b>LSE</b>, 
<b>HSI48</b>, 
<b>PLL</b>, 
<br />
&#160;&#160;<b>PLL2</b>, 
<b>PLL3</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<br />
&#160;&#160;<b>LSE</b>, 
<b>LSI</b>, 
<b>PLL</b>, 
<b>HSE</b>, 
<br />
&#160;&#160;<b>HSI</b>, 
<b>LSE</b>, 
<b>LSI</b>
<br />
 }</td></tr>
<tr class="separator:ga68c2b48bd51903ccf423c86458194354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c7db24941f636ee238833c481ada48"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_clken</b> { <br />
&#160;&#160;<b>RCC_DMA</b> = _REG_BIT(0x14, 0), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_SYSCFG_COMP</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<br />
&#160;&#160;<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_USART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<br />
&#160;&#160;<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CRS</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_RTC</b> = _REG_BIT(0x20, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x14, 8), 
<b>RCC_SDIO</b> = _REG_BIT(0x14, 10), 
<b>RCC_OTGFS</b> = _REG_BIT(0x14, 12), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x14, 15), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x14, 16), 
<b>RCC_AFIO</b> = _REG_BIT(0x18, 0), 
<b>RCC_GPIOA</b> = _REG_BIT(0x18, 2), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x18, 3), 
<b>RCC_GPIOC</b> = _REG_BIT(0x18, 4), 
<b>RCC_GPIOD</b> = _REG_BIT(0x18, 5), 
<b>RCC_GPIOE</b> = _REG_BIT(0x18, 6), 
<br />
&#160;&#160;<b>RCC_GPIOF</b> = _REG_BIT(0x18, 7), 
<b>RCC_GPIOG</b> = _REG_BIT(0x18, 8), 
<b>RCC_ADC1</b> = _REG_BIT(0x18, 9), 
<b>RCC_ADC2</b> = _REG_BIT(0x18, 10), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_ADC3</b> = _REG_BIT(0x18, 15), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RCC_TIM9</b> = _REG_BIT(0x18, 19), 
<b>RCC_TIM10</b> = _REG_BIT(0x18, 20), 
<b>RCC_TIM11</b> = _REG_BIT(0x18, 21), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CAN1</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_CAN2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_BKP</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<br />
&#160;&#160;<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<br />
&#160;&#160;<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<br />
&#160;&#160;<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<br />
&#160;&#160;<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<br />
&#160;&#160;<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<br />
&#160;&#160;<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<br />
&#160;&#160;<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<br />
&#160;&#160;<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<br />
&#160;&#160;<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<br />
&#160;&#160;<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<br />
&#160;&#160;<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<br />
&#160;&#160;<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<br />
&#160;&#160;<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<br />
&#160;&#160;<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<br />
&#160;&#160;<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<br />
&#160;&#160;<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<br />
&#160;&#160;<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<br />
&#160;&#160;<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<br />
&#160;&#160;<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<br />
&#160;&#160;<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<br />
&#160;&#160;<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<br />
&#160;&#160;<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<br />
&#160;&#160;<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<br />
&#160;&#160;<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<br />
&#160;&#160;<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<br />
&#160;&#160;<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_ADC12</b> = _REG_BIT(0x14, 28), 
<br />
&#160;&#160;<b>RCC_ADC34</b> = _REG_BIT(0x14, 29), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x18, 0), 
<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<br />
&#160;&#160;<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_TIM19</b> = _REG_BIT(0x18, 19), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_SDADC1</b> = _REG_BIT(0x18, 24), 
<b>RCC_SDADC2</b> = _REG_BIT(0x18, 25), 
<b>RCC_SDADC3</b> = _REG_BIT(0x18, 26), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_TIM18</b> = _REG_BIT(0x1C, 9), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<br />
&#160;&#160;<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<br />
&#160;&#160;<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_DAC2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_DAC1</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_CCMDATARAM</b> = _REG_BIT(0x30, 20), 
<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<br />
&#160;&#160;<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<br />
&#160;&#160;<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<br />
&#160;&#160;<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_UART7</b> = _REG_BIT(0x40, 30), 
<b>RCC_UART8</b> = _REG_BIT(0x40, 31), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<br />
&#160;&#160;<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SPI4</b> = _REG_BIT(0x44, 13), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_SPI5</b> = _REG_BIT(0x44, 20), 
<b>RCC_SPI6</b> = _REG_BIT(0x44, 21), 
<br />
&#160;&#160;<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<br />
&#160;&#160;<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<br />
&#160;&#160;<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_SRAM3</b> = _REG_BIT(0x50, 19), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<br />
&#160;&#160;<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<br />
&#160;&#160;<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<br />
&#160;&#160;<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<br />
&#160;&#160;<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<br />
&#160;&#160;<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<br />
&#160;&#160;<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<br />
&#160;&#160;<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_UART7</b> = _REG_BIT(0x60, 30), 
<b>SCC_UART8</b> = _REG_BIT(0x60, 31), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<br />
&#160;&#160;<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<br />
&#160;&#160;<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<br />
&#160;&#160;<b>SCC_SPI4</b> = _REG_BIT(0x64, 13), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<br />
&#160;&#160;<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>SCC_SPI5</b> = _REG_BIT(0x64, 20), 
<b>SCC_SPI6</b> = _REG_BIT(0x64, 21), 
<b>RCC_GPIOA</b> = _REG_BIT(0x1c, 0), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x1c, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x1c, 2), 
<b>RCC_GPIOD</b> = _REG_BIT(0x1c, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x1c, 4), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x1c, 5), 
<b>RCC_GPIOF</b> = _REG_BIT(0x1c, 6), 
<b>RCC_GPIOG</b> = _REG_BIT(0x1c, 7), 
<b>RCC_CRC</b> = _REG_BIT(0x1c, 12), 
<br />
&#160;&#160;<b>RCC_FLITF</b> = _REG_BIT(0x1c, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x1c, 24), 
<b>RCC_DMA2</b> = _REG_BIT(0x1c, 25), 
<b>RCC_AES</b> = _REG_BIT(0x1c, 27), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x1c, 30), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x20, 0), 
<b>RCC_TIM9</b> = _REG_BIT(0x20, 2), 
<b>RCC_TIM10</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RCC_TIM11</b> = _REG_BIT(0x20, 4), 
<b>RCC_ADC1</b> = _REG_BIT(0x20, 9), 
<b>RCC_SDIO</b> = _REG_BIT(0x20, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x20, 12), 
<br />
&#160;&#160;<b>RCC_USART1</b> = _REG_BIT(0x20, 14), 
<b>RCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x24, 2), 
<br />
&#160;&#160;<b>RCC_TIM5</b> = _REG_BIT(0x24, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>RCC_LCD</b> = _REG_BIT(0x24, 9), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x24, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x24, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x24, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x24, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x24, 22), 
<b>RCC_USB</b> = _REG_BIT(0x24, 23), 
<b>RCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x24, 29), 
<br />
&#160;&#160;<b>RCC_COMP</b> = _REG_BIT(0x24, 31), 
<b>SCC_GPIOA</b> = _REG_BIT(0x28, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x28, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x28, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x28, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x28, 4), 
<b>SCC_GPIOH</b> = _REG_BIT(0x28, 5), 
<b>SCC_GPIOF</b> = _REG_BIT(0x28, 6), 
<br />
&#160;&#160;<b>SCC_GPIOG</b> = _REG_BIT(0x28, 7), 
<b>SCC_CRC</b> = _REG_BIT(0x28, 12), 
<b>SCC_FLITF</b> = _REG_BIT(0x28, 15), 
<b>SCC_SRAM</b> = _REG_BIT(0x28, 16), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x28, 24), 
<b>SCC_DMA2</b> = _REG_BIT(0x28, 25), 
<b>SCC_AES</b> = _REG_BIT(0x28, 27), 
<b>SCC_FSMC</b> = _REG_BIT(0x28, 30), 
<br />
&#160;&#160;<b>SCC_SYSCFG</b> = _REG_BIT(0x2c, 0), 
<b>SCC_TIM9</b> = _REG_BIT(0x2c, 2), 
<b>SCC_TIM10</b> = _REG_BIT(0x2c, 3), 
<b>SCC_TIM11</b> = _REG_BIT(0x2c, 4), 
<br />
&#160;&#160;<b>SCC_ADC1</b> = _REG_BIT(0x2c, 9), 
<b>SCC_SDIO</b> = _REG_BIT(0x2c, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x2c, 12), 
<b>SCC_USART1</b> = _REG_BIT(0x2c, 14), 
<br />
&#160;&#160;<b>SCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x24, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x24, 3), 
<br />
&#160;&#160;<b>SCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>SCC_LCD</b> = _REG_BIT(0x24, 9), 
<b>SCC_WWDG</b> = _REG_BIT(0x24, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x24, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x24, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x24, 22), 
<br />
&#160;&#160;<b>SCC_USB</b> = _REG_BIT(0x24, 23), 
<b>SCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x24, 29), 
<b>SCC_COMP</b> = _REG_BIT(0x24, 31)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_rst</b> { <br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<br />
&#160;&#160;<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<br />
&#160;&#160;<b>RST_DBGMCU</b> = _REG_BIT(0x0C, 22), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_USART4</b> = _REG_BIT(0x10, 19), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<b>RST_CRS</b> = _REG_BIT(0x10, 27), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_BACKUPDOMAIN</b> = _REG_BIT(0x20, 16), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<b>RST_OTGFS</b> = _REG_BIT(0x28, 12), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x28, 14), 
<b>RST_AFIO</b> = _REG_BIT(0x0c, 0), 
<b>RST_GPIOA</b> = _REG_BIT(0x0c, 2), 
<b>RST_GPIOB</b> = _REG_BIT(0x0c, 3), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x0c, 4), 
<b>RST_GPIOD</b> = _REG_BIT(0x0c, 5), 
<b>RST_GPIOE</b> = _REG_BIT(0x0c, 6), 
<b>RST_GPIOF</b> = _REG_BIT(0x0c, 7), 
<br />
&#160;&#160;<b>RST_GPIOG</b> = _REG_BIT(0x0c, 8), 
<b>RST_ADC1</b> = _REG_BIT(0x0c, 9), 
<b>RST_ADC2</b> = _REG_BIT(0x0c, 10), 
<b>RST_TIM1</b> = _REG_BIT(0x0c, 11), 
<br />
&#160;&#160;<b>RST_SPI1</b> = _REG_BIT(0x0c, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0c, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0c, 14), 
<b>RST_ADC3</b> = _REG_BIT(0x0c, 15), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0c, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0c, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0c, 18), 
<b>RST_TIM9</b> = _REG_BIT(0x0c, 19), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x0c, 20), 
<b>RST_TIM11</b> = _REG_BIT(0x0c, 21), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN1</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN2</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_BKP</b> = _REG_BIT(0x10, 27), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<br />
&#160;&#160;<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<br />
&#160;&#160;<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<br />
&#160;&#160;<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<br />
&#160;&#160;<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<br />
&#160;&#160;<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0C, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<b>RST_TIM19</b> = _REG_BIT(0x0C, 19), 
<br />
&#160;&#160;<b>RST_SDADC1</b> = _REG_BIT(0x0C, 24), 
<b>RST_SDADC2</b> = _REG_BIT(0x0C, 25), 
<b>RST_SDADC3</b> = _REG_BIT(0x0C, 26), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_TIM18</b> = _REG_BIT(0x10, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_DAC2</b> = _REG_BIT(0x10, 26), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_DAC1</b> = _REG_BIT(0x10, 29), 
<br />
&#160;&#160;<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<br />
&#160;&#160;<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<br />
&#160;&#160;<b>RST_ADC12</b> = _REG_BIT(0x28, 28), 
<b>RST_ADC34</b> = _REG_BIT(0x28, 29), 
<b>RST_BD</b> = _REG_BIT(0x20, 16), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<br />
&#160;&#160;<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<br />
&#160;&#160;<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<br />
&#160;&#160;<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_UART7</b> = _REG_BIT(0x20, 30), 
<b>RST_UART8</b> = _REG_BIT(0x20, 31), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<br />
&#160;&#160;<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SPI4</b> = _REG_BIT(0x24, 13), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>RST_SPI5</b> = _REG_BIT(0x24, 20), 
<b>RST_SPI6</b> = _REG_BIT(0x24, 21), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 7), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_FLITF</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_DMA1</b> = _REG_BIT(0x10, 24), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 25), 
<b>RST_AES</b> = _REG_BIT(0x10, 27), 
<b>RST_FSMC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x14, 0), 
<b>RST_TIM9</b> = _REG_BIT(0x14, 2), 
<b>RST_TIM10</b> = _REG_BIT(0x14, 3), 
<b>RST_TIM11</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_ADC1</b> = _REG_BIT(0x14, 9), 
<b>RST_SDIO</b> = _REG_BIT(0x14, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x14, 12), 
<b>RST_USART1</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x18, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x18, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x18, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x18, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x18, 5), 
<b>RST_LCD</b> = _REG_BIT(0x18, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x18, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x18, 15), 
<b>RST_USART2</b> = _REG_BIT(0x18, 17), 
<b>RST_USART3</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x18, 19), 
<b>RST_UART5</b> = _REG_BIT(0x18, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x18, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x18, 23), 
<b>RST_PWR</b> = _REG_BIT(0x18, 28), 
<b>RST_DAC</b> = _REG_BIT(0x18, 29), 
<b>RST_COMP</b> = _REG_BIT(0x18, 31)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae56f4b5e84d794b6bcd14481dd11cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacae56f4b5e84d794b6bcd14481dd11cb"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>clock_3v3_t</b> { <br />
&#160;&#160;<b>CLOCK_3V3_120MHZ</b>, 
<b>CLOCK_3V3_END</b>, 
<b>CLOCK_3V3_48MHZ</b>, 
<b>CLOCK_3V3_120MHZ</b>, 
<br />
&#160;&#160;<b>CLOCK_3V3_168MHZ</b>, 
<b>CLOCK_3V3_END</b>
<br />
 }</td></tr>
<tr class="separator:gacae56f4b5e84d794b6bcd14481dd11cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2418102b7993f2a6f0060e1efdca823"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>osc_t</b> { <br />
&#160;&#160;<b>PLL</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<b>LSE</b>, 
<br />
&#160;&#160;<b>LSI</b>, 
<b>PLL</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<br />
&#160;&#160;<b>MSI</b>, 
<b>LSE</b>, 
<b>LSI</b>
<br />
 }</td></tr>
<tr class="separator:gaf2418102b7993f2a6f0060e1efdca823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c7db24941f636ee238833c481ada48"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_clken</b> { <br />
&#160;&#160;<b>RCC_DMA</b> = _REG_BIT(0x14, 0), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_SYSCFG_COMP</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<br />
&#160;&#160;<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_USART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<br />
&#160;&#160;<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CRS</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_RTC</b> = _REG_BIT(0x20, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x14, 8), 
<b>RCC_SDIO</b> = _REG_BIT(0x14, 10), 
<b>RCC_OTGFS</b> = _REG_BIT(0x14, 12), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x14, 15), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x14, 16), 
<b>RCC_AFIO</b> = _REG_BIT(0x18, 0), 
<b>RCC_GPIOA</b> = _REG_BIT(0x18, 2), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x18, 3), 
<b>RCC_GPIOC</b> = _REG_BIT(0x18, 4), 
<b>RCC_GPIOD</b> = _REG_BIT(0x18, 5), 
<b>RCC_GPIOE</b> = _REG_BIT(0x18, 6), 
<br />
&#160;&#160;<b>RCC_GPIOF</b> = _REG_BIT(0x18, 7), 
<b>RCC_GPIOG</b> = _REG_BIT(0x18, 8), 
<b>RCC_ADC1</b> = _REG_BIT(0x18, 9), 
<b>RCC_ADC2</b> = _REG_BIT(0x18, 10), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_ADC3</b> = _REG_BIT(0x18, 15), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RCC_TIM9</b> = _REG_BIT(0x18, 19), 
<b>RCC_TIM10</b> = _REG_BIT(0x18, 20), 
<b>RCC_TIM11</b> = _REG_BIT(0x18, 21), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CAN1</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_CAN2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_BKP</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<br />
&#160;&#160;<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<br />
&#160;&#160;<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<br />
&#160;&#160;<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<br />
&#160;&#160;<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<br />
&#160;&#160;<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<br />
&#160;&#160;<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<br />
&#160;&#160;<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<br />
&#160;&#160;<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<br />
&#160;&#160;<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<br />
&#160;&#160;<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<br />
&#160;&#160;<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<br />
&#160;&#160;<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<br />
&#160;&#160;<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<br />
&#160;&#160;<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<br />
&#160;&#160;<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<br />
&#160;&#160;<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<br />
&#160;&#160;<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<br />
&#160;&#160;<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<br />
&#160;&#160;<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<br />
&#160;&#160;<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<br />
&#160;&#160;<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<br />
&#160;&#160;<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<br />
&#160;&#160;<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<br />
&#160;&#160;<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<br />
&#160;&#160;<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<br />
&#160;&#160;<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_ADC12</b> = _REG_BIT(0x14, 28), 
<br />
&#160;&#160;<b>RCC_ADC34</b> = _REG_BIT(0x14, 29), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x18, 0), 
<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<br />
&#160;&#160;<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_TIM19</b> = _REG_BIT(0x18, 19), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_SDADC1</b> = _REG_BIT(0x18, 24), 
<b>RCC_SDADC2</b> = _REG_BIT(0x18, 25), 
<b>RCC_SDADC3</b> = _REG_BIT(0x18, 26), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_TIM18</b> = _REG_BIT(0x1C, 9), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<br />
&#160;&#160;<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<br />
&#160;&#160;<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_DAC2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_DAC1</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_CCMDATARAM</b> = _REG_BIT(0x30, 20), 
<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<br />
&#160;&#160;<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<br />
&#160;&#160;<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<br />
&#160;&#160;<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_UART7</b> = _REG_BIT(0x40, 30), 
<b>RCC_UART8</b> = _REG_BIT(0x40, 31), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<br />
&#160;&#160;<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SPI4</b> = _REG_BIT(0x44, 13), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_SPI5</b> = _REG_BIT(0x44, 20), 
<b>RCC_SPI6</b> = _REG_BIT(0x44, 21), 
<br />
&#160;&#160;<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<br />
&#160;&#160;<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<br />
&#160;&#160;<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_SRAM3</b> = _REG_BIT(0x50, 19), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<br />
&#160;&#160;<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<br />
&#160;&#160;<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<br />
&#160;&#160;<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<br />
&#160;&#160;<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<br />
&#160;&#160;<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<br />
&#160;&#160;<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<br />
&#160;&#160;<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_UART7</b> = _REG_BIT(0x60, 30), 
<b>SCC_UART8</b> = _REG_BIT(0x60, 31), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<br />
&#160;&#160;<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<br />
&#160;&#160;<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<br />
&#160;&#160;<b>SCC_SPI4</b> = _REG_BIT(0x64, 13), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<br />
&#160;&#160;<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>SCC_SPI5</b> = _REG_BIT(0x64, 20), 
<b>SCC_SPI6</b> = _REG_BIT(0x64, 21), 
<b>RCC_GPIOA</b> = _REG_BIT(0x1c, 0), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x1c, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x1c, 2), 
<b>RCC_GPIOD</b> = _REG_BIT(0x1c, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x1c, 4), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x1c, 5), 
<b>RCC_GPIOF</b> = _REG_BIT(0x1c, 6), 
<b>RCC_GPIOG</b> = _REG_BIT(0x1c, 7), 
<b>RCC_CRC</b> = _REG_BIT(0x1c, 12), 
<br />
&#160;&#160;<b>RCC_FLITF</b> = _REG_BIT(0x1c, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x1c, 24), 
<b>RCC_DMA2</b> = _REG_BIT(0x1c, 25), 
<b>RCC_AES</b> = _REG_BIT(0x1c, 27), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x1c, 30), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x20, 0), 
<b>RCC_TIM9</b> = _REG_BIT(0x20, 2), 
<b>RCC_TIM10</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RCC_TIM11</b> = _REG_BIT(0x20, 4), 
<b>RCC_ADC1</b> = _REG_BIT(0x20, 9), 
<b>RCC_SDIO</b> = _REG_BIT(0x20, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x20, 12), 
<br />
&#160;&#160;<b>RCC_USART1</b> = _REG_BIT(0x20, 14), 
<b>RCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x24, 2), 
<br />
&#160;&#160;<b>RCC_TIM5</b> = _REG_BIT(0x24, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>RCC_LCD</b> = _REG_BIT(0x24, 9), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x24, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x24, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x24, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x24, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x24, 22), 
<b>RCC_USB</b> = _REG_BIT(0x24, 23), 
<b>RCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x24, 29), 
<br />
&#160;&#160;<b>RCC_COMP</b> = _REG_BIT(0x24, 31), 
<b>SCC_GPIOA</b> = _REG_BIT(0x28, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x28, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x28, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x28, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x28, 4), 
<b>SCC_GPIOH</b> = _REG_BIT(0x28, 5), 
<b>SCC_GPIOF</b> = _REG_BIT(0x28, 6), 
<br />
&#160;&#160;<b>SCC_GPIOG</b> = _REG_BIT(0x28, 7), 
<b>SCC_CRC</b> = _REG_BIT(0x28, 12), 
<b>SCC_FLITF</b> = _REG_BIT(0x28, 15), 
<b>SCC_SRAM</b> = _REG_BIT(0x28, 16), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x28, 24), 
<b>SCC_DMA2</b> = _REG_BIT(0x28, 25), 
<b>SCC_AES</b> = _REG_BIT(0x28, 27), 
<b>SCC_FSMC</b> = _REG_BIT(0x28, 30), 
<br />
&#160;&#160;<b>SCC_SYSCFG</b> = _REG_BIT(0x2c, 0), 
<b>SCC_TIM9</b> = _REG_BIT(0x2c, 2), 
<b>SCC_TIM10</b> = _REG_BIT(0x2c, 3), 
<b>SCC_TIM11</b> = _REG_BIT(0x2c, 4), 
<br />
&#160;&#160;<b>SCC_ADC1</b> = _REG_BIT(0x2c, 9), 
<b>SCC_SDIO</b> = _REG_BIT(0x2c, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x2c, 12), 
<b>SCC_USART1</b> = _REG_BIT(0x2c, 14), 
<br />
&#160;&#160;<b>SCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x24, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x24, 3), 
<br />
&#160;&#160;<b>SCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>SCC_LCD</b> = _REG_BIT(0x24, 9), 
<b>SCC_WWDG</b> = _REG_BIT(0x24, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x24, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x24, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x24, 22), 
<br />
&#160;&#160;<b>SCC_USB</b> = _REG_BIT(0x24, 23), 
<b>SCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x24, 29), 
<b>SCC_COMP</b> = _REG_BIT(0x24, 31)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_rst</b> { <br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<br />
&#160;&#160;<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<br />
&#160;&#160;<b>RST_DBGMCU</b> = _REG_BIT(0x0C, 22), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_USART4</b> = _REG_BIT(0x10, 19), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<b>RST_CRS</b> = _REG_BIT(0x10, 27), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_BACKUPDOMAIN</b> = _REG_BIT(0x20, 16), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<b>RST_OTGFS</b> = _REG_BIT(0x28, 12), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x28, 14), 
<b>RST_AFIO</b> = _REG_BIT(0x0c, 0), 
<b>RST_GPIOA</b> = _REG_BIT(0x0c, 2), 
<b>RST_GPIOB</b> = _REG_BIT(0x0c, 3), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x0c, 4), 
<b>RST_GPIOD</b> = _REG_BIT(0x0c, 5), 
<b>RST_GPIOE</b> = _REG_BIT(0x0c, 6), 
<b>RST_GPIOF</b> = _REG_BIT(0x0c, 7), 
<br />
&#160;&#160;<b>RST_GPIOG</b> = _REG_BIT(0x0c, 8), 
<b>RST_ADC1</b> = _REG_BIT(0x0c, 9), 
<b>RST_ADC2</b> = _REG_BIT(0x0c, 10), 
<b>RST_TIM1</b> = _REG_BIT(0x0c, 11), 
<br />
&#160;&#160;<b>RST_SPI1</b> = _REG_BIT(0x0c, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0c, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0c, 14), 
<b>RST_ADC3</b> = _REG_BIT(0x0c, 15), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0c, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0c, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0c, 18), 
<b>RST_TIM9</b> = _REG_BIT(0x0c, 19), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x0c, 20), 
<b>RST_TIM11</b> = _REG_BIT(0x0c, 21), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN1</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN2</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_BKP</b> = _REG_BIT(0x10, 27), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<br />
&#160;&#160;<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<br />
&#160;&#160;<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<br />
&#160;&#160;<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<br />
&#160;&#160;<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<br />
&#160;&#160;<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0C, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<b>RST_TIM19</b> = _REG_BIT(0x0C, 19), 
<br />
&#160;&#160;<b>RST_SDADC1</b> = _REG_BIT(0x0C, 24), 
<b>RST_SDADC2</b> = _REG_BIT(0x0C, 25), 
<b>RST_SDADC3</b> = _REG_BIT(0x0C, 26), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_TIM18</b> = _REG_BIT(0x10, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_DAC2</b> = _REG_BIT(0x10, 26), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_DAC1</b> = _REG_BIT(0x10, 29), 
<br />
&#160;&#160;<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<br />
&#160;&#160;<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<br />
&#160;&#160;<b>RST_ADC12</b> = _REG_BIT(0x28, 28), 
<b>RST_ADC34</b> = _REG_BIT(0x28, 29), 
<b>RST_BD</b> = _REG_BIT(0x20, 16), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<br />
&#160;&#160;<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<br />
&#160;&#160;<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<br />
&#160;&#160;<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_UART7</b> = _REG_BIT(0x20, 30), 
<b>RST_UART8</b> = _REG_BIT(0x20, 31), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<br />
&#160;&#160;<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SPI4</b> = _REG_BIT(0x24, 13), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>RST_SPI5</b> = _REG_BIT(0x24, 20), 
<b>RST_SPI6</b> = _REG_BIT(0x24, 21), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 7), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_FLITF</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_DMA1</b> = _REG_BIT(0x10, 24), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 25), 
<b>RST_AES</b> = _REG_BIT(0x10, 27), 
<b>RST_FSMC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x14, 0), 
<b>RST_TIM9</b> = _REG_BIT(0x14, 2), 
<b>RST_TIM10</b> = _REG_BIT(0x14, 3), 
<b>RST_TIM11</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_ADC1</b> = _REG_BIT(0x14, 9), 
<b>RST_SDIO</b> = _REG_BIT(0x14, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x14, 12), 
<b>RST_USART1</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x18, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x18, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x18, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x18, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x18, 5), 
<b>RST_LCD</b> = _REG_BIT(0x18, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x18, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x18, 15), 
<b>RST_USART2</b> = _REG_BIT(0x18, 17), 
<b>RST_USART3</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x18, 19), 
<b>RST_UART5</b> = _REG_BIT(0x18, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x18, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x18, 23), 
<b>RST_PWR</b> = _REG_BIT(0x18, 28), 
<b>RST_DAC</b> = _REG_BIT(0x18, 29), 
<b>RST_COMP</b> = _REG_BIT(0x18, 31)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc330cb0220b652d6e56df924c825ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1dc330cb0220b652d6e56df924c825ff"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>clock_config_entry_t</b> { <br />
&#160;&#160;<b>CLOCK_VRANGE1_HSI_PLL_24MHZ</b>, 
<b>CLOCK_VRANGE1_HSI_PLL_32MHZ</b>, 
<b>CLOCK_VRANGE1_HSI_RAW_16MHZ</b>, 
<b>CLOCK_VRANGE1_HSI_RAW_4MHZ</b>, 
<br />
&#160;&#160;<b>CLOCK_VRANGE1_MSI_RAW_4MHZ</b>, 
<b>CLOCK_VRANGE1_MSI_RAW_2MHZ</b>, 
<b>CLOCK_CONFIG_END</b>
<br />
 }</td></tr>
<tr class="separator:ga1dc330cb0220b652d6e56df924c825ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2418102b7993f2a6f0060e1efdca823"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf2418102b7993f2a6f0060e1efdca823"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>osc_t</b> { <br />
&#160;&#160;<b>PLL</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<b>LSE</b>, 
<br />
&#160;&#160;<b>LSI</b>, 
<b>PLL</b>, 
<b>HSE</b>, 
<b>HSI</b>, 
<br />
&#160;&#160;<b>MSI</b>, 
<b>LSE</b>, 
<b>LSI</b>
<br />
 }</td></tr>
<tr class="separator:gaf2418102b7993f2a6f0060e1efdca823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54c7db24941f636ee238833c481ada48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga54c7db24941f636ee238833c481ada48"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_clken</b> { <br />
&#160;&#160;<b>RCC_DMA</b> = _REG_BIT(0x14, 0), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_SYSCFG_COMP</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<br />
&#160;&#160;<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_USART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<br />
&#160;&#160;<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CRS</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_RTC</b> = _REG_BIT(0x20, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x14, 8), 
<b>RCC_SDIO</b> = _REG_BIT(0x14, 10), 
<b>RCC_OTGFS</b> = _REG_BIT(0x14, 12), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x14, 15), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x14, 16), 
<b>RCC_AFIO</b> = _REG_BIT(0x18, 0), 
<b>RCC_GPIOA</b> = _REG_BIT(0x18, 2), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x18, 3), 
<b>RCC_GPIOC</b> = _REG_BIT(0x18, 4), 
<b>RCC_GPIOD</b> = _REG_BIT(0x18, 5), 
<b>RCC_GPIOE</b> = _REG_BIT(0x18, 6), 
<br />
&#160;&#160;<b>RCC_GPIOF</b> = _REG_BIT(0x18, 7), 
<b>RCC_GPIOG</b> = _REG_BIT(0x18, 8), 
<b>RCC_ADC1</b> = _REG_BIT(0x18, 9), 
<b>RCC_ADC2</b> = _REG_BIT(0x18, 10), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<br />
&#160;&#160;<b>RCC_ADC3</b> = _REG_BIT(0x18, 15), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RCC_TIM9</b> = _REG_BIT(0x18, 19), 
<b>RCC_TIM10</b> = _REG_BIT(0x18, 20), 
<b>RCC_TIM11</b> = _REG_BIT(0x18, 21), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<b>RCC_CAN1</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_CAN2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_BKP</b> = _REG_BIT(0x1C, 27), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 30), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<br />
&#160;&#160;<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<br />
&#160;&#160;<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<br />
&#160;&#160;<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<br />
&#160;&#160;<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<br />
&#160;&#160;<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<br />
&#160;&#160;<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<br />
&#160;&#160;<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<br />
&#160;&#160;<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<br />
&#160;&#160;<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<br />
&#160;&#160;<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<br />
&#160;&#160;<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<br />
&#160;&#160;<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<br />
&#160;&#160;<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<br />
&#160;&#160;<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<br />
&#160;&#160;<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<br />
&#160;&#160;<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<br />
&#160;&#160;<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<br />
&#160;&#160;<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<br />
&#160;&#160;<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<br />
&#160;&#160;<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<br />
&#160;&#160;<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<br />
&#160;&#160;<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<br />
&#160;&#160;<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<br />
&#160;&#160;<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<br />
&#160;&#160;<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<br />
&#160;&#160;<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<br />
&#160;&#160;<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>RCC_DMA1</b> = _REG_BIT(0x14, 0), 
<br />
&#160;&#160;<b>RCC_DMA2</b> = _REG_BIT(0x14, 1), 
<b>RCC_SRAM</b> = _REG_BIT(0x14, 2), 
<b>RCC_FLTIF</b> = _REG_BIT(0x14, 4), 
<b>RCC_CRC</b> = _REG_BIT(0x14, 6), 
<br />
&#160;&#160;<b>RCC_GPIOA</b> = _REG_BIT(0x14, 17), 
<b>RCC_GPIOB</b> = _REG_BIT(0x14, 18), 
<b>RCC_GPIOC</b> = _REG_BIT(0x14, 19), 
<b>RCC_GPIOD</b> = _REG_BIT(0x14, 20), 
<br />
&#160;&#160;<b>RCC_GPIOE</b> = _REG_BIT(0x14, 21), 
<b>RCC_GPIOF</b> = _REG_BIT(0x14, 22), 
<b>RCC_TSC</b> = _REG_BIT(0x14, 24), 
<b>RCC_ADC12</b> = _REG_BIT(0x14, 28), 
<br />
&#160;&#160;<b>RCC_ADC34</b> = _REG_BIT(0x14, 29), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x18, 0), 
<b>RCC_ADC</b> = _REG_BIT(0x18, 9), 
<b>RCC_TIM1</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x18, 12), 
<b>RCC_TIM8</b> = _REG_BIT(0x18, 13), 
<b>RCC_USART1</b> = _REG_BIT(0x18, 14), 
<b>RCC_TIM15</b> = _REG_BIT(0x18, 16), 
<br />
&#160;&#160;<b>RCC_TIM16</b> = _REG_BIT(0x18, 17), 
<b>RCC_TIM17</b> = _REG_BIT(0x18, 18), 
<b>RCC_TIM19</b> = _REG_BIT(0x18, 19), 
<b>RCC_DBGMCU</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RCC_SDADC1</b> = _REG_BIT(0x18, 24), 
<b>RCC_SDADC2</b> = _REG_BIT(0x18, 25), 
<b>RCC_SDADC3</b> = _REG_BIT(0x18, 26), 
<b>RCC_TIM2</b> = _REG_BIT(0x1C, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x1C, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x1C, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x1C, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x1C, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x1C, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x1C, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x1C, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x1C, 8), 
<br />
&#160;&#160;<b>RCC_TIM18</b> = _REG_BIT(0x1C, 9), 
<b>RCC_WWDG</b> = _REG_BIT(0x1C, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x1C, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x1C, 15), 
<br />
&#160;&#160;<b>RCC_USART2</b> = _REG_BIT(0x1C, 17), 
<b>RCC_USART3</b> = _REG_BIT(0x1C, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x1C, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x1C, 20), 
<br />
&#160;&#160;<b>RCC_I2C1</b> = _REG_BIT(0x1C, 21), 
<b>RCC_I2C2</b> = _REG_BIT(0x1C, 22), 
<b>RCC_USB</b> = _REG_BIT(0x1C, 23), 
<b>RCC_CAN</b> = _REG_BIT(0x1C, 25), 
<br />
&#160;&#160;<b>RCC_DAC2</b> = _REG_BIT(0x1C, 26), 
<b>RCC_PWR</b> = _REG_BIT(0x1C, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_DAC1</b> = _REG_BIT(0x1C, 29), 
<br />
&#160;&#160;<b>RCC_CEC</b> = _REG_BIT(0x1C, 29), 
<b>RCC_GPIOA</b> = _REG_BIT(0x30, 0), 
<b>RCC_GPIOB</b> = _REG_BIT(0x30, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x30, 2), 
<br />
&#160;&#160;<b>RCC_GPIOD</b> = _REG_BIT(0x30, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x30, 4), 
<b>RCC_GPIOF</b> = _REG_BIT(0x30, 5), 
<b>RCC_GPIOG</b> = _REG_BIT(0x30, 6), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x30, 7), 
<b>RCC_GPIOI</b> = _REG_BIT(0x30, 8), 
<b>RCC_CRC</b> = _REG_BIT(0x30, 12), 
<b>RCC_BKPSRAM</b> = _REG_BIT(0x30, 18), 
<br />
&#160;&#160;<b>RCC_CCMDATARAM</b> = _REG_BIT(0x30, 20), 
<b>RCC_DMA1</b> = _REG_BIT(0x30, 21), 
<b>RCC_DMA2</b> = _REG_BIT(0x30, 22), 
<b>RCC_ETHMAC</b> = _REG_BIT(0x30, 25), 
<br />
&#160;&#160;<b>RCC_ETHMACTX</b> = _REG_BIT(0x30, 26), 
<b>RCC_ETHMACRX</b> = _REG_BIT(0x30, 27), 
<b>RCC_ETHMACPTP</b> = _REG_BIT(0x30, 28), 
<b>RCC_OTGHS</b> = _REG_BIT(0x30, 29), 
<br />
&#160;&#160;<b>RCC_OTGHSULPI</b> = _REG_BIT(0x30, 30), 
<b>RCC_DCMI</b> = _REG_BIT(0x34, 0), 
<b>RCC_CRYP</b> = _REG_BIT(0x34, 4), 
<b>RCC_HASH</b> = _REG_BIT(0x34, 5), 
<br />
&#160;&#160;<b>RCC_RNG</b> = _REG_BIT(0x34, 6), 
<b>RCC_OTGFS</b> = _REG_BIT(0x34, 7), 
<b>RCC_FSMC</b> = _REG_BIT(0x38, 0), 
<b>RCC_TIM2</b> = _REG_BIT(0x40, 0), 
<br />
&#160;&#160;<b>RCC_TIM3</b> = _REG_BIT(0x40, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x40, 2), 
<b>RCC_TIM5</b> = _REG_BIT(0x40, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x40, 4), 
<br />
&#160;&#160;<b>RCC_TIM7</b> = _REG_BIT(0x40, 5), 
<b>RCC_TIM12</b> = _REG_BIT(0x40, 6), 
<b>RCC_TIM13</b> = _REG_BIT(0x40, 7), 
<b>RCC_TIM14</b> = _REG_BIT(0x40, 8), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x40, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x40, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x40, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x40, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x40, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x40, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x40, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x40, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x40, 22), 
<b>RCC_I2C3</b> = _REG_BIT(0x40, 23), 
<b>RCC_CAN1</b> = _REG_BIT(0x40, 25), 
<b>RCC_CAN2</b> = _REG_BIT(0x40, 26), 
<br />
&#160;&#160;<b>RCC_PWR</b> = _REG_BIT(0x40, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x40, 29), 
<b>RCC_UART7</b> = _REG_BIT(0x40, 30), 
<b>RCC_UART8</b> = _REG_BIT(0x40, 31), 
<br />
&#160;&#160;<b>RCC_TIM1</b> = _REG_BIT(0x44, 0), 
<b>RCC_TIM8</b> = _REG_BIT(0x44, 1), 
<b>RCC_USART1</b> = _REG_BIT(0x44, 4), 
<b>RCC_USART6</b> = _REG_BIT(0x44, 5), 
<br />
&#160;&#160;<b>RCC_ADC1</b> = _REG_BIT(0x44, 8), 
<b>RCC_ADC2</b> = _REG_BIT(0x44, 9), 
<b>RCC_ADC3</b> = _REG_BIT(0x44, 10), 
<b>RCC_SDIO</b> = _REG_BIT(0x44, 11), 
<br />
&#160;&#160;<b>RCC_SPI1</b> = _REG_BIT(0x44, 12), 
<b>RCC_SPI4</b> = _REG_BIT(0x44, 13), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x44, 14), 
<b>RCC_TIM9</b> = _REG_BIT(0x44, 16), 
<br />
&#160;&#160;<b>RCC_TIM10</b> = _REG_BIT(0x44, 17), 
<b>RCC_TIM11</b> = _REG_BIT(0x44, 18), 
<b>RCC_SPI5</b> = _REG_BIT(0x44, 20), 
<b>RCC_SPI6</b> = _REG_BIT(0x44, 21), 
<br />
&#160;&#160;<b>RCC_RTC</b> = _REG_BIT(0x70, 15), 
<b>SCC_GPIOA</b> = _REG_BIT(0x50, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x50, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x50, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x50, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x50, 4), 
<b>SCC_GPIOF</b> = _REG_BIT(0x50, 5), 
<b>SCC_GPIOG</b> = _REG_BIT(0x50, 6), 
<br />
&#160;&#160;<b>SCC_GPIOH</b> = _REG_BIT(0x50, 7), 
<b>SCC_GPIOI</b> = _REG_BIT(0x50, 8), 
<b>SCC_CRC</b> = _REG_BIT(0x50, 12), 
<b>SCC_FLTIF</b> = _REG_BIT(0x50, 15), 
<br />
&#160;&#160;<b>SCC_SRAM1</b> = _REG_BIT(0x50, 16), 
<b>SCC_SRAM2</b> = _REG_BIT(0x50, 17), 
<b>SCC_BKPSRAM</b> = _REG_BIT(0x50, 18), 
<b>SCC_SRAM3</b> = _REG_BIT(0x50, 19), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x50, 21), 
<b>SCC_DMA2</b> = _REG_BIT(0x50, 22), 
<b>SCC_ETHMAC</b> = _REG_BIT(0x50, 25), 
<b>SCC_ETHMACTX</b> = _REG_BIT(0x50, 26), 
<br />
&#160;&#160;<b>SCC_ETHMACRX</b> = _REG_BIT(0x50, 27), 
<b>SCC_ETHMACPTP</b> = _REG_BIT(0x50, 28), 
<b>SCC_OTGHS</b> = _REG_BIT(0x50, 29), 
<b>SCC_OTGHSULPI</b> = _REG_BIT(0x50, 30), 
<br />
&#160;&#160;<b>SCC_DCMI</b> = _REG_BIT(0x54, 0), 
<b>SCC_CRYP</b> = _REG_BIT(0x54, 4), 
<b>SCC_HASH</b> = _REG_BIT(0x54, 5), 
<b>SCC_RNG</b> = _REG_BIT(0x54, 6), 
<br />
&#160;&#160;<b>SCC_OTGFS</b> = _REG_BIT(0x54, 7), 
<b>SCC_FSMC</b> = _REG_BIT(0x58, 0), 
<b>SCC_TIM2</b> = _REG_BIT(0x60, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x60, 1), 
<br />
&#160;&#160;<b>SCC_TIM4</b> = _REG_BIT(0x60, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x60, 3), 
<b>SCC_TIM6</b> = _REG_BIT(0x60, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x60, 5), 
<br />
&#160;&#160;<b>SCC_TIM12</b> = _REG_BIT(0x60, 6), 
<b>SCC_TIM13</b> = _REG_BIT(0x60, 7), 
<b>SCC_TIM14</b> = _REG_BIT(0x60, 8), 
<b>SCC_WWDG</b> = _REG_BIT(0x60, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x60, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x60, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x60, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x60, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x60, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x60, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x60, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x60, 22), 
<br />
&#160;&#160;<b>SCC_I2C3</b> = _REG_BIT(0x60, 23), 
<b>SCC_CAN1</b> = _REG_BIT(0x60, 25), 
<b>SCC_CAN2</b> = _REG_BIT(0x60, 26), 
<b>SCC_PWR</b> = _REG_BIT(0x60, 28), 
<br />
&#160;&#160;<b>SCC_DAC</b> = _REG_BIT(0x60, 29), 
<b>SCC_UART7</b> = _REG_BIT(0x60, 30), 
<b>SCC_UART8</b> = _REG_BIT(0x60, 31), 
<b>SCC_TIM1</b> = _REG_BIT(0x64, 0), 
<br />
&#160;&#160;<b>SCC_TIM8</b> = _REG_BIT(0x64, 1), 
<b>SCC_USART1</b> = _REG_BIT(0x64, 4), 
<b>SCC_USART6</b> = _REG_BIT(0x64, 5), 
<b>SCC_ADC1</b> = _REG_BIT(0x64, 8), 
<br />
&#160;&#160;<b>SCC_ADC2</b> = _REG_BIT(0x64, 9), 
<b>SCC_ADC3</b> = _REG_BIT(0x64, 10), 
<b>SCC_SDIO</b> = _REG_BIT(0x64, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x64, 12), 
<br />
&#160;&#160;<b>SCC_SPI4</b> = _REG_BIT(0x64, 13), 
<b>SCC_SYSCFG</b> = _REG_BIT(0x64, 14), 
<b>SCC_TIM9</b> = _REG_BIT(0x64, 16), 
<b>SCC_TIM10</b> = _REG_BIT(0x64, 17), 
<br />
&#160;&#160;<b>SCC_TIM11</b> = _REG_BIT(0x64, 18), 
<b>SCC_SPI5</b> = _REG_BIT(0x64, 20), 
<b>SCC_SPI6</b> = _REG_BIT(0x64, 21), 
<b>RCC_GPIOA</b> = _REG_BIT(0x1c, 0), 
<br />
&#160;&#160;<b>RCC_GPIOB</b> = _REG_BIT(0x1c, 1), 
<b>RCC_GPIOC</b> = _REG_BIT(0x1c, 2), 
<b>RCC_GPIOD</b> = _REG_BIT(0x1c, 3), 
<b>RCC_GPIOE</b> = _REG_BIT(0x1c, 4), 
<br />
&#160;&#160;<b>RCC_GPIOH</b> = _REG_BIT(0x1c, 5), 
<b>RCC_GPIOF</b> = _REG_BIT(0x1c, 6), 
<b>RCC_GPIOG</b> = _REG_BIT(0x1c, 7), 
<b>RCC_CRC</b> = _REG_BIT(0x1c, 12), 
<br />
&#160;&#160;<b>RCC_FLITF</b> = _REG_BIT(0x1c, 15), 
<b>RCC_DMA1</b> = _REG_BIT(0x1c, 24), 
<b>RCC_DMA2</b> = _REG_BIT(0x1c, 25), 
<b>RCC_AES</b> = _REG_BIT(0x1c, 27), 
<br />
&#160;&#160;<b>RCC_FSMC</b> = _REG_BIT(0x1c, 30), 
<b>RCC_SYSCFG</b> = _REG_BIT(0x20, 0), 
<b>RCC_TIM9</b> = _REG_BIT(0x20, 2), 
<b>RCC_TIM10</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RCC_TIM11</b> = _REG_BIT(0x20, 4), 
<b>RCC_ADC1</b> = _REG_BIT(0x20, 9), 
<b>RCC_SDIO</b> = _REG_BIT(0x20, 11), 
<b>RCC_SPI1</b> = _REG_BIT(0x20, 12), 
<br />
&#160;&#160;<b>RCC_USART1</b> = _REG_BIT(0x20, 14), 
<b>RCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>RCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>RCC_TIM4</b> = _REG_BIT(0x24, 2), 
<br />
&#160;&#160;<b>RCC_TIM5</b> = _REG_BIT(0x24, 3), 
<b>RCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>RCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>RCC_LCD</b> = _REG_BIT(0x24, 9), 
<br />
&#160;&#160;<b>RCC_WWDG</b> = _REG_BIT(0x24, 11), 
<b>RCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>RCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>RCC_USART2</b> = _REG_BIT(0x24, 17), 
<br />
&#160;&#160;<b>RCC_USART3</b> = _REG_BIT(0x24, 18), 
<b>RCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>RCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>RCC_I2C1</b> = _REG_BIT(0x24, 21), 
<br />
&#160;&#160;<b>RCC_I2C2</b> = _REG_BIT(0x24, 22), 
<b>RCC_USB</b> = _REG_BIT(0x24, 23), 
<b>RCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>RCC_DAC</b> = _REG_BIT(0x24, 29), 
<br />
&#160;&#160;<b>RCC_COMP</b> = _REG_BIT(0x24, 31), 
<b>SCC_GPIOA</b> = _REG_BIT(0x28, 0), 
<b>SCC_GPIOB</b> = _REG_BIT(0x28, 1), 
<b>SCC_GPIOC</b> = _REG_BIT(0x28, 2), 
<br />
&#160;&#160;<b>SCC_GPIOD</b> = _REG_BIT(0x28, 3), 
<b>SCC_GPIOE</b> = _REG_BIT(0x28, 4), 
<b>SCC_GPIOH</b> = _REG_BIT(0x28, 5), 
<b>SCC_GPIOF</b> = _REG_BIT(0x28, 6), 
<br />
&#160;&#160;<b>SCC_GPIOG</b> = _REG_BIT(0x28, 7), 
<b>SCC_CRC</b> = _REG_BIT(0x28, 12), 
<b>SCC_FLITF</b> = _REG_BIT(0x28, 15), 
<b>SCC_SRAM</b> = _REG_BIT(0x28, 16), 
<br />
&#160;&#160;<b>SCC_DMA1</b> = _REG_BIT(0x28, 24), 
<b>SCC_DMA2</b> = _REG_BIT(0x28, 25), 
<b>SCC_AES</b> = _REG_BIT(0x28, 27), 
<b>SCC_FSMC</b> = _REG_BIT(0x28, 30), 
<br />
&#160;&#160;<b>SCC_SYSCFG</b> = _REG_BIT(0x2c, 0), 
<b>SCC_TIM9</b> = _REG_BIT(0x2c, 2), 
<b>SCC_TIM10</b> = _REG_BIT(0x2c, 3), 
<b>SCC_TIM11</b> = _REG_BIT(0x2c, 4), 
<br />
&#160;&#160;<b>SCC_ADC1</b> = _REG_BIT(0x2c, 9), 
<b>SCC_SDIO</b> = _REG_BIT(0x2c, 11), 
<b>SCC_SPI1</b> = _REG_BIT(0x2c, 12), 
<b>SCC_USART1</b> = _REG_BIT(0x2c, 14), 
<br />
&#160;&#160;<b>SCC_TIM2</b> = _REG_BIT(0x24, 0), 
<b>SCC_TIM3</b> = _REG_BIT(0x24, 1), 
<b>SCC_TIM4</b> = _REG_BIT(0x24, 2), 
<b>SCC_TIM5</b> = _REG_BIT(0x24, 3), 
<br />
&#160;&#160;<b>SCC_TIM6</b> = _REG_BIT(0x24, 4), 
<b>SCC_TIM7</b> = _REG_BIT(0x24, 5), 
<b>SCC_LCD</b> = _REG_BIT(0x24, 9), 
<b>SCC_WWDG</b> = _REG_BIT(0x24, 11), 
<br />
&#160;&#160;<b>SCC_SPI2</b> = _REG_BIT(0x24, 14), 
<b>SCC_SPI3</b> = _REG_BIT(0x24, 15), 
<b>SCC_USART2</b> = _REG_BIT(0x24, 17), 
<b>SCC_USART3</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>SCC_UART4</b> = _REG_BIT(0x24, 19), 
<b>SCC_UART5</b> = _REG_BIT(0x24, 20), 
<b>SCC_I2C1</b> = _REG_BIT(0x24, 21), 
<b>SCC_I2C2</b> = _REG_BIT(0x24, 22), 
<br />
&#160;&#160;<b>SCC_USB</b> = _REG_BIT(0x24, 23), 
<b>SCC_PWR</b> = _REG_BIT(0x24, 28), 
<b>SCC_DAC</b> = _REG_BIT(0x24, 29), 
<b>SCC_COMP</b> = _REG_BIT(0x24, 31)
<br />
 }</td></tr>
<tr class="separator:ga54c7db24941f636ee238833c481ada48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4bd6185a4613aaa3ee5447c3d86ba718"></a>enum &#160;</td><td class="memItemRight" valign="bottom"><b>rcc_periph_rst</b> { <br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<br />
&#160;&#160;<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<br />
&#160;&#160;<b>RST_DBGMCU</b> = _REG_BIT(0x0C, 22), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_USART4</b> = _REG_BIT(0x10, 19), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<b>RST_CRS</b> = _REG_BIT(0x10, 27), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_BACKUPDOMAIN</b> = _REG_BIT(0x20, 16), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<b>RST_OTGFS</b> = _REG_BIT(0x28, 12), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x28, 14), 
<b>RST_AFIO</b> = _REG_BIT(0x0c, 0), 
<b>RST_GPIOA</b> = _REG_BIT(0x0c, 2), 
<b>RST_GPIOB</b> = _REG_BIT(0x0c, 3), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x0c, 4), 
<b>RST_GPIOD</b> = _REG_BIT(0x0c, 5), 
<b>RST_GPIOE</b> = _REG_BIT(0x0c, 6), 
<b>RST_GPIOF</b> = _REG_BIT(0x0c, 7), 
<br />
&#160;&#160;<b>RST_GPIOG</b> = _REG_BIT(0x0c, 8), 
<b>RST_ADC1</b> = _REG_BIT(0x0c, 9), 
<b>RST_ADC2</b> = _REG_BIT(0x0c, 10), 
<b>RST_TIM1</b> = _REG_BIT(0x0c, 11), 
<br />
&#160;&#160;<b>RST_SPI1</b> = _REG_BIT(0x0c, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0c, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0c, 14), 
<b>RST_ADC3</b> = _REG_BIT(0x0c, 15), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0c, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0c, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0c, 18), 
<b>RST_TIM9</b> = _REG_BIT(0x0c, 19), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x0c, 20), 
<b>RST_TIM11</b> = _REG_BIT(0x0c, 21), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN1</b> = _REG_BIT(0x10, 24), 
<b>RST_CAN2</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_BKP</b> = _REG_BIT(0x10, 27), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<br />
&#160;&#160;<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<br />
&#160;&#160;<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<br />
&#160;&#160;<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<br />
&#160;&#160;<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<br />
&#160;&#160;<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<br />
&#160;&#160;<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<br />
&#160;&#160;<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<br />
&#160;&#160;<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<b>RST_SYSCFG</b> = _REG_BIT(0x0C, 0), 
<b>RST_ADC</b> = _REG_BIT(0x0C, 9), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x0C, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x0C, 12), 
<b>RST_TIM8</b> = _REG_BIT(0x0C, 13), 
<b>RST_USART1</b> = _REG_BIT(0x0C, 14), 
<br />
&#160;&#160;<b>RST_TIM15</b> = _REG_BIT(0x0C, 16), 
<b>RST_TIM16</b> = _REG_BIT(0x0C, 17), 
<b>RST_TIM17</b> = _REG_BIT(0x0C, 18), 
<b>RST_TIM19</b> = _REG_BIT(0x0C, 19), 
<br />
&#160;&#160;<b>RST_SDADC1</b> = _REG_BIT(0x0C, 24), 
<b>RST_SDADC2</b> = _REG_BIT(0x0C, 25), 
<b>RST_SDADC3</b> = _REG_BIT(0x0C, 26), 
<b>RST_TIM2</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x10, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x10, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x10, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x10, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x10, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x10, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_TIM18</b> = _REG_BIT(0x10, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x10, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x10, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_USART2</b> = _REG_BIT(0x10, 17), 
<b>RST_USART3</b> = _REG_BIT(0x10, 18), 
<b>RST_UART4</b> = _REG_BIT(0x10, 19), 
<b>RST_UART5</b> = _REG_BIT(0x10, 20), 
<br />
&#160;&#160;<b>RST_I2C1</b> = _REG_BIT(0x10, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x10, 22), 
<b>RST_USB</b> = _REG_BIT(0x10, 23), 
<b>RST_CAN</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_DAC2</b> = _REG_BIT(0x10, 26), 
<b>RST_PWR</b> = _REG_BIT(0x10, 28), 
<b>RST_DAC</b> = _REG_BIT(0x10, 29), 
<b>RST_DAC1</b> = _REG_BIT(0x10, 29), 
<br />
&#160;&#160;<b>RST_CEC</b> = _REG_BIT(0x10, 30), 
<b>RST_GPIOA</b> = _REG_BIT(0x28, 17), 
<b>RST_GPIOB</b> = _REG_BIT(0x28, 18), 
<b>RST_GPIOC</b> = _REG_BIT(0x28, 19), 
<br />
&#160;&#160;<b>RST_GPIOD</b> = _REG_BIT(0x28, 20), 
<b>RST_GPIOE</b> = _REG_BIT(0x28, 21), 
<b>RST_GPIOF</b> = _REG_BIT(0x28, 22), 
<b>RST_TSC</b> = _REG_BIT(0x28, 24), 
<br />
&#160;&#160;<b>RST_ADC12</b> = _REG_BIT(0x28, 28), 
<b>RST_ADC34</b> = _REG_BIT(0x28, 29), 
<b>RST_BD</b> = _REG_BIT(0x20, 16), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<br />
&#160;&#160;<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 5), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 7), 
<b>RST_GPIOI</b> = _REG_BIT(0x10, 8), 
<br />
&#160;&#160;<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_DMA1</b> = _REG_BIT(0x10, 21), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 22), 
<b>RST_ETHMAC</b> = _REG_BIT(0x10, 25), 
<br />
&#160;&#160;<b>RST_OTGHS</b> = _REG_BIT(0x10, 29), 
<b>RST_DCMI</b> = _REG_BIT(0x14, 0), 
<b>RST_CRYP</b> = _REG_BIT(0x14, 4), 
<b>RST_HASH</b> = _REG_BIT(0x14, 5), 
<br />
&#160;&#160;<b>RST_RNG</b> = _REG_BIT(0x14, 6), 
<b>RST_OTGFS</b> = _REG_BIT(0x14, 7), 
<b>RST_FSMC</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM2</b> = _REG_BIT(0x20, 0), 
<br />
&#160;&#160;<b>RST_TIM3</b> = _REG_BIT(0x20, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x20, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x20, 3), 
<b>RST_TIM6</b> = _REG_BIT(0x20, 4), 
<br />
&#160;&#160;<b>RST_TIM7</b> = _REG_BIT(0x20, 5), 
<b>RST_TIM12</b> = _REG_BIT(0x20, 6), 
<b>RST_TIM13</b> = _REG_BIT(0x20, 7), 
<b>RST_TIM14</b> = _REG_BIT(0x20, 8), 
<br />
&#160;&#160;<b>RST_WWDG</b> = _REG_BIT(0x20, 11), 
<b>RST_SPI2</b> = _REG_BIT(0x20, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x20, 15), 
<b>RST_USART2</b> = _REG_BIT(0x20, 17), 
<br />
&#160;&#160;<b>RST_USART3</b> = _REG_BIT(0x20, 18), 
<b>RST_UART4</b> = _REG_BIT(0x20, 19), 
<b>RST_UART5</b> = _REG_BIT(0x20, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x20, 21), 
<br />
&#160;&#160;<b>RST_I2C2</b> = _REG_BIT(0x20, 22), 
<b>RST_I2C3</b> = _REG_BIT(0x20, 23), 
<b>RST_CAN1</b> = _REG_BIT(0x20, 25), 
<b>RST_CAN2</b> = _REG_BIT(0x20, 26), 
<br />
&#160;&#160;<b>RST_PWR</b> = _REG_BIT(0x20, 28), 
<b>RST_DAC</b> = _REG_BIT(0x20, 29), 
<b>RST_UART7</b> = _REG_BIT(0x20, 30), 
<b>RST_UART8</b> = _REG_BIT(0x20, 31), 
<br />
&#160;&#160;<b>RST_TIM1</b> = _REG_BIT(0x24, 0), 
<b>RST_TIM8</b> = _REG_BIT(0x24, 1), 
<b>RST_USART1</b> = _REG_BIT(0x24, 4), 
<b>RST_USART6</b> = _REG_BIT(0x24, 5), 
<br />
&#160;&#160;<b>RST_ADC</b> = _REG_BIT(0x24, 8), 
<b>RST_SDIO</b> = _REG_BIT(0x24, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x24, 12), 
<b>RST_SPI4</b> = _REG_BIT(0x24, 13), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x24, 14), 
<b>RST_TIM9</b> = _REG_BIT(0x24, 16), 
<b>RST_TIM10</b> = _REG_BIT(0x24, 17), 
<b>RST_TIM11</b> = _REG_BIT(0x24, 18), 
<br />
&#160;&#160;<b>RST_SPI5</b> = _REG_BIT(0x24, 20), 
<b>RST_SPI6</b> = _REG_BIT(0x24, 21), 
<b>RST_GPIOA</b> = _REG_BIT(0x10, 0), 
<b>RST_GPIOB</b> = _REG_BIT(0x10, 1), 
<br />
&#160;&#160;<b>RST_GPIOC</b> = _REG_BIT(0x10, 2), 
<b>RST_GPIOD</b> = _REG_BIT(0x10, 3), 
<b>RST_GPIOE</b> = _REG_BIT(0x10, 4), 
<b>RST_GPIOH</b> = _REG_BIT(0x10, 5), 
<br />
&#160;&#160;<b>RST_GPIOF</b> = _REG_BIT(0x10, 6), 
<b>RST_GPIOG</b> = _REG_BIT(0x10, 7), 
<b>RST_CRC</b> = _REG_BIT(0x10, 12), 
<b>RST_FLITF</b> = _REG_BIT(0x10, 15), 
<br />
&#160;&#160;<b>RST_DMA1</b> = _REG_BIT(0x10, 24), 
<b>RST_DMA2</b> = _REG_BIT(0x10, 25), 
<b>RST_AES</b> = _REG_BIT(0x10, 27), 
<b>RST_FSMC</b> = _REG_BIT(0x10, 30), 
<br />
&#160;&#160;<b>RST_SYSCFG</b> = _REG_BIT(0x14, 0), 
<b>RST_TIM9</b> = _REG_BIT(0x14, 2), 
<b>RST_TIM10</b> = _REG_BIT(0x14, 3), 
<b>RST_TIM11</b> = _REG_BIT(0x14, 4), 
<br />
&#160;&#160;<b>RST_ADC1</b> = _REG_BIT(0x14, 9), 
<b>RST_SDIO</b> = _REG_BIT(0x14, 11), 
<b>RST_SPI1</b> = _REG_BIT(0x14, 12), 
<b>RST_USART1</b> = _REG_BIT(0x14, 14), 
<br />
&#160;&#160;<b>RST_TIM2</b> = _REG_BIT(0x18, 0), 
<b>RST_TIM3</b> = _REG_BIT(0x18, 1), 
<b>RST_TIM4</b> = _REG_BIT(0x18, 2), 
<b>RST_TIM5</b> = _REG_BIT(0x18, 3), 
<br />
&#160;&#160;<b>RST_TIM6</b> = _REG_BIT(0x18, 4), 
<b>RST_TIM7</b> = _REG_BIT(0x18, 5), 
<b>RST_LCD</b> = _REG_BIT(0x18, 9), 
<b>RST_WWDG</b> = _REG_BIT(0x18, 11), 
<br />
&#160;&#160;<b>RST_SPI2</b> = _REG_BIT(0x18, 14), 
<b>RST_SPI3</b> = _REG_BIT(0x18, 15), 
<b>RST_USART2</b> = _REG_BIT(0x18, 17), 
<b>RST_USART3</b> = _REG_BIT(0x18, 18), 
<br />
&#160;&#160;<b>RST_UART4</b> = _REG_BIT(0x18, 19), 
<b>RST_UART5</b> = _REG_BIT(0x18, 20), 
<b>RST_I2C1</b> = _REG_BIT(0x18, 21), 
<b>RST_I2C2</b> = _REG_BIT(0x18, 22), 
<br />
&#160;&#160;<b>RST_USB</b> = _REG_BIT(0x18, 23), 
<b>RST_PWR</b> = _REG_BIT(0x18, 28), 
<b>RST_DAC</b> = _REG_BIT(0x18, 29), 
<b>RST_COMP</b> = _REG_BIT(0x18, 31)
<br />
 }</td></tr>
<tr class="separator:ga4bd6185a4613aaa3ee5447c3d86ba718"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
函数</h2></td></tr>
<tr class="memitem:gad6494301cc49e87210fe3e6234c6698c"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad6494301cc49e87210fe3e6234c6698c">rcc_configure_xtal</a> (enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> xtal)</td></tr>
<tr class="memdesc:gad6494301cc49e87210fe3e6234c6698c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the crystal type connected to the device.  <a href="#gad6494301cc49e87210fe3e6234c6698c">更多...</a><br /></td></tr>
<tr class="separator:gad6494301cc49e87210fe3e6234c6698c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f536734177d63215d1494e6dea715d0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5f536734177d63215d1494e6dea715d0">rcc_disable_main_osc</a> (void)</td></tr>
<tr class="memdesc:ga5f536734177d63215d1494e6dea715d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the main oscillator.  <a href="#ga5f536734177d63215d1494e6dea715d0">更多...</a><br /></td></tr>
<tr class="separator:ga5f536734177d63215d1494e6dea715d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25df4f03d0154ac5b09b875dad1226e0"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga25df4f03d0154ac5b09b875dad1226e0">rcc_disable_interal_osc</a> (void)</td></tr>
<tr class="memdesc:ga25df4f03d0154ac5b09b875dad1226e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the internal oscillator.  <a href="#ga25df4f03d0154ac5b09b875dad1226e0">更多...</a><br /></td></tr>
<tr class="separator:ga25df4f03d0154ac5b09b875dad1226e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc653bc7b616053515e1fd4aeb54f972"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gafc653bc7b616053515e1fd4aeb54f972">rcc_enable_main_osc</a> (void)</td></tr>
<tr class="memdesc:gafc653bc7b616053515e1fd4aeb54f972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the main oscillator.  <a href="#gafc653bc7b616053515e1fd4aeb54f972">更多...</a><br /></td></tr>
<tr class="separator:gafc653bc7b616053515e1fd4aeb54f972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga191546fa4ded6cb6d3c753e0de255464"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga191546fa4ded6cb6d3c753e0de255464">rcc_enable_interal_osc</a> (void)</td></tr>
<tr class="memdesc:ga191546fa4ded6cb6d3c753e0de255464"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the internal oscillator.  <a href="#ga191546fa4ded6cb6d3c753e0de255464">更多...</a><br /></td></tr>
<tr class="separator:ga191546fa4ded6cb6d3c753e0de255464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae166a674c8b6592adea0ff77c1e009e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae166a674c8b6592adea0ff77c1e009e9">rcc_enable_rcc2</a> (void)</td></tr>
<tr class="memdesc:gae166a674c8b6592adea0ff77c1e009e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the use of SYSCTL_RCC2 register for clock control.  <a href="#gae166a674c8b6592adea0ff77c1e009e9">更多...</a><br /></td></tr>
<tr class="separator:gae166a674c8b6592adea0ff77c1e009e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31217830e7f538e902e8b157e2715428"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga31217830e7f538e902e8b157e2715428">rcc_pll_off</a> (void)</td></tr>
<tr class="memdesc:ga31217830e7f538e902e8b157e2715428"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the main PLL.  <a href="#ga31217830e7f538e902e8b157e2715428">更多...</a><br /></td></tr>
<tr class="separator:ga31217830e7f538e902e8b157e2715428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58b85261f65604132b67d3567c2b0c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf58b85261f65604132b67d3567c2b0c3">rcc_pll_on</a> (void)</td></tr>
<tr class="memdesc:gaf58b85261f65604132b67d3567c2b0c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power up the main PLL.  <a href="#gaf58b85261f65604132b67d3567c2b0c3">更多...</a><br /></td></tr>
<tr class="separator:gaf58b85261f65604132b67d3567c2b0c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6acaa4f857ca454c3f90f579091b3246"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6acaa4f857ca454c3f90f579091b3246">rcc_set_osc_source</a> (enum <a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a> src)</td></tr>
<tr class="memdesc:ga6acaa4f857ca454c3f90f579091b3246"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the oscillator source to be used by the system clock.  <a href="#ga6acaa4f857ca454c3f90f579091b3246">更多...</a><br /></td></tr>
<tr class="separator:ga6acaa4f857ca454c3f90f579091b3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbe68ef690e48ae19d4ff04e69cc9c3"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabbbe68ef690e48ae19d4ff04e69cc9c3">rcc_pll_bypass_disable</a> (void)</td></tr>
<tr class="memdesc:gabbbe68ef690e48ae19d4ff04e69cc9c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the PLL bypass and use the PLL clock.  <a href="#gabbbe68ef690e48ae19d4ff04e69cc9c3">更多...</a><br /></td></tr>
<tr class="separator:gabbbe68ef690e48ae19d4ff04e69cc9c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga269054cc63981ae593e6820de2fe76b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga269054cc63981ae593e6820de2fe76b1">rcc_pll_bypass_enable</a> (void)</td></tr>
<tr class="memdesc:ga269054cc63981ae593e6820de2fe76b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the PLL bypass and use the oscillator clock.  <a href="#ga269054cc63981ae593e6820de2fe76b1">更多...</a><br /></td></tr>
<tr class="separator:ga269054cc63981ae593e6820de2fe76b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga104041e1468a0fc62d6c584a25859053"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga104041e1468a0fc62d6c584a25859053">rcc_set_pll_divisor</a> (uint8_t div400)</td></tr>
<tr class="memdesc:ga104041e1468a0fc62d6c584a25859053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the PLL clock divisor (from 400MHz)  <a href="#ga104041e1468a0fc62d6c584a25859053">更多...</a><br /></td></tr>
<tr class="separator:ga104041e1468a0fc62d6c584a25859053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9dea6bb566a5d6079037f41cc3d1c62"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad9dea6bb566a5d6079037f41cc3d1c62">rcc_set_pwm_divisor</a> (enum <a class="el" href="group__rcc__defines.html#ga9634afd06a58256ecd18d15d3fed8e5c">pwm_clkdiv</a> div)</td></tr>
<tr class="memdesc:gad9dea6bb566a5d6079037f41cc3d1c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set the PWM unit clock divisor.  <a href="#gad9dea6bb566a5d6079037f41cc3d1c62">更多...</a><br /></td></tr>
<tr class="separator:gad9dea6bb566a5d6079037f41cc3d1c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c7027c77c2a1a0d6d202e191c1baf5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga68c7027c77c2a1a0d6d202e191c1baf5">rcc_usb_pll_off</a> (void)</td></tr>
<tr class="memdesc:ga68c7027c77c2a1a0d6d202e191c1baf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down the USB PLL.  <a href="#ga68c7027c77c2a1a0d6d202e191c1baf5">更多...</a><br /></td></tr>
<tr class="separator:ga68c7027c77c2a1a0d6d202e191c1baf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae31973474f6d00125a57784e84230c86"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae31973474f6d00125a57784e84230c86">rcc_usb_pll_on</a> (void)</td></tr>
<tr class="memdesc:gae31973474f6d00125a57784e84230c86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power up the USB PLL.  <a href="#gae31973474f6d00125a57784e84230c86">更多...</a><br /></td></tr>
<tr class="separator:gae31973474f6d00125a57784e84230c86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f5f3bea5dbfde10760a9cd775951a51"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0f5f3bea5dbfde10760a9cd775951a51">rcc_wait_for_pll_ready</a> (void)</td></tr>
<tr class="memdesc:ga0f5f3bea5dbfde10760a9cd775951a51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wait for main PLL to lock.  <a href="#ga0f5f3bea5dbfde10760a9cd775951a51">更多...</a><br /></td></tr>
<tr class="separator:ga0f5f3bea5dbfde10760a9cd775951a51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fca8e561f7e2b2b7062c22d85419b4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga70fca8e561f7e2b2b7062c22d85419b4">rcc_change_pll_divisor</a> (uint8_t plldiv400)</td></tr>
<tr class="memdesc:ga70fca8e561f7e2b2b7062c22d85419b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Change the PLL divisor.  <a href="#ga70fca8e561f7e2b2b7062c22d85419b4">更多...</a><br /></td></tr>
<tr class="separator:ga70fca8e561f7e2b2b7062c22d85419b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed842866228082443acad62da172f4"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga14ed842866228082443acad62da172f4">rcc_get_system_clock_frequency</a> (void)</td></tr>
<tr class="memdesc:ga14ed842866228082443acad62da172f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the system clock frequency.  <a href="#ga14ed842866228082443acad62da172f4">更多...</a><br /></td></tr>
<tr class="separator:ga14ed842866228082443acad62da172f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e682bdf26bde662afb76403acdd227"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga94e682bdf26bde662afb76403acdd227">rcc_sysclk_config</a> (enum <a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a> src, enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a> xtal, uint8_t pll_div400)</td></tr>
<tr class="memdesc:ga94e682bdf26bde662afb76403acdd227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configure the system clock source.  <a href="#ga94e682bdf26bde662afb76403acdd227">更多...</a><br /></td></tr>
<tr class="separator:ga94e682bdf26bde662afb76403acdd227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae49bd2c005ae3796fbbeb38ef7d6a21f"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae49bd2c005ae3796fbbeb38ef7d6a21f">rcc_peripheral_enable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gae49bd2c005ae3796fbbeb38ef7d6a21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Peripheral Clocks.  <a href="#gae49bd2c005ae3796fbbeb38ef7d6a21f">更多...</a><br /></td></tr>
<tr class="separator:gae49bd2c005ae3796fbbeb38ef7d6a21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaf9fddc20e14204db6d4a4a54132d191b">rcc_peripheral_disable_clock</a> (volatile uint32_t *reg, uint32_t en)</td></tr>
<tr class="memdesc:gaf9fddc20e14204db6d4a4a54132d191b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Peripheral Clocks.  <a href="#gaf9fddc20e14204db6d4a4a54132d191b">更多...</a><br /></td></tr>
<tr class="separator:gaf9fddc20e14204db6d4a4a54132d191b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3779f1460275e6788f706c61d7f77205"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3779f1460275e6788f706c61d7f77205">rcc_peripheral_reset</a> (volatile uint32_t *reg, uint32_t reset)</td></tr>
<tr class="memdesc:ga3779f1460275e6788f706c61d7f77205"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset Peripherals.  <a href="#ga3779f1460275e6788f706c61d7f77205">更多...</a><br /></td></tr>
<tr class="separator:ga3779f1460275e6788f706c61d7f77205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb1b312c6db8db25447460742dcdb566"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gabb1b312c6db8db25447460742dcdb566">rcc_peripheral_clear_reset</a> (volatile uint32_t *reg, uint32_t clear_reset)</td></tr>
<tr class="memdesc:gabb1b312c6db8db25447460742dcdb566"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Remove Reset on Peripherals.  <a href="#gabb1b312c6db8db25447460742dcdb566">更多...</a><br /></td></tr>
<tr class="separator:gabb1b312c6db8db25447460742dcdb566"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga90aa2b7801b2b42debc0536d38c5b07c">rcc_periph_clock_enable</a> (enum rcc_periph_clken clken)</td></tr>
<tr class="memdesc:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Peripheral Clock in running mode.  <a href="#ga90aa2b7801b2b42debc0536d38c5b07c">更多...</a><br /></td></tr>
<tr class="separator:ga90aa2b7801b2b42debc0536d38c5b07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87325ef1019f246cd84ba8aa73100721"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga87325ef1019f246cd84ba8aa73100721">rcc_periph_clock_disable</a> (enum rcc_periph_clken clken)</td></tr>
<tr class="memdesc:ga87325ef1019f246cd84ba8aa73100721"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Peripheral Clock in running mode. Disable the clock on particular peripheral.  <a href="#ga87325ef1019f246cd84ba8aa73100721">更多...</a><br /></td></tr>
<tr class="separator:ga87325ef1019f246cd84ba8aa73100721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae8846a0bf49a46bcdc10a412bc69ee58">rcc_periph_reset_pulse</a> (enum rcc_periph_rst rst)</td></tr>
<tr class="memdesc:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, pulsed.  <a href="#gae8846a0bf49a46bcdc10a412bc69ee58">更多...</a><br /></td></tr>
<tr class="separator:gae8846a0bf49a46bcdc10a412bc69ee58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f3e2843e5d017717da66599ccc5daef"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6f3e2843e5d017717da66599ccc5daef">rcc_periph_reset_hold</a> (enum rcc_periph_rst rst)</td></tr>
<tr class="memdesc:ga6f3e2843e5d017717da66599ccc5daef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, hold.  <a href="#ga6f3e2843e5d017717da66599ccc5daef">更多...</a><br /></td></tr>
<tr class="separator:ga6f3e2843e5d017717da66599ccc5daef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga08aceecc3bebdf33119e8d7daf58b573">rcc_periph_reset_release</a> (enum rcc_periph_rst rst)</td></tr>
<tr class="memdesc:ga08aceecc3bebdf33119e8d7daf58b573"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset Peripheral, release.  <a href="#ga08aceecc3bebdf33119e8d7daf58b573">更多...</a><br /></td></tr>
<tr class="separator:ga08aceecc3bebdf33119e8d7daf58b573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28f0f55bda111ca5bbe9f0381ff6ef1b"><td class="memItemLeft" align="right" valign="top">BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga28f0f55bda111ca5bbe9f0381ff6ef1b">rcc_osc_ready_int_clear</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga28f0f55bda111ca5bbe9f0381ff6ef1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Oscillator Ready Interrupt Flag.  <a href="#ga28f0f55bda111ca5bbe9f0381ff6ef1b">更多...</a><br /></td></tr>
<tr class="separator:ga28f0f55bda111ca5bbe9f0381ff6ef1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6507734e493649ea262e10a511581d67"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga6507734e493649ea262e10a511581d67">rcc_osc_ready_int_enable</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga6507734e493649ea262e10a511581d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Oscillator Ready Interrupt.  <a href="#ga6507734e493649ea262e10a511581d67">更多...</a><br /></td></tr>
<tr class="separator:ga6507734e493649ea262e10a511581d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f7d1d31caae583cd72443e35885902b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7f7d1d31caae583cd72443e35885902b">rcc_osc_ready_int_disable</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga7f7d1d31caae583cd72443e35885902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Oscillator Ready Interrupt.  <a href="#ga7f7d1d31caae583cd72443e35885902b">更多...</a><br /></td></tr>
<tr class="separator:ga7f7d1d31caae583cd72443e35885902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01c3b6e7aee2cee13506e3f555539008"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga01c3b6e7aee2cee13506e3f555539008"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Oscillator Ready Interrupt Flag.  <a href="#ga01c3b6e7aee2cee13506e3f555539008">更多...</a><br /></td></tr>
<tr class="separator:ga01c3b6e7aee2cee13506e3f555539008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Wait for Oscillator Ready.  <a href="#ga1dfd0e0ba16285ce16e782e07af2cafa">更多...</a><br /></td></tr>
<tr class="separator:ga1dfd0e0ba16285ce16e782e07af2cafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn on an Oscillator.  <a href="#ga81b16ade2e5d6e024f36e3d568a9fd97">更多...</a><br /></td></tr>
<tr class="separator:ga81b16ade2e5d6e024f36e3d568a9fd97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89d079556639549018fbd8d66cf5fc20"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga89d079556639549018fbd8d66cf5fc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Turn off an Oscillator.  <a href="#ga89d079556639549018fbd8d66cf5fc20">更多...</a><br /></td></tr>
<tr class="separator:ga89d079556639549018fbd8d66cf5fc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3bccfeb2f4364e18997cbd88e2476270">rcc_osc_bypass_enable</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga3bccfeb2f4364e18997cbd88e2476270"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable Bypass.  <a href="#ga3bccfeb2f4364e18997cbd88e2476270">更多...</a><br /></td></tr>
<tr class="separator:ga3bccfeb2f4364e18997cbd88e2476270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga5fbe4bc4ca1447fff06e4490f655367e">rcc_osc_bypass_disable</a> (enum rcc_osc osc)</td></tr>
<tr class="memdesc:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable Bypass.  <a href="#ga5fbe4bc4ca1447fff06e4490f655367e">更多...</a><br /></td></tr>
<tr class="separator:ga5fbe4bc4ca1447fff06e4490f655367e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb943f9f25dc2df52890c90d468f373"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaddb943f9f25dc2df52890c90d468f373">rcc_css_enable</a> (void)</td></tr>
<tr class="memdesc:gaddb943f9f25dc2df52890c90d468f373"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Enable the Clock Security System.  <a href="#gaddb943f9f25dc2df52890c90d468f373">更多...</a><br /></td></tr>
<tr class="separator:gaddb943f9f25dc2df52890c90d468f373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2297cce07d5113023bf8eff03fc62c66"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2297cce07d5113023bf8eff03fc62c66">rcc_css_disable</a> (void)</td></tr>
<tr class="memdesc:ga2297cce07d5113023bf8eff03fc62c66"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Disable the Clock Security System.  <a href="#ga2297cce07d5113023bf8eff03fc62c66">更多...</a><br /></td></tr>
<tr class="separator:ga2297cce07d5113023bf8eff03fc62c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b45443e00d0774628de632257ba9f4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gab1b45443e00d0774628de632257ba9f4">rcc_css_int_clear</a> (void)</td></tr>
<tr class="memdesc:gab1b45443e00d0774628de632257ba9f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Clear the Clock Security System Interrupt Flag.  <a href="#gab1b45443e00d0774628de632257ba9f4">更多...</a><br /></td></tr>
<tr class="separator:gab1b45443e00d0774628de632257ba9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3d34d807e0934127960914833a1b4d"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0d3d34d807e0934127960914833a1b4d">rcc_css_int_flag</a> (void)</td></tr>
<tr class="memdesc:ga0d3d34d807e0934127960914833a1b4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Read the Clock Security System Interrupt Flag.  <a href="#ga0d3d34d807e0934127960914833a1b4d">更多...</a><br /></td></tr>
<tr class="separator:ga0d3d34d807e0934127960914833a1b4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga0ce4f6c68587faf17a38d98fdcdab338">rcc_set_sysclk_source</a> (enum rcc_osc clk)</td></tr>
<tr class="memdesc:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga0ce4f6c68587faf17a38d98fdcdab338">更多...</a><br /></td></tr>
<tr class="separator:ga0ce4f6c68587faf17a38d98fdcdab338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga93f0715a42904d8c70bc7d1c862cf89f">rcc_set_pll_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Multiplication Factor.  <a href="#ga93f0715a42904d8c70bc7d1c862cf89f">更多...</a><br /></td></tr>
<tr class="separator:ga93f0715a42904d8c70bc7d1c862cf89f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga05a5e2fab5bb6e8de484b83588a29bee">rcc_set_ppre</a> (uint32_t ppre)</td></tr>
<tr class="memdesc:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB Prescale Factor.  <a href="#ga05a5e2fab5bb6e8de484b83588a29bee">更多...</a><br /></td></tr>
<tr class="separator:ga05a5e2fab5bb6e8de484b83588a29bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae192b2cd0f37124db5ed76d599a5671b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae192b2cd0f37124db5ed76d599a5671b">rcc_set_hpre</a> (uint32_t hpre)</td></tr>
<tr class="memdesc:gae192b2cd0f37124db5ed76d599a5671b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the AHB Prescale Factor.  <a href="#gae192b2cd0f37124db5ed76d599a5671b">更多...</a><br /></td></tr>
<tr class="separator:gae192b2cd0f37124db5ed76d599a5671b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b592070405248d60877bba98a054aee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b592070405248d60877bba98a054aee"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_prediv</b> (uint32_t prediv)</td></tr>
<tr class="separator:ga5b592070405248d60877bba98a054aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccfc4aa94152abb68e0d5ad473adbf53"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_mco</b> (uint32_t mcosrc)</td></tr>
<tr class="separator:gaccfc4aa94152abb68e0d5ad473adbf53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3373359648b1677ac49d2fe86bff99b7"><td class="memItemLeft" align="right" valign="top">enum rcc_osc&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga3373359648b1677ac49d2fe86bff99b7">rcc_system_clock_source</a> (void)</td></tr>
<tr class="memdesc:ga3373359648b1677ac49d2fe86bff99b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Get the System Clock Source.  <a href="#ga3373359648b1677ac49d2fe86bff99b7">更多...</a><br /></td></tr>
<tr class="separator:ga3373359648b1677ac49d2fe86bff99b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae14769a2ed83d96e2ec9ba22d3e3d62a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae14769a2ed83d96e2ec9ba22d3e3d62a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_in_hsi_out_8mhz</b> (void)</td></tr>
<tr class="separator:gae14769a2ed83d96e2ec9ba22d3e3d62a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga996fd36ac939e39eb2a377064620250f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga996fd36ac939e39eb2a377064620250f"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_in_hsi_out_16mhz</b> (void)</td></tr>
<tr class="separator:ga996fd36ac939e39eb2a377064620250f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga63c14a3f3ed2799c6ad21564f97d0e99">rcc_clock_setup_in_hsi_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSI.  <a href="#ga63c14a3f3ed2799c6ad21564f97d0e99">更多...</a><br /></td></tr>
<tr class="separator:ga63c14a3f3ed2799c6ad21564f97d0e99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98c89d075aa469fcaa4c892b8833433f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga98c89d075aa469fcaa4c892b8833433f"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_in_hsi_out_32mhz</b> (void)</td></tr>
<tr class="separator:ga98c89d075aa469fcaa4c892b8833433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d5e2b0fc534c6315d5d57db88812113"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d5e2b0fc534c6315d5d57db88812113"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_in_hsi_out_40mhz</b> (void)</td></tr>
<tr class="separator:ga9d5e2b0fc534c6315d5d57db88812113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gadd6354a9a1404b23b5baa00b51b03cc2">rcc_clock_setup_in_hsi_out_48mhz</a> (void)</td></tr>
<tr class="memdesc:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 48MHz from HSI.  <a href="#gadd6354a9a1404b23b5baa00b51b03cc2">更多...</a><br /></td></tr>
<tr class="separator:gadd6354a9a1404b23b5baa00b51b03cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c291271812c333d975807cd5ec99a36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2c291271812c333d975807cd5ec99a36">rcc_set_sysclk_source</a> (uint32_t clk)</td></tr>
<tr class="memdesc:ga2c291271812c333d975807cd5ec99a36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the Source for the System Clock.  <a href="#ga2c291271812c333d975807cd5ec99a36">更多...</a><br /></td></tr>
<tr class="separator:ga2c291271812c333d975807cd5ec99a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga648726dbed9b010d181306103c9eb51c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga648726dbed9b010d181306103c9eb51c">rcc_set_pll2_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga648726dbed9b010d181306103c9eb51c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL2 Multiplication Factor.  <a href="#ga648726dbed9b010d181306103c9eb51c">更多...</a><br /></td></tr>
<tr class="separator:ga648726dbed9b010d181306103c9eb51c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga548fdeeacbf0c2199b0851a8c71ff872">rcc_set_pll3_multiplication_factor</a> (uint32_t mul)</td></tr>
<tr class="memdesc:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL3 Multiplication Factor.  <a href="#ga548fdeeacbf0c2199b0851a8c71ff872">更多...</a><br /></td></tr>
<tr class="separator:ga548fdeeacbf0c2199b0851a8c71ff872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">rcc_set_pll_source</a> (uint32_t pllsrc)</td></tr>
<tr class="memdesc:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the PLL Clock Source.  <a href="#ga2f2bd45ad9c8b32e0fe5affe9bf181bf">更多...</a><br /></td></tr>
<tr class="separator:ga2f2bd45ad9c8b32e0fe5affe9bf181bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae307406af5f22597be382a3eecc7b54b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae307406af5f22597be382a3eecc7b54b">rcc_set_pllxtpre</a> (uint32_t pllxtpre)</td></tr>
<tr class="memdesc:gae307406af5f22597be382a3eecc7b54b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the HSE Frequency Divider used as PLL Clock Source.  <a href="#gae307406af5f22597be382a3eecc7b54b">更多...</a><br /></td></tr>
<tr class="separator:gae307406af5f22597be382a3eecc7b54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga190cb3bbb95d687334d00e15bfab5b56">rcc_set_adcpre</a> (uint32_t adcpre)</td></tr>
<tr class="memdesc:ga190cb3bbb95d687334d00e15bfab5b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Setup the A/D Clock.  <a href="#ga190cb3bbb95d687334d00e15bfab5b56">更多...</a><br /></td></tr>
<tr class="separator:ga190cb3bbb95d687334d00e15bfab5b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac40c9478480f3a44c381c15482a563cd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gac40c9478480f3a44c381c15482a563cd">rcc_set_ppre2</a> (uint32_t ppre2)</td></tr>
<tr class="memdesc:gac40c9478480f3a44c381c15482a563cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB2 Prescale Factor.  <a href="#gac40c9478480f3a44c381c15482a563cd">更多...</a><br /></td></tr>
<tr class="separator:gac40c9478480f3a44c381c15482a563cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaaf1b9174131b00a7014c0328a53a65a1">rcc_set_ppre1</a> (uint32_t ppre1)</td></tr>
<tr class="memdesc:gaaf1b9174131b00a7014c0328a53a65a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the APB1 Prescale Factor.  <a href="#gaaf1b9174131b00a7014c0328a53a65a1">更多...</a><br /></td></tr>
<tr class="separator:gaaf1b9174131b00a7014c0328a53a65a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad434015520b42043657d7478f8308c37"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gad434015520b42043657d7478f8308c37">rcc_set_usbpre</a> (uint32_t usbpre)</td></tr>
<tr class="memdesc:gad434015520b42043657d7478f8308c37"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set the USB Prescale Factor.  <a href="#gad434015520b42043657d7478f8308c37">更多...</a><br /></td></tr>
<tr class="separator:gad434015520b42043657d7478f8308c37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3002a6fe10a813069b1d13c98c0a6da7"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_prediv1</b> (uint32_t prediv)</td></tr>
<tr class="separator:ga3002a6fe10a813069b1d13c98c0a6da7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3a206a5322c1c6f7737654e13a01c6b8"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_prediv2</b> (uint32_t prediv)</td></tr>
<tr class="separator:ga3a206a5322c1c6f7737654e13a01c6b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ce7e31318695e354e955004c0050a85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ce7e31318695e354e955004c0050a85"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_prediv1_source</b> (uint32_t rccsrc)</td></tr>
<tr class="separator:ga2ce7e31318695e354e955004c0050a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae75d09f5953c113b10c266937e0d36a7"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae75d09f5953c113b10c266937e0d36a7">rcc_clock_setup_in_hsi_out_64mhz</a> (void)</td></tr>
<tr class="memdesc:gae75d09f5953c113b10c266937e0d36a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 64MHz from HSI.  <a href="#gae75d09f5953c113b10c266937e0d36a7">更多...</a><br /></td></tr>
<tr class="separator:gae75d09f5953c113b10c266937e0d36a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga2a1d0a3e6272c2268ed5b560fb37262c">rcc_clock_setup_in_hse_8mhz_out_24mhz</a> (void)</td></tr>
<tr class="memdesc:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 8MHz.  <a href="#ga2a1d0a3e6272c2268ed5b560fb37262c">更多...</a><br /></td></tr>
<tr class="separator:ga2a1d0a3e6272c2268ed5b560fb37262c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de5e411afdd8f22d01d91613acfc844"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga7de5e411afdd8f22d01d91613acfc844">rcc_clock_setup_in_hse_8mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:ga7de5e411afdd8f22d01d91613acfc844"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 8MHz.  <a href="#ga7de5e411afdd8f22d01d91613acfc844">更多...</a><br /></td></tr>
<tr class="separator:ga7de5e411afdd8f22d01d91613acfc844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae6012c8bf33f8cfa406a37ef88e9a47b">rcc_clock_setup_in_hse_12mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 12MHz.  <a href="#gae6012c8bf33f8cfa406a37ef88e9a47b">更多...</a><br /></td></tr>
<tr class="separator:gae6012c8bf33f8cfa406a37ef88e9a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec148e144431957a5a0dff4d3ce581b1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaec148e144431957a5a0dff4d3ce581b1">rcc_clock_setup_in_hse_16mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gaec148e144431957a5a0dff4d3ce581b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 24MHz from HSE at 16MHz.  <a href="#gaec148e144431957a5a0dff4d3ce581b1">更多...</a><br /></td></tr>
<tr class="separator:gaec148e144431957a5a0dff4d3ce581b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae61f5759a5cbcd628e873e951ade7f1b">rcc_clock_setup_in_hse_25mhz_out_72mhz</a> (void)</td></tr>
<tr class="memdesc:gae61f5759a5cbcd628e873e951ade7f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Set System Clock PLL at 72MHz from HSE at 25MHz.  <a href="#gae61f5759a5cbcd628e873e951ade7f1b">更多...</a><br /></td></tr>
<tr class="separator:gae61f5759a5cbcd628e873e951ade7f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa02e63deae78644c393004fb900fe584"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a> (void)</td></tr>
<tr class="memdesc:gaa02e63deae78644c393004fb900fe584"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Reset the backup domain.  <a href="#gaa02e63deae78644c393004fb900fe584">更多...</a><br /></td></tr>
<tr class="separator:gaa02e63deae78644c393004fb900fe584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2280aff17e5e44119435da2aec144d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafb2280aff17e5e44119435da2aec144d"></a>
BEGIN_DECLS void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_ready_int_clear</b> (osc_t osc)</td></tr>
<tr class="separator:gafb2280aff17e5e44119435da2aec144d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga147836b03e1dd972e365ce0732818078"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga147836b03e1dd972e365ce0732818078"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_ready_int_enable</b> (osc_t osc)</td></tr>
<tr class="separator:ga147836b03e1dd972e365ce0732818078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6ebab9be1d0f9fe163a4d8dd88f6522"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_ready_int_disable</b> (osc_t osc)</td></tr>
<tr class="separator:gab6ebab9be1d0f9fe163a4d8dd88f6522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab01089842913b18e3df6e0e3ec89fd71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab01089842913b18e3df6e0e3ec89fd71"></a>
int&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_ready_int_flag</b> (osc_t osc)</td></tr>
<tr class="separator:gab01089842913b18e3df6e0e3ec89fd71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f9fac6ac510e119aebe5f62c53f073a"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_wait_for_osc_ready</b> (osc_t osc)</td></tr>
<tr class="separator:ga0f9fac6ac510e119aebe5f62c53f073a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472eba195686b970de6216ab61ebd7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6472eba195686b970de6216ab61ebd7c"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_wait_for_sysclk_status</b> (osc_t osc)</td></tr>
<tr class="separator:ga6472eba195686b970de6216ab61ebd7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dbd64d58e019803bf109609203d1afd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8dbd64d58e019803bf109609203d1afd"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_on</b> (osc_t osc)</td></tr>
<tr class="separator:ga8dbd64d58e019803bf109609203d1afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5f5d6161e92d2708ee1e2d0517c10c28"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_off</b> (osc_t osc)</td></tr>
<tr class="separator:ga5f5d6161e92d2708ee1e2d0517c10c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e144ef62bd737fe6cab45eddec41da3"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_bypass_enable</b> (osc_t osc)</td></tr>
<tr class="separator:ga3e144ef62bd737fe6cab45eddec41da3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9152b74c16322ae76cec62ef93403916"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9152b74c16322ae76cec62ef93403916"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_osc_bypass_disable</b> (osc_t osc)</td></tr>
<tr class="separator:ga9152b74c16322ae76cec62ef93403916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_rtcpre</b> (uint32_t rtcpre)</td></tr>
<tr class="separator:ga63aa2b3fb8156ad6b6d2b08d4fe8f12e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfad289e21cd0d348cf2a765ce702aff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacfad289e21cd0d348cf2a765ce702aff"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_main_pll_hsi</b> (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq)</td></tr>
<tr class="separator:gacfad289e21cd0d348cf2a765ce702aff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9cad56153485b68efc5c3b444beddd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac9cad56153485b68efc5c3b444beddd4"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_main_pll_hse</b> (uint32_t pllm, uint32_t plln, uint32_t pllp, uint32_t pllq)</td></tr>
<tr class="separator:gac9cad56153485b68efc5c3b444beddd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e0da920f4567f343a9b812df7a5687"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga85e0da920f4567f343a9b812df7a5687"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_hse_3v3</b> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="separator:ga85e0da920f4567f343a9b812df7a5687"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba543e9f620317363771628aee205ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ba543e9f620317363771628aee205ff"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_set_pll_configuration</b> (uint32_t source, uint32_t multiplier, uint32_t divisor)</td></tr>
<tr class="separator:ga8ba543e9f620317363771628aee205ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff68f124bf59d2f265a91b0095abcbe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ff68f124bf59d2f265a91b0095abcbe"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_rtc_select_clock</b> (uint32_t clock)</td></tr>
<tr class="separator:ga2ff68f124bf59d2f265a91b0095abcbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d9ff219cb4e09c3cddbf383e8c47b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga71d9ff219cb4e09c3cddbf383e8c47b3"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_msi</b> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="separator:ga71d9ff219cb4e09c3cddbf383e8c47b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d30e886f8749e059865bd3fc7a14ccd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3d30e886f8749e059865bd3fc7a14ccd"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_hsi</b> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="separator:ga3d30e886f8749e059865bd3fc7a14ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76b12063e828a7af960d375dee952d31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga76b12063e828a7af960d375dee952d31"></a>
void&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_clock_setup_pll</b> (const <a class="el" href="structclock__scale__t.html">clock_scale_t</a> *clock)</td></tr>
<tr class="separator:ga76b12063e828a7af960d375dee952d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
变量</h2></td></tr>
<tr class="memitem:gaba9e03d07373dbae94ca80f2834fb490"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba9e03d07373dbae94ca80f2834fb490"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_core_frequency</b></td></tr>
<tr class="separator:gaba9e03d07373dbae94ca80f2834fb490"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22df1ef18004ccf4732c9873433a2067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga22df1ef18004ccf4732c9873433a2067"></a>
uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rcc_ppre_frequency</b></td></tr>
<tr class="separator:ga22df1ef18004ccf4732c9873433a2067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a></td></tr>
<tr class="separator:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a></td></tr>
<tr class="separator:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a></td></tr>
<tr class="separator:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a></td></tr>
<tr class="separator:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6732b60b662d0168e6995cddc5027c29"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6732b60b662d0168e6995cddc5027c29"></a>
const <a class="el" href="structclock__scale__t.html">clock_scale_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>hse_8mhz_3v3</b> [CLOCK_3V3_END]</td></tr>
<tr class="separator:ga6732b60b662d0168e6995cddc5027c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb8ec930fbb38a02df9f93b40d3bb559"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaeb8ec930fbb38a02df9f93b40d3bb559"></a>
const <a class="el" href="structclock__scale__t.html">clock_scale_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>clock_config</b> [CLOCK_CONFIG_END]</td></tr>
<tr class="separator:gaeb8ec930fbb38a02df9f93b40d3bb559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#ga71455852cfe7420e0c33a63e0e09c4e5">rcc_ppre1_frequency</a></td></tr>
<tr class="separator:ga71455852cfe7420e0c33a63e0e09c4e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rcc__defines.html#gae9ac2772ba7880c2a2941d8a7150c477">rcc_ppre2_frequency</a></td></tr>
<tr class="separator:gae9ac2772ba7880c2a2941d8a7150c477"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<p><b>Defined Constants and Types for the LM4F Reset and Clock Control</b> </p>
<p><b>Defined Constants and Types for the STM32L1xx Reset and Clock Control</b></p>
<p><b>Defined Constants and Types for the STM32F4xx Reset and Clock Control</b></p>
<p><b>Defined Constants and Types for the STM32F3xx Reset and Clock Control</b></p>
<p><b>Defined Constants and Types for the STM32F2xx Reset and Clock Control</b></p>
<p><b>Defined Constants and Types for the STM32F1xx Reset and Clock Control</b></p>
<p><b>Defined Constants and Types for the STM32F0xx Reset and Clock Control</b></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2012 Alexandru Gagniuc <a href="#" onclick="location.href='mai'+'lto:'+'mr.'+'nu'+'ke.'+'me'+'@gm'+'ai'+'l.c'+'om'; return false;">mr.nu<span style="display: none;">.nosp@m.</span>ke.m<span style="display: none;">.nosp@m.</span>e@gma<span style="display: none;">.nosp@m.</span>il.c<span style="display: none;">.nosp@m.</span>om</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>10 March 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>作者</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span style="display: none;">.nosp@m.</span>n@se<span style="display: none;">.nosp@m.</span>znam.<span style="display: none;">.nosp@m.</span>cz</a></dd></dl>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>日期</dt><dd>29 Jun 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a> </dd>
<dd>
 &copy;  2011 Stephen Caudle <a href="#" onclick="location.href='mai'+'lto:'+'sca'+'ud'+'le@'+'do'+'cem'+'e.'+'com'; return false;">scaud<span style="display: none;">.nosp@m.</span>le@d<span style="display: none;">.nosp@m.</span>oceme<span style="display: none;">.nosp@m.</span>.com</a> </dd>
<dd>
 &copy;  2013 Fernando Cortes <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'na'+'ndo'+'.c'+'orc'+'am'+'@gm'+'ai'+'l.c'+'om'; return false;">ferna<span style="display: none;">.nosp@m.</span>ndo.<span style="display: none;">.nosp@m.</span>corca<span style="display: none;">.nosp@m.</span>m@gm<span style="display: none;">.nosp@m.</span>ail.c<span style="display: none;">.nosp@m.</span>om</a> </dd>
<dd>
 &copy;  2013 Guillermo Rivera <a href="#" onclick="location.href='mai'+'lto:'+'mem'+'og'+'rg@'+'gm'+'ail'+'.c'+'om'; return false;">memog<span style="display: none;">.nosp@m.</span>rg@g<span style="display: none;">.nosp@m.</span>mail.<span style="display: none;">.nosp@m.</span>com</a></dd></dl>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section date"><dt>日期</dt><dd>11 July 2013</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2011 Fergus Noble <a href="#" onclick="location.href='mai'+'lto:'+'fer'+'gu'+'sno'+'bl'+'e@g'+'ma'+'il.'+'co'+'m'; return false;">fergu<span style="display: none;">.nosp@m.</span>snob<span style="display: none;">.nosp@m.</span>le@gm<span style="display: none;">.nosp@m.</span>ail.<span style="display: none;">.nosp@m.</span>com</a> </dd>
<dd>
 &copy;  2011 Stephen Caudle <a href="#" onclick="location.href='mai'+'lto:'+'sca'+'ud'+'le@'+'do'+'cem'+'e.'+'com'; return false;">scaud<span style="display: none;">.nosp@m.</span>le@d<span style="display: none;">.nosp@m.</span>oceme<span style="display: none;">.nosp@m.</span>.com</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>18 August 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section version"><dt>版本</dt><dd>1.0.0</dd></dl>
<dl class="section author"><dt>作者</dt><dd> &copy;  2009 Federico Ruiz-Ugalde &lt;memeruiz at gmail dot com&gt; </dd>
<dd>
 &copy;  2009 Uwe Hermann <a href="#" onclick="location.href='mai'+'lto:'+'uwe'+'@h'+'erm'+'an'+'n-u'+'we'+'.de'; return false;">uwe@h<span style="display: none;">.nosp@m.</span>erma<span style="display: none;">.nosp@m.</span>nn-uw<span style="display: none;">.nosp@m.</span>e.de</a> </dd>
<dd>
 &copy;  2012 Karl Palsson <a href="#" onclick="location.href='mai'+'lto:'+'kar'+'lp'+'@tw'+'ea'+'k.n'+'et'+'.au'; return false;">karlp<span style="display: none;">.nosp@m.</span>@twe<span style="display: none;">.nosp@m.</span>ak.ne<span style="display: none;">.nosp@m.</span>t.au</a></dd></dl>
<dl class="section date"><dt>日期</dt><dd>11 November 2012</dd></dl>
<p>LGPL License Terms <a class="el" href="lgpl_license.html">libopencm3 License</a></p>
<dl class="section author"><dt>作者</dt><dd> &copy;  2013 Frantisek Burian <a href="#" onclick="location.href='mai'+'lto:'+'BuF'+'ra'+'n@s'+'ez'+'nam'+'.c'+'z'; return false;">BuFra<span style="display: none;">.nosp@m.</span>n@se<span style="display: none;">.nosp@m.</span>znam.<span style="display: none;">.nosp@m.</span>cz</a> </dd></dl>
<h2 class="groupheader">枚举类型说明</h2>
<a class="anchor" id="ga1b534c93284a244cc1a84f41a459173a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Oscillator source values. </p>
<p>Possible values of the oscillator source. </p>

</div>
</div>
<a class="anchor" id="ga9634afd06a58256ecd18d15d3fed8e5c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga9634afd06a58256ecd18d15d3fed8e5c">pwm_clkdiv</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PWM clock divisor values. </p>
<p>Possible values of the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. </p>

</div>
</div>
<a class="anchor" id="ga8f09204cad649f070887682ed6549ea9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Predefined crystal values. </p>
<p>Predefined crystal values for the XTAL field in SYSCTL_RCC. Using these predefined values in the XTAL field, the SYSCTL_PLLFREQ0 and SYSCTL_PLLFREQ1 are automatically adjusted in hardware to provide a PLL clock of 400MHz. </p>

</div>
</div>
<h2 class="groupheader">函数说明</h2>
<a class="anchor" id="gaa02e63deae78644c393004fb900fe584"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_backupdomain_reset </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset the backup domain. </p>
<p>The backup domain register is reset to disable all controls. </p>

</div>
</div>
<a class="anchor" id="ga70fca8e561f7e2b2b7062c22d85419b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_change_pll_divisor </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pll_div400</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Change the PLL divisor. </p>
<p>Changes the divisor applied to the 400MHz PLL clock. The PLL must have previously been configured by selecting an appropriate XTAL value, and turning on the PLL. This function does not reconfigure the XTAL value or oscillator source. It only changes the PLL divisor.</p>
<p>The PLL is bypassed before modifying the divisor, and the function blocks until the PLL is locked, then the bypass is disabled, before returning.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pll_div400</td><td>The clock divisor to apply to the 400MHz PLL clock. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae6012c8bf33f8cfa406a37ef88e9a47b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_12mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 12MHz. </p>

</div>
</div>
<a class="anchor" id="gaec148e144431957a5a0dff4d3ce581b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_16mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 16MHz. </p>

</div>
</div>
<a class="anchor" id="gae61f5759a5cbcd628e873e951ade7f1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_25mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 25MHz. </p>

</div>
</div>
<a class="anchor" id="ga2a1d0a3e6272c2268ed5b560fb37262c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSE at 8MHz. </p>

</div>
</div>
<a class="anchor" id="ga7de5e411afdd8f22d01d91613acfc844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hse_8mhz_out_72mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 72MHz from HSE at 8MHz. </p>

</div>
</div>
<a class="anchor" id="ga63c14a3f3ed2799c6ad21564f97d0e99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_24mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 24MHz from HSI. </p>

</div>
</div>
<a class="anchor" id="gadd6354a9a1404b23b5baa00b51b03cc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_48mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 48MHz from HSI. </p>

</div>
</div>
<a class="anchor" id="gae75d09f5953c113b10c266937e0d36a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_clock_setup_in_hsi_out_64mhz </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set System Clock PLL at 64MHz from HSI. </p>

</div>
</div>
<a class="anchor" id="gad6494301cc49e87210fe3e6234c6698c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void rcc_configure_xtal </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a>&#160;</td>
          <td class="paramname"><em>xtal</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the crystal type connected to the device. </p>
<p>Configure the crystal type connected between the OSCO and OSCI pins by writing the appropriate value to the XTAL field in SYSCTL_RCC. The PLL parameters are automatically adjusted in hardware to provide a PLL clock of 400MHz.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">xtal</td><td>predefined crystal type </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>参见</dt><dd><a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9" title="Predefined crystal values. ">xtal_t</a> </dd></dl>

</div>
</div>
<a class="anchor" id="ga2297cce07d5113023bf8eff03fc62c66"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Clock Security System. </p>

</div>
</div>
<a class="anchor" id="gaddb943f9f25dc2df52890c90d468f373"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Clock Security System. </p>

</div>
</div>
<a class="anchor" id="gab1b45443e00d0774628de632257ba9f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_css_int_clear </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Clock Security System Interrupt Flag. </p>

</div>
</div>
<a class="anchor" id="ga0d3d34d807e0934127960914833a1b4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_css_int_flag </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Clock Security System Interrupt Flag. </p>
<dl class="section return"><dt>返回</dt><dd>int. Boolean value for flag set. </dd></dl>

</div>
</div>
<a class="anchor" id="ga25df4f03d0154ac5b09b875dad1226e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_disable_interal_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the internal oscillator. </p>
<p>Sets the IOSCDIS bit in SYSCTL_RCC, disabling the internal oscillator. </p>

</div>
</div>
<a class="anchor" id="ga5f536734177d63215d1494e6dea715d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_disable_main_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the main oscillator. </p>
<p>Sets the IOSCDIS bit in SYSCTL_RCC, disabling the main oscillator. </p>

</div>
</div>
<a class="anchor" id="ga191546fa4ded6cb6d3c753e0de255464"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_interal_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the internal oscillator. </p>
<p>Clears the IOSCDIS bit in SYSCTL_RCC, enabling the internal oscillator. </p>

</div>
</div>
<a class="anchor" id="gafc653bc7b616053515e1fd4aeb54f972"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_main_osc </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the main oscillator. </p>
<p>Clears the MOSCDIS bit in SYSCTL_RCC, enabling the main oscillator. </p>

</div>
</div>
<a class="anchor" id="gae166a674c8b6592adea0ff77c1e009e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_enable_rcc2 </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the use of SYSCTL_RCC2 register for clock control. </p>
<p>Enables the USERCC2 bit in SYSCTTL_RCC2. Settings in SYSCTL_RCC2 will override settings in SYSCTL_RCC. This function must be called before other calls to manipulate the clock, as libopencm3 uses the SYSCTL_RCC2 register. </p>

</div>
</div>
<a class="anchor" id="ga14ed842866228082443acad62da172f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_get_system_clock_frequency </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the system clock frequency. </p>
<dl class="section return"><dt>返回</dt><dd>System clock frequency in Hz </dd></dl>

</div>
</div>
<a class="anchor" id="ga5fbe4bc4ca1447fff06e4490f655367e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Bypass. </p>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect.</td></tr>
  </table>
  </dd>
</dl>
<p>Re-enable the internal clock (high speed and low speed clocks only). The internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>注解</dt><dd>The LSE clock is in the backup domain and cannot have bypass removed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been reset (see <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3bccfeb2f4364e18997cbd88e2476270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Bypass. </p>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect.</td></tr>
  </table>
  </dd>
</dl>
<p>Enable an external clock to bypass the internal clock (high speed and low speed clocks only). The external clock must be enabled (see <a class="el" href="group__rcc__file.html#ga81b16ade2e5d6e024f36e3d568a9fd97">rcc_osc_on</a>) and the internal clock must be disabled (see <a class="el" href="group__rcc__file.html#ga89d079556639549018fbd8d66cf5fc20">rcc_osc_off</a>) for this to have effect.</p>
<dl class="section note"><dt>注解</dt><dd>The LSE clock is in the backup domain and cannot be bypassed until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE and LSE have effect. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga89d079556639549018fbd8d66cf5fc20"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_off </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn off an Oscillator. </p>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>注解</dt><dd>An oscillator cannot be turned off if it is selected as the system clock.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID</td></tr>
  </table>
  </dd>
</dl>
<p>Disable an oscillator and power off.</p>
<dl class="section note"><dt>注解</dt><dd>An oscillator cannot be turned off if it is selected as the system clock. </dd>
<dd>
The LSE clock is in the backup domain and cannot be disabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>) or the backup domain has been (see reset <a class="el" href="group__rcc__file.html#gaa02e63deae78644c393004fb900fe584">rcc_backupdomain_reset</a>).</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga81b16ade2e5d6e024f36e3d568a9fd97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_on </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Turn on an Oscillator. </p>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID</td></tr>
  </table>
  </dd>
</dl>
<p>Enable an oscillator and power on. Each oscillator requires an amount of time to settle to a usable state. Refer to datasheets for time delay information. A status flag is available to indicate when the oscillator becomes ready (see <a class="el" href="group__rcc__file.html#ga01c3b6e7aee2cee13506e3f555539008">rcc_osc_ready_int_flag</a> and <a class="el" href="group__rcc__file.html#ga1dfd0e0ba16285ce16e782e07af2cafa">rcc_wait_for_osc_ready</a>).</p>
<dl class="section note"><dt>注解</dt><dd>The LSE clock is in the backup domain and cannot be enabled until the backup domain write protection has been removed (see <a class="el" href="group__pwr__file.html#ga47f30c2ab88b0a18a2f343cf4f9c0743">pwr_disable_backup_domain_write_protect</a>).</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga28f0f55bda111ca5bbe9f0381ff6ef1b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void rcc_osc_ready_int_clear </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Clear the Oscillator Ready Interrupt Flag. </p>
<p>Clear the interrupt flag that was set when a clock oscillator became ready to use.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga7f7d1d31caae583cd72443e35885902b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_disable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6507734e493649ea262e10a511581d67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_osc_ready_int_enable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable the Oscillator Ready Interrupt. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga01c3b6e7aee2cee13506e3f555539008"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int rcc_osc_ready_int_flag </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Read the Oscillator Ready Interrupt Flag. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>int. Boolean value for flag set. </dd></dl>

</div>
</div>
<a class="anchor" id="ga87325ef1019f246cd84ba8aa73100721"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_disable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_periph_clken&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable Peripheral Clock in running mode. Disable the clock on particular peripheral. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see #rcc_periph_clken (RCC_UART1 for example) </p>

</div>
</div>
<a class="anchor" id="ga90aa2b7801b2b42debc0536d38c5b07c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_clock_enable </td>
          <td>(</td>
          <td class="paramtype">enum rcc_periph_clken&#160;</td>
          <td class="paramname"><em>clken</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable Peripheral Clock in running mode. </p>
<p>Enable the clock on particular peripheral.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clken</td><td>rcc_periph_clken Peripheral RCC</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see #rcc_periph_clken (RCC_UART1 for example) </p>

</div>
</div>
<a class="anchor" id="ga6f3e2843e5d017717da66599ccc5daef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_hold </td>
          <td>(</td>
          <td class="paramtype">enum rcc_periph_rst&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, hold. </p>
<p>Reset particular peripheral, and hold in reset state.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see #rcc_periph_rst (RST_UART1 for example) </p>

</div>
</div>
<a class="anchor" id="gae8846a0bf49a46bcdc10a412bc69ee58"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_pulse </td>
          <td>(</td>
          <td class="paramtype">enum rcc_periph_rst&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, pulsed. </p>
<p>Reset particular peripheral, and restore to working state.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see #rcc_periph_rst (RST_UART1 for example) </p>

</div>
</div>
<a class="anchor" id="ga08aceecc3bebdf33119e8d7daf58b573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_periph_reset_release </td>
          <td>(</td>
          <td class="paramtype">enum rcc_periph_rst&#160;</td>
          <td class="paramname"><em>rst</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset Peripheral, release. </p>
<p>Restore peripheral from reset state to working state.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">rst</td><td>rcc_periph_rst Peripheral reset</td></tr>
  </table>
  </dd>
</dl>
<p>For available constants, see #rcc_periph_rst (RST_UART1 for example) </p>

</div>
</div>
<a class="anchor" id="gabb1b312c6db8db25447460742dcdb566"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_clear_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clear_reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Remove Reset on Peripherals. </p>
<p>Remove the reset on particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could have the reset removed simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">clear_reset</td><td>Unsigned int32. Logical OR of all resets to be removed: <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaf9fddc20e14204db6d4a4a54132d191b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_disable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Disable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be disabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be used for disabling. <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae49bd2c005ae3796fbbeb38ef7d6a21f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">BEGIN_DECLS void rcc_peripheral_enable_clock </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>en</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Enable Peripheral Clocks. </p>
<p>Enable the clock on particular peripherals. There are three registers involved, each one controlling the enabling of clocks associated with the AHB, APB1 and APB2 respectively. Several peripherals could be enabled simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Clock Enable Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR)</td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">en</td><td>Unsigned int32. Logical OR of all enables to be set <ul>
<li>If register is RCC_AHBER, from <a class="el" href="group__rcc__ahbenr__en.html">RCC_AHBENR enable values</a> </li>
<li>If register is RCC_APB1ENR, from <a class="el" href="group__rcc__apb1enr__en.html">RCC_APB1ENR enable values</a> </li>
<li>If register is RCC_APB2ENR, from <a class="el" href="group__rcc__apb2enr__en.html">RCC_APB2ENR enable values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga3779f1460275e6788f706c61d7f77205"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_peripheral_reset </td>
          <td>(</td>
          <td class="paramtype">volatile uint32_t *&#160;</td>
          <td class="paramname"><em>reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>reset</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Reset Peripherals. </p>
<p>Reset particular peripherals. There are three registers involved, each one controlling reset of peripherals associated with the AHB, APB1 and APB2 respectively. Several peripherals could be reset simultaneously <em>only if they are controlled by the same register</em>.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">*reg</td><td>Unsigned int32. Pointer to a Reset Register (either RCC_AHBENR, RCC_APB1ENR or RCC_APB2ENR) </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">reset</td><td>Unsigned int32. Logical OR of all resets. <ul>
<li>If register is RCC_AHBRSTR, from <a class="el" href="group__rcc__ahbrstr__rst.html">RCC_AHBRSTR reset values</a> </li>
<li>If register is RCC_APB1RSTR, from <a class="el" href="group__rcc__apb1rstr__rst.html">RCC_APB1RSTR reset values</a> </li>
<li>If register is RCC_APB2RSTR, from <a class="el" href="group__rcc__apb2rstr__rst.html">RCC_APB2RSTR reset values</a> </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gabbbe68ef690e48ae19d4ff04e69cc9c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_bypass_disable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable the PLL bypass and use the PLL clock. </p>
<p>Clear BYPASS2 in SYSCTL_RCC2. The system clock is derived from the PLL clock divided by the divisor specified in SYSDIV2.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="ga269054cc63981ae593e6820de2fe76b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_bypass_enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable the PLL bypass and use the oscillator clock. </p>
<p>Set BYPASS2 in SYSCTL_RCC2. The system clock is derived from the oscillator clock divided by the divisor specified in SYSDIV2.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="ga31217830e7f538e902e8b157e2715428"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_off </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power down the main PLL. </p>
<p>Sets the SYSCTL_RCC2_PWRDN2 in SYSCTL_RCC2 to power down the PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="gaf58b85261f65604132b67d3567c2b0c3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_pll_on </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power up the main PLL. </p>
<p>Clears the PWRDN2 in SYSCTL_RCC2 to power on the PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="ga190cb3bbb95d687334d00e15bfab5b56"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_adcpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>adcpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>ADC Setup the A/D Clock. </p>
<p>The ADC's have a common clock prescale setting.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">adcpre</td><td>uint32_t. Prescale divider taken from <a class="el" href="group__rcc__cfgr__adcpre.html">RCC ADC clock prescaler enable values</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae192b2cd0f37124db5ed76d599a5671b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_hpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>hpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the AHB Prescale Factor. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">hpre</td><td>Unsigned int32. AHB prescale factor <a class="el" href="group__rcc__cfgr__ahbpre.html">RCC_CFGR AHB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga6acaa4f857ca454c3f90f579091b3246"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_osc_source </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a>&#160;</td>
          <td class="paramname"><em>src</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the oscillator source to be used by the system clock. </p>
<p>Set the clock source for the system clock.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="ga648726dbed9b010d181306103c9eb51c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll2_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL2 Multiplication Factor. </p>
<dl class="section note"><dt>注解</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga548fdeeacbf0c2199b0851a8c71ff872"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll3_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL3 Multiplication Factor. </p>
<dl class="section note"><dt>注解</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga104041e1468a0fc62d6c584a25859053"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_divisor </td>
          <td>(</td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>div400</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the PLL clock divisor (from 400MHz) </p>
<p>Set the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module. The divisor is expected to be a divisor from 400MHz, not 200MHz. The DIV400 is also set.</p>
<p>Specifies the divisor that used to generate the system clock from either the PLL output or the oscillator source (depending on the BYPASS2 bit in SYSCTL_RCC2). SYSDIV2 is used for the divisor when both the USESYSDIV bit in SYSCTL_RCC is set.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>clock divisor to apply to the 400MHz PLL clock. It is the caller's responsibility to ensure that the divisor will not create a system clock that is out of spec. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga93f0715a42904d8c70bc7d1c862cf89f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_multiplication_factor </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>mul</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Multiplication Factor. </p>
<dl class="section note"><dt>注解</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">mul</td><td>Unsigned int32. PLL multiplication factor <a class="el" href="group__rcc__cfgr__pmf.html">RCC_CFGR PLL Multiplication Factor</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2f2bd45ad9c8b32e0fe5affe9bf181bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pll_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllsrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the PLL Clock Source. </p>
<dl class="section note"><dt>注解</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllsrc</td><td>Unsigned int32. PLL clock source <a class="el" href="group__rcc__cfgr__pcs.html">RCC_CFGR PLL Clock Source</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae307406af5f22597be382a3eecc7b54b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pllxtpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>pllxtpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the HSE Frequency Divider used as PLL Clock Source. </p>
<dl class="section note"><dt>注解</dt><dd>This only has effect when the PLL is disabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">pllxtpre</td><td>Unsigned int32. HSE division factor <a class="el" href="group__rcc__cfgr__hsepre.html">RCC_CFGR HSE Divider for PLL</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga05a5e2fab5bb6e8de484b83588a29bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB Prescale Factor. </p>
<dl class="section note"><dt>注解</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaaf1b9174131b00a7014c0328a53a65a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre1 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre1</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB1 Prescale Factor. </p>
<dl class="section note"><dt>注解</dt><dd>The APB1 clock frequency must not exceed 36MHz.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre1</td><td>Unsigned int32. APB1 prescale factor <a class="el" href="group__rcc__cfgr__apb1pre.html">RCC_CFGR APB1 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac40c9478480f3a44c381c15482a563cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_ppre2 </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>ppre2</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the APB2 Prescale Factor. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">ppre2</td><td>Unsigned int32. APB2 prescale factor <a class="el" href="group__rcc__cfgr__apb2pre.html">RCC_CFGR APB2 prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad9dea6bb566a5d6079037f41cc3d1c62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_pwm_divisor </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga9634afd06a58256ecd18d15d3fed8e5c">pwm_clkdiv</a>&#160;</td>
          <td class="paramname"><em>div</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set the PWM unit clock divisor. </p>
<p>Set the binary divisor used to predivide the system clock down for use as the timing reference for the PWM module.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">div</td><td>clock divisor to use </td></tr>
  </table>
  </dd>
</dl>
<dl class="section see"><dt>参见</dt><dd>pwm_clkdiv_t </dd></dl>

</div>
</div>
<a class="anchor" id="ga0ce4f6c68587faf17a38d98fdcdab338"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID. Only HSE, LSE and PLL have effect. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga2c291271812c333d975807cd5ec99a36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_sysclk_source </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>clk</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the Source for the System Clock. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">clk</td><td>Unsigned int32. System Clock Selection <a class="el" href="group__rcc__cfgr__scs.html">RCC_CFGR System Clock Selection</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gad434015520b42043657d7478f8308c37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_set_usbpre </td>
          <td>(</td>
          <td class="paramtype">uint32_t&#160;</td>
          <td class="paramname"><em>usbpre</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Set the USB Prescale Factor. </p>
<p>The prescale factor can be set to 1 (no prescale) for use when the PLL clock is 48MHz, or 1.5 to generate the 48MHz USB clock from a 64MHz PLL clock.</p>
<dl class="section note"><dt>注解</dt><dd>This bit cannot be reset while the USB clock is enabled.</dd></dl>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">usbpre</td><td>Unsigned int32. USB prescale factor <a class="el" href="group__rcc__cfgr__usbpre.html">RCC_CFGR USB prescale Factors</a> </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga94e682bdf26bde662afb76403acdd227"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_sysclk_config </td>
          <td>(</td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga1b534c93284a244cc1a84f41a459173a">osc_src</a>&#160;</td>
          <td class="paramname"><em>src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="group__rcc__defines.html#ga8f09204cad649f070887682ed6549ea9">xtal_t</a>&#160;</td>
          <td class="paramname"><em>xtal</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint8_t&#160;</td>
          <td class="paramname"><em>pll_div400</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Configure the system clock source. </p>
<p>Sets up the system clock, including configuring the oscillator source, and PLL to acheve the desired system clock frequency. Where applicable, The LM4F clock API uses the new RCC2 register to configure clock parameters.</p>
<p>Enables the main oscillator if the clock source is OSCSRC_MOSC. If the main oscillator was previously enabled, it will not be disabled. If desired, it can be separately disabled by a call to <a class="el" href="group__rcc__low__level.html#ga5f536734177d63215d1494e6dea715d0" title="Disable the main oscillator. ">rcc_disable_main_osc()</a>.</p>
<p>Configures the system clock to run from the 400MHz PLL with a divisor of pll_div400 applied. If pll_div400 is 0, then the PLL is disabled, and the system clock is configured to run off a "raw" clock. If the PLL was previously powered on, it will not be disabled. If desired, it can de powered off by a call to <a class="el" href="group__rcc__low__level.html#ga31217830e7f538e902e8b157e2715428" title="Power down the main PLL. ">rcc_pll_off()</a>.</p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc_src</td><td>Oscillator from where to derive the system clock. </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">xtal</td><td>Type of crystal connected to the OSCO/OSCI pins </td></tr>
    <tr><td class="paramdir">[in]</td><td class="paramname">pll_div400</td><td>The clock divisor to apply to the 400MHz PLL clock. If 0, then the PLL is disabled, and the system runs off a "raw" clock.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>返回</dt><dd>System clock frequency in Hz </dd></dl>

</div>
</div>
<a class="anchor" id="ga3373359648b1677ac49d2fe86bff99b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_system_clock_source </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Get the System Clock Source. </p>
<dl class="section return"><dt>返回</dt><dd>::osc_t System clock source:</dd>
<dd>
Unsigned int32. System clock source: <ul>
<li>00 indicates HSE </li>
<li>01 indicates LSE </li>
<li>02 indicates PLL </li>
</ul>
</dd></dl>

</div>
</div>
<a class="anchor" id="ga68c7027c77c2a1a0d6d202e191c1baf5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_usb_pll_off </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power down the USB PLL. </p>
<p>Sets the USBPWRDN in SYSCTL_RCC2 to power down the USB PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="gae31973474f6d00125a57784e84230c86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_usb_pll_on </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power up the USB PLL. </p>
<p>Clears the USBPWRDN in SYSCTL_RCC2 to power on the USB PLL.</p>
<p>USERCC2 must have been set by a call to <a class="el" href="group__rcc__low__level.html#gae166a674c8b6592adea0ff77c1e009e9" title="Enable the use of SYSCTL_RCC2 register for clock control. ">rcc_enable_rcc2()</a> before calling this function. </p>

</div>
</div>
<a class="anchor" id="ga1dfd0e0ba16285ce16e782e07af2cafa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_osc_ready </td>
          <td>(</td>
          <td class="paramtype">enum rcc_osc osc&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RCC Wait for Oscillator Ready. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">osc</td><td>enum ::osc_t. Oscillator ID </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga0f5f3bea5dbfde10760a9cd775951a51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void rcc_wait_for_pll_ready </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wait for main PLL to lock. </p>
<p>Waits until the LOCK bit in SYSCTL_PLLSTAT is set. This guarantees that the PLL is locked, and ready to use. </p>

</div>
</div>
<h2 class="groupheader">变量说明</h2>
<a class="anchor" id="ga71455852cfe7420e0c33a63e0e09c4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre1 peripheral clock frequency after reset. </p>

</div>
</div>
<a class="anchor" id="ga71455852cfe7420e0c33a63e0e09c4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre1 peripheral clock frequency after reset. </p>

</div>
</div>
<a class="anchor" id="ga71455852cfe7420e0c33a63e0e09c4e5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre1_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre1 peripheral clock frequency after reset. </p>

</div>
</div>
<a class="anchor" id="gae9ac2772ba7880c2a2941d8a7150c477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre2 peripheral clock frequency after reset. </p>

</div>
</div>
<a class="anchor" id="gae9ac2772ba7880c2a2941d8a7150c477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre2 peripheral clock frequency after reset. </p>

</div>
</div>
<a class="anchor" id="gae9ac2772ba7880c2a2941d8a7150c477"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t rcc_ppre2_frequency</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Default ppre2 peripheral clock frequency after reset. </p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者 &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.11
</small></address>
</body>
</html>
