[
    {
        "mnemonic": "vsetivli",
        "rs1": 5,
        "rd": 1,
        "vtype": "0x2",
        "vl": 512,
        "vta": 0
    },
    {
        "mnemonic": "vmacc.vv",
        "vd": 0,
        "vs1": 8,
        "vs2": 16
    },
    {
        "mnemonic": "vwmacc.vv",
        "vd": 0,
        "vs1": 8,
        "vs2": 16
    }
]
