<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<bd:repository xmlns:bd="http://www.xilinx.com/bd" bd:BoundaryCRC="0x37C7BD2C13D7DFF8" bd:device="xcku040-ffva1156-2-e" bd:isValidated="true" bd:synthFlowMode="Hierarchical" bd:tool_version="2017.4" bd:top="FIFO_between" bd:version="1.00.a">

  <spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>FIFO_between</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:parameters>
      <spirit:parameter>
        <spirit:name>isTop</spirit:name>
        <spirit:value spirit:format="bool" spirit:resolve="immediate">true</spirit:value>
      </spirit:parameter>
    </spirit:parameters>
    <spirit:busInterfaces>
      <spirit:busInterface>
        <spirit:name>CLK.WR_CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>wr_clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>100000000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>FIFO_between_wr_clk</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>CLK.RD_CLK</spirit:name>
        <spirit:displayName>Clk</spirit:displayName>
        <spirit:description>Clock</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="clock" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="clock_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>CLK</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>rd_clk</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>FREQ_HZ</spirit:name>
            <spirit:value>100000000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>PHASE</spirit:name>
            <spirit:value>0.000</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>CLK_DOMAIN</spirit:name>
            <spirit:value>FIFO_between_rd_clk</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>DATA.PCIE_OUT</spirit:name>
        <spirit:displayName>Data</spirit:displayName>
        <spirit:description>Data</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="data" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="data_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>DATA</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>pcie_out</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>LAYERED_METADATA</spirit:name>
            <spirit:value>undef</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
      <spirit:busInterface>
        <spirit:name>DATA.ETH_IN</spirit:name>
        <spirit:displayName>Data</spirit:displayName>
        <spirit:description>Data</spirit:description>
        <spirit:busType spirit:library="signal" spirit:name="data" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:abstractionType spirit:library="signal" spirit:name="data_rtl" spirit:vendor="xilinx.com" spirit:version="1.0"/>
        <spirit:slave/>
        <spirit:portMaps>
          <spirit:portMap>
            <spirit:logicalPort>
              <spirit:name>DATA</spirit:name>
            </spirit:logicalPort>
            <spirit:physicalPort>
              <spirit:name>eth_in</spirit:name>
            </spirit:physicalPort>
          </spirit:portMap>
        </spirit:portMaps>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>LAYERED_METADATA</spirit:name>
            <spirit:value>undef</spirit:value>
            <spirit:vendorExtensions>
              <bd:configElementInfos>
                <bd:configElementInfo bd:valueSource="default"/>
              </bd:configElementInfos>
            </spirit:vendorExtensions>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:busInterface>
    </spirit:busInterfaces>
    <spirit:model>
      <spirit:views>
        <spirit:view>
          <spirit:name>BlockDiagram</spirit:name>
          <spirit:envIdentifier>:vivado.xilinx.com:</spirit:envIdentifier>
          <spirit:hierarchyRef spirit:library="BlockDiagram" spirit:name="FIFO_between_imp" spirit:vendor="xilinx.com" spirit:version="1.00.a"/>
        </spirit:view>
      </spirit:views>
      <spirit:ports>
        <spirit:port>
          <spirit:name>wr_clk</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>rd_clk</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>rst</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>wr_en</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>rd_en</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>pcie_out</spirit:name>
          <spirit:wire>
            <spirit:direction>in</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>eth_in</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>empty</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
        <spirit:port>
          <spirit:name>full</spirit:name>
          <spirit:wire>
            <spirit:direction>out</spirit:direction>
          </spirit:wire>
        </spirit:port>
      </spirit:ports>
    </spirit:model>
  </spirit:component>

  <spirit:design xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009">
    <spirit:vendor>xilinx.com</spirit:vendor>
    <spirit:library>BlockDiagram</spirit:library>
    <spirit:name>FIFO_between_imp</spirit:name>
    <spirit:version>1.00.a</spirit:version>
    <spirit:componentInstances>
      <spirit:componentInstance>
        <spirit:instanceName>fifo_generator_0</spirit:instanceName>
        <spirit:componentRef spirit:library="ip" spirit:name="fifo_generator" spirit:vendor="xilinx.com" spirit:version="13.2"/>
        <spirit:configurableElementValues>
          <spirit:configurableElementValue spirit:referenceId="bd:xciName">FIFO_between_fifo_generator_0_1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Fifo_Implementation">Independent_Clocks_Block_RAM</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Input_Data_Width">32</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Use_Embedded_Registers">false</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Full_Flags_Reset_Value">1</spirit:configurableElementValue>
          <spirit:configurableElementValue spirit:referenceId="Enable_Safety_Circuit">true</spirit:configurableElementValue>
        </spirit:configurableElementValues>
      </spirit:componentInstance>
    </spirit:componentInstances>
    <spirit:adHocConnections>
      <spirit:adHocConnection>
        <spirit:name>wr_clk_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="wr_clk"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="wr_clk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rd_clk_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="rd_clk"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="rd_clk"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rst_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="rst"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="rst"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>wr_en_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="wr_en"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="wr_en"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>rd_en_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="rd_en"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="rd_en"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>pcie_out_1</spirit:name>
        <spirit:externalPortReference spirit:portRef="pcie_out"/>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="din"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>fifo_generator_0_dout</spirit:name>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="dout"/>
        <spirit:externalPortReference spirit:portRef="eth_in"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>fifo_generator_0_empty</spirit:name>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="empty"/>
        <spirit:externalPortReference spirit:portRef="empty"/>
      </spirit:adHocConnection>
      <spirit:adHocConnection>
        <spirit:name>fifo_generator_0_full</spirit:name>
        <spirit:internalPortReference spirit:componentRef="fifo_generator_0" spirit:portRef="full"/>
        <spirit:externalPortReference spirit:portRef="full"/>
      </spirit:adHocConnection>
    </spirit:adHocConnections>
  </spirit:design>

</bd:repository>
