Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (lin64) Build 6060944 Thu Mar 06 19:10:09 MST 2025
| Date         : Mon Jun 16 11:57:11 2025
| Host         : Quillo-Thinkpad running 64-bit Fedora Linux 42 (Workstation Edition)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpu_top_timing_summary_routed.rpt -pb fpu_top_timing_summary_routed.pb -rpx fpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fpu_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   35          inf        0.000                      0                   35           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.535ns  (logic 8.126ns (20.554%)  route 31.409ns (79.446%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=6 LUT5=6 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 r  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 r  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 r  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 r  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 r  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 r  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 r  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 r  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.873    30.006    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.105    30.111 r  adder/aligner/result_OBUF[28]_inst_i_3/O
                         net (fo=6, routed)           0.586    30.697    adder/aligner/result_OBUF[28]_inst_i_3_n_0
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124    30.821 r  adder/aligner/result_OBUF[21]_inst_i_4/O
                         net (fo=23, routed)          2.113    32.934    adder/aligner/result_OBUF[21]_inst_i_4_n_0
    SLICE_X68Y122        LUT6 (Prop_lut6_I4_O)        0.267    33.201 r  adder/aligner/result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.930    37.132    result_OBUF[3]
    T4                   OBUF (Prop_obuf_I_O)         2.404    39.535 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.535    result[3]
    T4                                                                r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            overflow
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.520ns  (logic 8.121ns (20.548%)  route 31.399ns (79.452%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 f  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 f  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 f  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 f  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 f  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 f  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 f  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 f  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.890    30.023    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT4 (Prop_lut4_I2_O)        0.126    30.149 r  adder/aligner/result_OBUF[30]_inst_i_17/O
                         net (fo=1, routed)           0.796    30.945    adder/aligner/result_OBUF[30]_inst_i_17_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.283    31.228 r  adder/aligner/result_OBUF[30]_inst_i_5/O
                         net (fo=33, routed)          1.333    32.561    adder/aligner/result_OBUF[30]_inst_i_5_n_0
    SLICE_X65Y129        LUT6 (Prop_lut6_I5_O)        0.105    32.666 r  adder/aligner/overflow_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.473    37.140    overflow_OBUF
    K3                   OBUF (Prop_obuf_I_O)         2.380    39.520 r  overflow_OBUF_inst/O
                         net (fo=0)                   0.000    39.520    overflow
    K3                                                                r  overflow (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.390ns  (logic 8.116ns (20.604%)  route 31.274ns (79.396%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=6 LUT5=6 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 r  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 r  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 r  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 r  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 r  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 r  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 r  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 r  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.873    30.006    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.105    30.111 r  adder/aligner/result_OBUF[28]_inst_i_3/O
                         net (fo=6, routed)           0.586    30.697    adder/aligner/result_OBUF[28]_inst_i_3_n_0
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124    30.821 r  adder/aligner/result_OBUF[21]_inst_i_4/O
                         net (fo=23, routed)          1.838    32.659    adder/aligner/result_OBUF[21]_inst_i_4_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I4_O)        0.267    32.926 r  adder/aligner/result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.071    36.996    result_OBUF[1]
    T2                   OBUF (Prop_obuf_I_O)         2.393    39.390 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.390    result[1]
    T2                                                                r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.370ns  (logic 8.104ns (20.584%)  route 31.266ns (79.416%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 f  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 f  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 f  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 f  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 f  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 f  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 f  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 f  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.890    30.023    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT4 (Prop_lut4_I2_O)        0.126    30.149 r  adder/aligner/result_OBUF[30]_inst_i_17/O
                         net (fo=1, routed)           0.796    30.945    adder/aligner/result_OBUF[30]_inst_i_17_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.283    31.228 f  adder/aligner/result_OBUF[30]_inst_i_5/O
                         net (fo=33, routed)          1.467    32.694    adder/aligner/result_OBUF[30]_inst_i_5_n_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I3_O)        0.105    32.799 r  adder/aligner/result_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           4.207    37.007    result_OBUF[22]
    M5                   OBUF (Prop_obuf_I_O)         2.363    39.370 r  result_OBUF[22]_inst/O
                         net (fo=0)                   0.000    39.370    result[22]
    M5                                                                r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.224ns  (logic 8.113ns (20.684%)  route 31.111ns (79.316%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 f  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 f  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 f  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 f  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 f  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 f  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 f  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 f  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.890    30.023    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT4 (Prop_lut4_I2_O)        0.126    30.149 r  adder/aligner/result_OBUF[30]_inst_i_17/O
                         net (fo=1, routed)           0.796    30.945    adder/aligner/result_OBUF[30]_inst_i_17_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.283    31.228 r  adder/aligner/result_OBUF[30]_inst_i_5/O
                         net (fo=33, routed)          1.256    32.484    adder/aligner/result_OBUF[30]_inst_i_5_n_0
    SLICE_X66Y130        LUT6 (Prop_lut6_I4_O)        0.105    32.589 r  adder/aligner/result_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.263    36.852    result_OBUF[28]
    L4                   OBUF (Prop_obuf_I_O)         2.373    39.224 r  result_OBUF[28]_inst/O
                         net (fo=0)                   0.000    39.224    result[28]
    L4                                                                r  result[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.128ns  (logic 8.122ns (20.757%)  route 31.007ns (79.243%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=6 LUT5=6 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 r  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 r  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 r  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 r  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 r  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 r  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 r  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 r  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.873    30.006    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.105    30.111 r  adder/aligner/result_OBUF[28]_inst_i_3/O
                         net (fo=6, routed)           0.586    30.697    adder/aligner/result_OBUF[28]_inst_i_3_n_0
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124    30.821 r  adder/aligner/result_OBUF[21]_inst_i_4/O
                         net (fo=23, routed)          1.829    32.650    adder/aligner/result_OBUF[21]_inst_i_4_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I4_O)        0.267    32.917 r  adder/aligner/result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.813    36.729    result_OBUF[5]
    R1                   OBUF (Prop_obuf_I_O)         2.399    39.128 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000    39.128    result[5]
    R1                                                                r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.123ns  (logic 8.112ns (20.734%)  route 31.011ns (79.266%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=6 LUT5=6 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 r  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 r  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 r  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 r  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 r  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 r  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 r  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 r  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.873    30.006    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.105    30.111 r  adder/aligner/result_OBUF[28]_inst_i_3/O
                         net (fo=6, routed)           0.586    30.697    adder/aligner/result_OBUF[28]_inst_i_3_n_0
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124    30.821 r  adder/aligner/result_OBUF[21]_inst_i_4/O
                         net (fo=23, routed)          1.572    32.392    adder/aligner/result_OBUF[21]_inst_i_4_n_0
    SLICE_X66Y124        LUT6 (Prop_lut6_I4_O)        0.267    32.659 r  adder/aligner/result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.074    36.734    result_OBUF[2]
    T3                   OBUF (Prop_obuf_I_O)         2.389    39.123 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.123    result[2]
    T3                                                                r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.097ns  (logic 8.121ns (20.772%)  route 30.976ns (79.228%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=6 LUT5=6 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 r  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 r  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 r  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 r  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 r  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 r  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 r  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 r  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.873    30.006    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT6 (Prop_lut6_I2_O)        0.105    30.111 r  adder/aligner/result_OBUF[28]_inst_i_3/O
                         net (fo=6, routed)           0.586    30.697    adder/aligner/result_OBUF[28]_inst_i_3_n_0
    SLICE_X65Y129        LUT5 (Prop_lut5_I4_O)        0.124    30.821 r  adder/aligner/result_OBUF[21]_inst_i_4/O
                         net (fo=23, routed)          1.569    32.390    adder/aligner/result_OBUF[21]_inst_i_4_n_0
    SLICE_X66Y122        LUT6 (Prop_lut6_I4_O)        0.267    32.657 r  adder/aligner/result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.042    36.699    result_OBUF[4]
    P1                   OBUF (Prop_obuf_I_O)         2.399    39.097 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000    39.097    result[4]
    P1                                                                r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.094ns  (logic 8.150ns (20.847%)  route 30.945ns (79.153%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 f  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 f  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 f  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 f  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 f  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 f  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 f  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 f  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.890    30.023    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT4 (Prop_lut4_I2_O)        0.126    30.149 r  adder/aligner/result_OBUF[30]_inst_i_17/O
                         net (fo=1, routed)           0.796    30.945    adder/aligner/result_OBUF[30]_inst_i_17_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.283    31.228 f  adder/aligner/result_OBUF[30]_inst_i_5/O
                         net (fo=33, routed)          1.397    32.624    adder/aligner/result_OBUF[30]_inst_i_5_n_0
    SLICE_X68Y131        LUT6 (Prop_lut6_I1_O)        0.105    32.729 r  adder/aligner/result_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           3.956    36.685    result_OBUF[20]
    J1                   OBUF (Prop_obuf_I_O)         2.409    39.094 r  result_OBUF[20]_inst/O
                         net (fo=0)                   0.000    39.094    result[20]
    J1                                                                r  result[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[30]
                            (input port)
  Destination:            result[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.092ns  (logic 8.111ns (20.748%)  route 30.981ns (79.252%))
  Logic Levels:           31  (CARRY4=5 IBUF=1 LUT2=2 LUT4=7 LUT5=5 LUT6=9 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P5                                                0.000     0.000 f  b[30] (IN)
                         net (fo=0)                   0.000     0.000    b[30]
    P5                   IBUF (Prop_ibuf_I_O)         0.883     0.883 f  b_IBUF[30]_inst/O
                         net (fo=10, routed)          5.082     5.965    adder/rounder/b_IBUF[7]
    SLICE_X49Y125        LUT4 (Prop_lut4_I2_O)        0.105     6.070 r  adder/rounder/result_OBUF[30]_inst_i_19/O
                         net (fo=2, routed)           0.379     6.449    adder/rounder/result_OBUF[30]_inst_i_19_n_0
    SLICE_X49Y125        LUT5 (Prop_lut5_I4_O)        0.108     6.557 r  adder/rounder/result_OBUF[31]_inst_i_8/O
                         net (fo=3, routed)           0.325     6.882    adder/rounder/b[25]
    SLICE_X49Y126        LUT2 (Prop_lut2_I0_O)        0.270     7.152 r  adder/rounder/sum_result1_carry__1_i_11/O
                         net (fo=7, routed)           1.473     8.625    adder/aligner/i__carry__0_i_17_0
    SLICE_X47Y137        LUT5 (Prop_lut5_I1_O)        0.285     8.910 f  adder/aligner/sum_result0_carry_i_33/O
                         net (fo=3, routed)           0.682     9.592    adder/aligner/sum_result0_carry_i_33_n_0
    SLICE_X47Y135        LUT5 (Prop_lut5_I0_O)        0.267     9.859 f  adder/aligner/i__carry_i_16/O
                         net (fo=2, routed)           0.895    10.755    adder/aligner/i__carry_i_16_n_0
    SLICE_X47Y132        LUT6 (Prop_lut6_I3_O)        0.105    10.860 r  adder/aligner/i__carry_i_9/O
                         net (fo=2, routed)           0.610    11.470    adder/aligner/i__carry_i_9_n_0
    SLICE_X48Y130        LUT4 (Prop_lut4_I0_O)        0.105    11.575 r  adder/aligner/sum_result1_carry_i_17/O
                         net (fo=7, routed)           0.959    12.533    adder/aligner/sum_result1_carry_i_17_n_0
    SLICE_X49Y127        LUT4 (Prop_lut4_I0_O)        0.105    12.638 r  adder/aligner/sum_result1_carry_i_7/O
                         net (fo=1, routed)           0.000    12.638    adder/adder/S[1]
    SLICE_X49Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.095 r  adder/adder/sum_result1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.095    adder/adder/sum_result1_carry_n_0
    SLICE_X49Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.193 r  adder/adder/sum_result1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.193    adder/adder/sum_result1_carry__0_n_0
    SLICE_X49Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.291 r  adder/adder/sum_result1_carry__1/CO[3]
                         net (fo=51, routed)          1.106    14.398    adder/aligner/underflow_OBUF_inst_i_2_1[0]
    SLICE_X49Y130        LUT6 (Prop_lut6_I1_O)        0.105    14.503 r  adder/aligner/underflow_OBUF_inst_i_4/O
                         net (fo=46, routed)          1.770    16.273    adder/aligner/underflow_OBUF_inst_i_4_n_0
    SLICE_X52Y125        LUT6 (Prop_lut6_I0_O)        0.105    16.378 r  adder/aligner/underflow_OBUF_inst_i_20/O
                         net (fo=10, routed)          1.687    18.064    adder/aligner/underflow_OBUF_inst_i_20_n_0
    SLICE_X55Y131        LUT4 (Prop_lut4_I3_O)        0.105    18.169 r  adder/aligner/mantissa_out1_carry_i_31/O
                         net (fo=1, routed)           0.952    19.121    adder/aligner/mantissa_out1_carry_i_31_n_0
    SLICE_X55Y132        LUT6 (Prop_lut6_I4_O)        0.105    19.226 r  adder/aligner/mantissa_out1_carry_i_15/O
                         net (fo=36, routed)          1.594    20.820    adder/aligner/mantissa_out1_carry_i_15_n_0
    SLICE_X56Y130        LUT2 (Prop_lut2_I1_O)        0.105    20.925 r  adder/aligner/i__carry_i_7/O
                         net (fo=1, routed)           0.000    20.925    adder/norm/S[1]
    SLICE_X56Y130        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    21.369 r  adder/norm/mantissa_out1_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.369    adder/norm/mantissa_out1_inferred__1/i__carry_n_0
    SLICE_X56Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    21.547 r  adder/norm/mantissa_out1_inferred__1/i__carry__0/O[0]
                         net (fo=38, routed)          1.087    22.634    adder/aligner/rounded_mantissa0_carry_i_5__4[0]
    SLICE_X55Y129        LUT5 (Prop_lut5_I2_O)        0.238    22.872 f  adder/aligner/rounded_mantissa0_carry_i_78/O
                         net (fo=1, routed)           0.652    23.524    adder/aligner/rounded_mantissa0_carry_i_78_n_0
    SLICE_X56Y129        LUT6 (Prop_lut6_I5_O)        0.105    23.629 f  adder/aligner/rounded_mantissa0_carry_i_47/O
                         net (fo=3, routed)           0.664    24.292    adder/aligner/rounded_mantissa0_carry_i_47_n_0
    SLICE_X56Y128        LUT6 (Prop_lut6_I3_O)        0.105    24.397 f  adder/aligner/rounded_mantissa0_carry_i_24__2/O
                         net (fo=1, routed)           0.399    24.796    adder/aligner/rounded_mantissa0_carry_i_24__2_n_0
    SLICE_X57Y128        LUT6 (Prop_lut6_I0_O)        0.105    24.901 f  adder/aligner/rounded_mantissa0_carry_i_11__1/O
                         net (fo=1, routed)           0.000    24.901    adder/aligner/rounded_mantissa0_carry_i_11__1_n_0
    SLICE_X57Y128        MUXF7 (Prop_muxf7_I0_O)      0.178    25.079 f  adder/aligner/rounded_mantissa0_carry_i_6__2/O
                         net (fo=4, routed)           1.368    26.448    adder/aligner/rounded_mantissa0_carry_i_6__2_n_0
    SLICE_X58Y130        LUT5 (Prop_lut5_I3_O)        0.252    26.700 f  adder/aligner/result_OBUF[22]_inst_i_6/O
                         net (fo=24, routed)          1.313    28.013    adder/aligner/result_OBUF[22]_inst_i_6_n_0
    SLICE_X64Y126        LUT4 (Prop_lut4_I0_O)        0.105    28.118 f  adder/aligner/result_OBUF[30]_inst_i_48/O
                         net (fo=2, routed)           0.910    29.028    adder/aligner/result_OBUF[30]_inst_i_48_n_0
    SLICE_X61Y129        LUT4 (Prop_lut4_I3_O)        0.105    29.133 f  adder/aligner/result_OBUF[30]_inst_i_31/O
                         net (fo=4, routed)           0.890    30.023    adder/aligner/result_OBUF[30]_inst_i_31_n_0
    SLICE_X64Y129        LUT4 (Prop_lut4_I2_O)        0.126    30.149 r  adder/aligner/result_OBUF[30]_inst_i_17/O
                         net (fo=1, routed)           0.796    30.945    adder/aligner/result_OBUF[30]_inst_i_17_n_0
    SLICE_X63Y127        LUT6 (Prop_lut6_I5_O)        0.283    31.228 r  adder/aligner/result_OBUF[30]_inst_i_5/O
                         net (fo=33, routed)          1.286    32.514    adder/aligner/result_OBUF[30]_inst_i_5_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I1_O)        0.105    32.619 r  adder/aligner/result_OBUF[23]_inst_i_1/O
                         net (fo=1, routed)           4.103    36.722    result_OBUF[23]
    M6                   OBUF (Prop_obuf_I_O)         2.370    39.092 r  result_OBUF[23]_inst/O
                         net (fo=0)                   0.000    39.092    result[23]
    M6                                                                r  result[23] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[24]
                            (input port)
  Destination:            result[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.901ns  (logic 1.410ns (28.761%)  route 3.491ns (71.239%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  a[24] (IN)
                         net (fo=0)                   0.000     0.000    a[24]
    N22                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  a_IBUF[24]_inst/O
                         net (fo=13, routed)          1.320     1.500    adder/rounder/a_IBUF[1]
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.045     1.545 r  adder/rounder/result_OBUF[30]_inst_i_6/O
                         net (fo=19, routed)          0.800     2.345    adder/aligner/result[23]
    SLICE_X66Y129        LUT6 (Prop_lut6_I5_O)        0.045     2.390 r  adder/aligner/result_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           1.371     3.761    result_OBUF[29]
    M4                   OBUF (Prop_obuf_I_O)         1.140     4.901 r  result_OBUF[29]_inst/O
                         net (fo=0)                   0.000     4.901    result[29]
    M4                                                                r  result[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[24]
                            (input port)
  Destination:            result[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.947ns  (logic 1.406ns (28.417%)  route 3.541ns (71.583%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N22                                               0.000     0.000 r  a[24] (IN)
                         net (fo=0)                   0.000     0.000    a[24]
    N22                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  a_IBUF[24]_inst/O
                         net (fo=13, routed)          1.320     1.500    adder/rounder/a_IBUF[1]
    SLICE_X49Y125        LUT6 (Prop_lut6_I1_O)        0.045     1.545 r  adder/rounder/result_OBUF[30]_inst_i_6/O
                         net (fo=19, routed)          0.854     2.399    adder/aligner/result[23]
    SLICE_X66Y131        LUT6 (Prop_lut6_I5_O)        0.045     2.444 r  adder/aligner/result_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           1.367     3.811    result_OBUF[30]
    L7                   OBUF (Prop_obuf_I_O)         1.136     4.947 r  result_OBUF[30]_inst/O
                         net (fo=0)                   0.000     4.947    result[30]
    L7                                                                r  result[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.035ns  (logic 1.562ns (31.018%)  route 3.473ns (68.982%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 f  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M25                  IBUF (Prop_ibuf_I_O)         0.213     0.213 f  a_IBUF[30]_inst/O
                         net (fo=11, routed)          1.282     1.495    adder/aligner/a_IBUF[30]
    SLICE_X58Y128        LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  adder/aligner/result_OBUF[30]_inst_i_27/O
                         net (fo=2, routed)           0.281     1.821    adder/aligner/result_OBUF[30]_inst_i_27_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  adder/aligner/result_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.227     2.092    adder/aligner/result_OBUF[30]_inst_i_10_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  adder/aligner/result_OBUF[30]_inst_i_2/O
                         net (fo=33, routed)          0.475     2.612    adder/aligner/result_OBUF[30]_inst_i_2_n_0
    SLICE_X68Y131        LUT6 (Prop_lut6_I2_O)        0.045     2.657 r  adder/aligner/result_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           1.209     3.866    result_OBUF[21]
    K1                   OBUF (Prop_obuf_I_O)         1.169     5.035 r  result_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.035    result[21]
    K1                                                                r  result[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[31]
                            (input port)
  Destination:            result[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.065ns  (logic 1.385ns (27.346%)  route 3.680ns (72.654%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  a[31] (IN)
                         net (fo=0)                   0.000     0.000    a[31]
    M24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[31]_inst/O
                         net (fo=31, routed)          1.556     1.759    adder/aligner/a_IBUF[31]
    SLICE_X55Y134        LUT6 (Prop_lut6_I3_O)        0.045     1.804 r  adder/aligner/result_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           2.124     3.928    result_OBUF[31]
    M7                   OBUF (Prop_obuf_I_O)         1.137     5.065 r  result_OBUF[31]_inst/O
                         net (fo=0)                   0.000     5.065    result[31]
    M7                                                                r  result[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[31]
                            (input port)
  Destination:            result[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.086ns  (logic 1.427ns (28.054%)  route 3.659ns (71.946%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  a[31] (IN)
                         net (fo=0)                   0.000     0.000    a[31]
    M24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[31]_inst/O
                         net (fo=31, routed)          1.281     1.484    adder/aligner/a_IBUF[31]
    SLICE_X55Y130        LUT6 (Prop_lut6_I4_O)        0.045     1.529 r  adder/aligner/result_OBUF[31]_inst_i_6/O
                         net (fo=3, routed)           0.427     1.955    adder/aligner/result_OBUF[31]_inst_i_6_n_0
    SLICE_X63Y131        LUT6 (Prop_lut6_I5_O)        0.045     2.000 r  adder/aligner/result_OBUF[22]_inst_i_1/O
                         net (fo=1, routed)           1.952     3.953    result_OBUF[22]
    M5                   OBUF (Prop_obuf_I_O)         1.134     5.086 r  result_OBUF[22]_inst/O
                         net (fo=0)                   0.000     5.086    result[22]
    M5                                                                r  result[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[23]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.110ns  (logic 1.498ns (29.314%)  route 3.612ns (70.686%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P20                                               0.000     0.000 f  a[23] (IN)
                         net (fo=0)                   0.000     0.000    a[23]
    P20                  IBUF (Prop_ibuf_I_O)         0.167     0.167 f  a_IBUF[23]_inst/O
                         net (fo=13, routed)          1.516     1.683    adder/aligner/a_IBUF[23]
    SLICE_X55Y127        LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  adder/aligner/result_OBUF[30]_inst_i_29/O
                         net (fo=1, routed)           0.238     1.966    adder/aligner/result_OBUF[30]_inst_i_29_n_0
    SLICE_X61Y127        LUT6 (Prop_lut6_I4_O)        0.045     2.011 f  adder/aligner/result_OBUF[30]_inst_i_14/O
                         net (fo=9, routed)           0.261     2.272    adder/aligner/result_OBUF[30]_inst_i_14_n_0
    SLICE_X65Y127        LUT5 (Prop_lut5_I0_O)        0.045     2.317 r  adder/aligner/result_OBUF[21]_inst_i_3/O
                         net (fo=24, routed)          0.404     2.722    adder/aligner/result_OBUF[21]_inst_i_3_n_0
    SLICE_X68Y124        LUT6 (Prop_lut6_I3_O)        0.045     2.767 r  adder/aligner/result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.192     3.959    result_OBUF[8]
    P3                   OBUF (Prop_obuf_I_O)         1.151     5.110 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     5.110    result[8]
    P3                                                                r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.368ns  (logic 1.580ns (29.429%)  route 3.788ns (70.571%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 f  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M25                  IBUF (Prop_ibuf_I_O)         0.213     0.213 f  a_IBUF[30]_inst/O
                         net (fo=11, routed)          1.282     1.495    adder/aligner/a_IBUF[30]
    SLICE_X58Y128        LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  adder/aligner/result_OBUF[30]_inst_i_27/O
                         net (fo=2, routed)           0.281     1.821    adder/aligner/result_OBUF[30]_inst_i_27_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  adder/aligner/result_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.227     2.092    adder/aligner/result_OBUF[30]_inst_i_10_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  adder/aligner/result_OBUF[30]_inst_i_2/O
                         net (fo=33, routed)          0.274     2.411    adder/aligner/result_OBUF[30]_inst_i_2_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.456 r  adder/aligner/result_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.725     4.181    result_OBUF[14]
    H1                   OBUF (Prop_obuf_I_O)         1.187     5.368 r  result_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.368    result[14]
    H1                                                                r  result[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[31]
                            (input port)
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.419ns  (logic 1.561ns (28.811%)  route 3.858ns (71.189%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M24                                               0.000     0.000 r  a[31] (IN)
                         net (fo=0)                   0.000     0.000    a[31]
    M24                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  a_IBUF[31]_inst/O
                         net (fo=31, routed)          1.281     1.484    adder/aligner/a_IBUF[31]
    SLICE_X55Y130        LUT6 (Prop_lut6_I4_O)        0.045     1.529 r  adder/aligner/result_OBUF[31]_inst_i_6/O
                         net (fo=3, routed)           0.431     1.960    adder/aligner/result_OBUF[31]_inst_i_6_n_0
    SLICE_X63Y130        LUT4 (Prop_lut4_I0_O)        0.044     2.004 r  adder/aligner/error_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.216     2.220    adder/aligner/error_OBUF_inst_i_2_n_0
    SLICE_X66Y131        LUT6 (Prop_lut6_I1_O)        0.107     2.327 r  adder/aligner/error_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.930     4.257    error_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.162     5.419 r  error_OBUF_inst/O
                         net (fo=0)                   0.000     5.419    error
    J3                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.429ns  (logic 1.553ns (28.605%)  route 3.876ns (71.395%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 f  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M25                  IBUF (Prop_ibuf_I_O)         0.213     0.213 f  a_IBUF[30]_inst/O
                         net (fo=11, routed)          1.282     1.495    adder/aligner/a_IBUF[30]
    SLICE_X58Y128        LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  adder/aligner/result_OBUF[30]_inst_i_27/O
                         net (fo=2, routed)           0.281     1.821    adder/aligner/result_OBUF[30]_inst_i_27_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  adder/aligner/result_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.227     2.092    adder/aligner/result_OBUF[30]_inst_i_10_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  adder/aligner/result_OBUF[30]_inst_i_2/O
                         net (fo=33, routed)          0.365     2.502    adder/aligner/result_OBUF[30]_inst_i_2_n_0
    SLICE_X66Y127        LUT6 (Prop_lut6_I2_O)        0.045     2.547 r  adder/aligner/result_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.269    result_OBUF[13]
    M2                   OBUF (Prop_obuf_I_O)         1.160     5.429 r  result_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.429    result[13]
    M2                                                                r  result[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[30]
                            (input port)
  Destination:            result[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.434ns  (logic 1.573ns (28.952%)  route 3.861ns (71.048%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M25                                               0.000     0.000 f  a[30] (IN)
                         net (fo=0)                   0.000     0.000    a[30]
    M25                  IBUF (Prop_ibuf_I_O)         0.213     0.213 f  a_IBUF[30]_inst/O
                         net (fo=11, routed)          1.282     1.495    adder/aligner/a_IBUF[30]
    SLICE_X58Y128        LUT4 (Prop_lut4_I3_O)        0.045     1.540 r  adder/aligner/result_OBUF[30]_inst_i_27/O
                         net (fo=2, routed)           0.281     1.821    adder/aligner/result_OBUF[30]_inst_i_27_n_0
    SLICE_X60Y129        LUT6 (Prop_lut6_I0_O)        0.045     1.866 r  adder/aligner/result_OBUF[30]_inst_i_10/O
                         net (fo=1, routed)           0.227     2.092    adder/aligner/result_OBUF[30]_inst_i_10_n_0
    SLICE_X63Y128        LUT6 (Prop_lut6_I5_O)        0.045     2.137 r  adder/aligner/result_OBUF[30]_inst_i_2/O
                         net (fo=33, routed)          0.350     2.487    adder/aligner/result_OBUF[30]_inst_i_2_n_0
    SLICE_X66Y129        LUT6 (Prop_lut6_I2_O)        0.045     2.532 r  adder/aligner/result_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.722     4.254    result_OBUF[15]
    H2                   OBUF (Prop_obuf_I_O)         1.180     5.434 r  result_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.434    result[15]
    H2                                                                r  result[15] (OUT)
  -------------------------------------------------------------------    -------------------





