(pcb "/home/skole/elektro/Ovn Projekt/digital styring/temp-freerouting.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "9.0.6")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  383500 -340500  -56000 -340500  -56000 58500  383500 58500
            383500 -340500)
    )
    (wire_keepout "" (polygon F.Cu 0  -48000 50000  -56000 -340500  383500 -305000  348000 58500
            -46000 50000  -48000 50000))
    (via "Via[0-1]_600:300_um")
    (rule
      (width 800)
      (clearance 800)
      (clearance 200 (type smd_smd))
    )
  )
  (placement
    (component Connector_PinSocket_2.54mm:PinSocket_1x07_P2.54mm_Vertical
      (place J1 89000.000000 -147260.000000 front 0.000000 (PN Conn_01x07_Pin))
    )
    (component "Package_DIP:DIP-16_W7.62mm_LongPads"
      (place U9 31000.000000 -154720.000000 front 0.000000 (PN 74LS163))
      (place U8 27500.000000 -14000.000000 front 0.000000 (PN 74LS163))
      (place U7 143380.000000 -157720.000000 front 0.000000 (PN 74LS163))
    )
    (component "Package_DIP:DIP-14_W7.62mm_LongPads"
      (place U6 74190.000000 -62880.000000 front 0.000000 (PN 74LS32))
      (place U5 123880.000000 -35000.000000 front 0.000000 (PN 74LS32))
      (place U4 240880.000000 -29880.000000 front 0.000000 (PN 74LS08))
      (place U3 199880.000000 -97840.000000 front 0.000000 (PN 74LS08))
      (place U2 139380.000000 -95760.000000 front 0.000000 (PN 74LS08))
      (place U1 224880.000000 -156760.000000 front 0.000000 (PN 74HC04))
    )
  )
  (library
    (image Connector_PinSocket_2.54mm:PinSocket_1x07_P2.54mm_Vertical
      (outline (path signal 120  -1330 -1270  -1330 -16570))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -16570  1330 -16570))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -16570))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  -1800 -17000  -1800 1800))
      (outline (path signal 50  1750 1800  1750 -17000))
      (outline (path signal 50  1750 -17000  -1800 -17000))
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  -1270 -16510  -1270 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -16510))
      (outline (path signal 100  1270 -16510  -1270 -16510))
      (pin Rect[A]Pad_1700.000000x1700.000000_um 1 0 0)
      (pin Round[A]Pad_1700.000000_um 2 0 -2540)
      (pin Round[A]Pad_1700.000000_um 3 0 -5080)
      (pin Round[A]Pad_1700.000000_um 4 0 -7620)
      (pin Round[A]Pad_1700.000000_um 5 0 -10160)
      (pin Round[A]Pad_1700.000000_um 6 0 -12700)
      (pin Round[A]Pad_1700.000000_um 7 0 -15240)
    )
    (image "Package_DIP:DIP-16_W7.62mm_LongPads"
      (outline (path signal 120  1560 1330  1560 -19110))
      (outline (path signal 120  1560 -19110  6060 -19110))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -19110  6060 1330))
      (outline (path signal 0  2865.43 1352.96  2865.43 1330  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4754.57 1330  4754.57 1352.96
            4787.04 1385.43  4832.96 1385.43  4865.43 1352.96  4865.43 1330
            4870 1330  4851.95 1135.23  4798.42 947.084  4711.23 771.982
            4593.35 615.883  4448.79 484.102  4282.48 381.127  4100.08 310.465
            3907.8 274.522  3712.2 274.522  3519.92 310.465  3337.52 381.127
            3171.21 484.102  3026.65 615.883  2908.77 771.982  2821.58 947.084
            2768.05 1135.23  2750 1330  2754.57 1330  2754.57 1352.96  2787.04 1385.43
            2832.96 1385.43))
      (outline (path signal 50  -1450 1520  9070 1520  9070 -19300  -1450 -19300))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (pin RoundRect[A]Pad_2400.000000x1600.000000_250.951000_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 0 -2540)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 0 -5080)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 0 -7620)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 0 -10160)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 0 -12700)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 0 -15240)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 0 -17780)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 7620 -17780)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 7620 -15240)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 7620 -12700)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 7620 -10160)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 7620 -7620)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 7620 -5080)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 15 7620 -2540)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 16 7620 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_LongPads"
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 0  2865.43 1352.96  2865.43 1330  2870 1330  2888.06 1146.62
            2941.55 970.278  3028.42 807.764  3145.32 665.32  3287.76 548.419
            3450.28 461.553  3626.61 408.062  3810 390  3993.39 408.062
            4169.72 461.553  4332.24 548.419  4474.68 665.32  4591.58 807.764
            4678.45 970.278  4731.94 1146.62  4750 1330  4754.57 1330  4754.57 1352.96
            4787.04 1385.43  4832.96 1385.43  4865.43 1352.96  4865.43 1330
            4870 1330  4851.95 1135.23  4798.42 947.084  4711.23 771.982
            4593.35 615.883  4448.79 484.102  4282.48 381.127  4100.08 310.465
            3907.8 274.522  3712.2 274.522  3519.92 310.465  3337.52 381.127
            3171.21 484.102  3026.65 615.883  2908.77 771.982  2821.58 947.084
            2768.05 1135.23  2750 1330  2754.57 1330  2754.57 1352.96  2787.04 1385.43
            2832.96 1385.43))
      (outline (path signal 50  -1450 1530  9070 1530  9070 -16770  -1450 -16770))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (pin RoundRect[A]Pad_2400.000000x1600.000000_250.951000_um_0.000000_0 1 0 0)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 2 0 -2540)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 3 0 -5080)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 4 0 -7620)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 5 0 -10160)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 6 0 -12700)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 7 0 -15240)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 8 7620 -15240)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 9 7620 -12700)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 10 7620 -10160)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 11 7620 -7620)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 12 7620 -5080)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 13 7620 -2540)
      (pin Oval[A]Pad_2400.000000x1600.000000_um 14 7620 0)
    )
    (padstack Round[A]Pad_1700.000000_um
      (shape (circle F.Cu 1700))
      (shape (circle B.Cu 1700))
      (attach off)
    )
    (padstack Oval[A]Pad_2400.000000x1600.000000_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack RoundRect[A]Pad_2400.000000x1600.000000_250.951000_um_0.000000_0
      (shape (polygon F.Cu 0  -1200.95 550  -1181.85 646.035  -1127.45 727.449  -1046.04 781.848
            -949.999 800.95  950 800.951  1046.04 781.848  1127.45 727.449
            1181.85 646.035  1200.95 549.999  1200.95 -550  1181.85 -646.035
            1127.45 -727.449  1046.04 -781.848  949.999 -800.95  -950 -800.951
            -1046.04 -781.848  -1127.45 -727.449  -1181.85 -646.035  -1200.95 -549.999
            -1200.95 550))
      (shape (polygon B.Cu 0  -1200.95 550  -1181.85 646.035  -1127.45 727.449  -1046.04 781.848
            -949.999 800.95  950 800.951  1046.04 781.848  1127.45 727.449
            1181.85 646.035  1200.95 549.999  1200.95 -550  1181.85 -646.035
            1127.45 -727.449  1046.04 -781.848  949.999 -800.95  -950 -800.951
            -1046.04 -781.848  -1127.45 -727.449  -1181.85 -646.035  -1200.95 -549.999
            -1200.95 550))
      (attach off)
    )
    (padstack Rect[A]Pad_1700.000000x1700.000000_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_600:300_um"
      (shape (circle F.Cu 600))
      (shape (circle B.Cu 600))
      (attach off)
    )
  )
  (network
    (net +5V
      (pins J1-1 U9-1 U9-7 U9-10 U9-16 U8-1 U8-4 U8-5 U8-10 U8-16 U7-1 U7-10 U7-16
        U6-14 U5-14 U4-14 U3-14 U2-14 U1-14)
    )
    (net GND
      (pins J1-2 U9-3 U9-4 U9-5 U9-6 U9-8 U8-3 U8-6 U8-8 U7-6 U7-8 U7-9 U6-7 U5-7
        U4-7 U3-7 U2-7 U1-7)
    )
    (net Q2
      (pins J1-7 U7-12 U4-12 U3-9 U1-5)
    )
    (net "unconnected-(U1-Pad12)"
      (pins U1-12)
    )
    (net "unconnected-(U1-Pad10)"
      (pins U1-10)
    )
    (net "Net-(U1-Pad8)"
      (pins U6-1 U1-8)
    )
    (net Q1
      (pins U7-13 U4-1 U4-9 U3-1 U3-10 U2-10 U1-3)
    )
    (net "unconnected-(U1-Pad13)"
      (pins U1-13)
    )
    (net Q1'
      (pins J1-5 U4-13 U1-4)
    )
    (net Q0'
      (pins U5-13 U3-2 U3-12 U2-1 U2-9 U1-2)
    )
    (net Q0
      (pins U7-14 U4-2 U3-5 U1-1)
    )
    (net /tidskreds/LOAD'
      (pins U9-9 U8-9 U5-11 U1-9)
    )
    (net "unconnected-(U1-Pad11)"
      (pins U1-11)
    )
    (net Q2'
      (pins U4-4 U4-10 U3-4 U2-2 U1-6)
    )
    (net C
      (pins J1-3 U2-4 U2-12)
    )
    (net "Net-(U2-Pad11)"
      (pins U5-2 U2-11)
    )
    (net "Net-(U2-Pad3)"
      (pins U2-3 U2-5)
    )
    (net "Net-(U2-Pad13)"
      (pins U2-8 U2-13)
    )
    (net "Net-(U2-Pad6)"
      (pins U5-1 U2-6)
    )
    (net "Net-(U3-Pad11)"
      (pins U5-9 U3-11)
    )
    (net "Net-(U3-Pad6)"
      (pins U5-5 U3-6)
    )
    (net "Net-(U3-Pad13)"
      (pins U3-8 U3-13)
    )
    (net "Net-(U3-Pad3)"
      (pins U5-4 U3-3)
    )
    (net "Net-(U4-Pad3)"
      (pins U4-3 U4-5)
    )
    (net "Net-(U4-Pad11)"
      (pins U5-12 U4-11)
    )
    (net "/output logik/set2"
      (pins J1-6 U4-8)
    )
    (net "Net-(U4-Pad6)"
      (pins U5-10 U4-6)
    )
    (net "/input logik/D2"
      (pins U7-5 U5-8)
    )
    (net "/input logik/D0"
      (pins U7-3 U5-3)
    )
    (net "/input logik/D1"
      (pins U7-4 U5-6)
    )
    (net "unconnected-(U6-Pad4)"
      (pins U6-4)
    )
    (net "unconnected-(U6-Pad10)"
      (pins U6-10)
    )
    (net "unconnected-(U6-Pad5)"
      (pins U6-5)
    )
    (net "Net-(U7-CEP)"
      (pins U7-7 U6-3)
    )
    (net "unconnected-(U6-Pad6)"
      (pins U6-6)
    )
    (net "unconnected-(U6-Pad9)"
      (pins U6-9)
    )
    (net "unconnected-(U6-Pad8)"
      (pins U6-8)
    )
    (net "unconnected-(U6-Pad11)"
      (pins U6-11)
    )
    (net "unconnected-(U6-Pad13)"
      (pins U6-13)
    )
    (net "unconnected-(U6-Pad12)"
      (pins U6-12)
    )
    (net /tidskreds/TC
      (pins U8-15 U6-2)
    )
    (net "unconnected-(U7-Q3-Pad11)"
      (pins U7-11)
    )
    (net "unconnected-(U7-TC-Pad15)"
      (pins U7-15)
    )
    (net 2Hz
      (pins J1-4 U9-2 U8-2 U7-2)
    )
    (net "Net-(U8-CEP)"
      (pins U9-15 U8-7)
    )
    (net "unconnected-(U8-Q1-Pad13)"
      (pins U8-13)
    )
    (net "unconnected-(U8-Q0-Pad14)"
      (pins U8-14)
    )
    (net "unconnected-(U8-Q3-Pad11)"
      (pins U8-11)
    )
    (net "unconnected-(U8-Q2-Pad12)"
      (pins U8-12)
    )
    (net "unconnected-(U9-Q3-Pad11)"
      (pins U9-11)
    )
    (net "unconnected-(U9-Q0-Pad14)"
      (pins U9-14)
    )
    (net "unconnected-(U9-Q2-Pad12)"
      (pins U9-12)
    )
    (net "unconnected-(U9-Q1-Pad13)"
      (pins U9-13)
    )
    (class kicad_default +5V "/input logik/D0" "/input logik/D1" "/input logik/D2"
      "/output logik/set2" /tidskreds/LOAD' /tidskreds/TC 2Hz C GND "Net-(U1-Pad8)"
      "Net-(U2-Pad11)" "Net-(U2-Pad13)" "Net-(U2-Pad3)" "Net-(U2-Pad6)" "Net-(U3-Pad11)"
      "Net-(U3-Pad13)" "Net-(U3-Pad3)" "Net-(U3-Pad6)" "Net-(U4-Pad11)" "Net-(U4-Pad3)"
      "Net-(U4-Pad6)" "Net-(U7-CEP)" "Net-(U8-CEP)" Q0 Q0' Q1 Q1' Q2 Q2' "unconnected-(U1-Pad10)"
      "unconnected-(U1-Pad11)" "unconnected-(U1-Pad12)" "unconnected-(U1-Pad13)"
      "unconnected-(U6-Pad10)" "unconnected-(U6-Pad11)" "unconnected-(U6-Pad12)"
      "unconnected-(U6-Pad13)" "unconnected-(U6-Pad4)" "unconnected-(U6-Pad5)"
      "unconnected-(U6-Pad6)" "unconnected-(U6-Pad8)" "unconnected-(U6-Pad9)"
      "unconnected-(U7-Q3-Pad11)" "unconnected-(U7-TC-Pad15)" "unconnected-(U8-Q0-Pad14)"
      "unconnected-(U8-Q1-Pad13)" "unconnected-(U8-Q2-Pad12)" "unconnected-(U8-Q3-Pad11)"
      "unconnected-(U9-Q0-Pad14)" "unconnected-(U9-Q1-Pad13)" "unconnected-(U9-Q2-Pad12)"
      "unconnected-(U9-Q3-Pad11)"
      (circuit
        (use_via "Via[0-1]_600:300_um")
      )
      (rule
        (width 800)
        (clearance 800)
      )
    )
  )
  (wiring
  )
)
