<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>MCSPI Driver API</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#files">Files</a> &#124;
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">MCSPI Driver API</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="files"></a>
Files</h2></td></tr>
<tr class="memitem:bsp__mcspi_8h"><td class="memItemLeft" align="right" valign="top">file &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="bsp__mcspi_8h.html">bsp_mcspi.h</a></td></tr>
<tr class="memdesc:bsp__mcspi_8h"><td class="mdescLeft">&#160;</td><td class="mdescRight">Introduction. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___fifo_trig_lvl.html">Mcspi_FifoTrigLvl</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to set the rx/tx trigger level using the IOCTL.  <a href="struct_mcspi___fifo_trig_lvl.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___config_chfmt.html">Mcspi_ConfigChfmt</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to initialize the SPI transfer format register.  <a href="struct_mcspi___config_chfmt.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_h_w_config_data.html">HWConfigData</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Hardware Configuartion Structure.  <a href="struct_h_w_config_data.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___data_param.html">Mcspi_DataParam</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data packet element structure passed to submit function.  <a href="struct_mcspi___data_param.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_stats.html">Stats</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI statistics Collection Object.  <a href="struct_stats.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___chan_params.html">Mcspi_ChanParams</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure to get the user param to enable the cross bar interrupt on M3 core.  <a href="struct_mcspi___chan_params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_dma_evt_list.html">DmaEvtList</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">The structure which holds the rx/tx event numbers. The event number 'FFFF' is invalid.  <a href="struct_dma_evt_list.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structpwrm_info.html">pwrmInfo</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Structure for holding the PWRM related info.  <a href="structpwrm_info.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_mcspi___params.html">Mcspi_Params</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mcspi Instance configuration parameters.  <a href="struct_mcspi___params.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5d07c7668ed0b5cd58e6237bc0b1f982"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5d07c7668ed0b5cd58e6237bc0b1f982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga5d07c7668ed0b5cd58e6237bc0b1f982">MCSPI_NUMINSTANCES</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:ga5d07c7668ed0b5cd58e6237bc0b1f982"><td class="mdescLeft">&#160;</td><td class="mdescRight">maximum number fo instances supported by this driver. Default value will be 1. This will be updated depending on the CPU in xs file <br /></td></tr>
<tr class="separator:ga5d07c7668ed0b5cd58e6237bc0b1f982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga404c639489cc7d43b9609fdda8f107da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga404c639489cc7d43b9609fdda8f107da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga404c639489cc7d43b9609fdda8f107da">MCSPI_BIOSPWRM_ENABLE</a>&#160;&#160;&#160;(FALSE)</td></tr>
<tr class="memdesc:ga404c639489cc7d43b9609fdda8f107da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable/disbale the support for BIOS power management. <br /></td></tr>
<tr class="separator:ga404c639489cc7d43b9609fdda8f107da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a5cdf6e505efd456fb161852ab2bb5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac2a5cdf6e505efd456fb161852ab2bb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gac2a5cdf6e505efd456fb161852ab2bb5">BUFFER_DATA_SIZE</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:gac2a5cdf6e505efd456fb161852ab2bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Local Buffer data allocation for transcieve operation. <br /></td></tr>
<tr class="separator:gac2a5cdf6e505efd456fb161852ab2bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab64f85e4a61a4cad2a41bbcd164ebd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaab64f85e4a61a4cad2a41bbcd164ebd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gaab64f85e4a61a4cad2a41bbcd164ebd0">MCSPI_EDMAENABLE</a>&#160;&#160;&#160;(TRUE)</td></tr>
<tr class="memdesc:gaab64f85e4a61a4cad2a41bbcd164ebd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">configuration variable for enabling or disabling the edma support <br /></td></tr>
<tr class="separator:gaab64f85e4a61a4cad2a41bbcd164ebd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b23244531f9127bfba4a3ee5b5985dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1b23244531f9127bfba4a3ee5b5985dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga1b23244531f9127bfba4a3ee5b5985dd">MCSPI_PARAM_CHECK_ENABLE</a>&#160;&#160;&#160;(TRUE)</td></tr>
<tr class="memdesc:ga1b23244531f9127bfba4a3ee5b5985dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable to have parameter validation in the public functions <br /></td></tr>
<tr class="separator:ga1b23244531f9127bfba4a3ee5b5985dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada02c3e8ae149c90a49f01314ea862db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gada02c3e8ae149c90a49f01314ea862db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gada02c3e8ae149c90a49f01314ea862db">MCSPI_NUM_LOG_CHANS</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="memdesc:gada02c3e8ae149c90a49f01314ea862db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max SPI driver opens - which means number of s/w channels which can be opened for a single instance of SPI. <br /></td></tr>
<tr class="separator:gada02c3e8ae149c90a49f01314ea862db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10551d594f1e45272112a12d26d33b9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga10551d594f1e45272112a12d26d33b9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga10551d594f1e45272112a12d26d33b9c">MCSPI_EDMA_BASE_ADDR</a>&#160;&#160;&#160;(0x40000000U)</td></tr>
<tr class="memdesc:ga10551d594f1e45272112a12d26d33b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is the edma base address added to the McSPI registers while configuring the EDMA src/dst address. <br /></td></tr>
<tr class="separator:ga10551d594f1e45272112a12d26d33b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23d7bb18a2863bd1c79a58350e51e32a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga23d7bb18a2863bd1c79a58350e51e32a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga23d7bb18a2863bd1c79a58350e51e32a">MCSPI_MAX_CHAN_SUPPORTED</a>&#160;&#160;&#160;(4U)</td></tr>
<tr class="memdesc:ga23d7bb18a2863bd1c79a58350e51e32a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Max SPI driver opens - which means number of physical channels which can be opened for a single instance of SPI. The instance 0 of Spi -&gt; 4 channels available The instance 1 of Spi -&gt; 2 channels available The instance 2 of Spi -&gt; 2 channels available The instance 3 of Spi -&gt; 1 channel available. <br /></td></tr>
<tr class="separator:ga23d7bb18a2863bd1c79a58350e51e32a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf366aac45110afc9e0b6dc3b76fe3f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacf366aac45110afc9e0b6dc3b76fe3f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gacf366aac45110afc9e0b6dc3b76fe3f4">CLOCK_REF_FREQUENCY</a>&#160;&#160;&#160;(48000000)</td></tr>
<tr class="memdesc:gacf366aac45110afc9e0b6dc3b76fe3f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">The reference frequency for McSPI. <br /></td></tr>
<tr class="separator:gacf366aac45110afc9e0b6dc3b76fe3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0aa642e83a9d146b865f672918e6037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gab0aa642e83a9d146b865f672918e6037">MCSPI_RX_FIFO_LEN</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:gab0aa642e83a9d146b865f672918e6037"><td class="mdescLeft">&#160;</td><td class="mdescRight">Since the McSPI support only transmit-receive mode, the FIFO is shared among transmit and receive i.e each of 32 bytes.  <a href="#gab0aa642e83a9d146b865f672918e6037">More...</a><br /></td></tr>
<tr class="separator:gab0aa642e83a9d146b865f672918e6037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea7a93f56f50f454880d027bd901e46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ea7a93f56f50f454880d027bd901e46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga3ea7a93f56f50f454880d027bd901e46">MCSPI_TX_FIFO_LEN</a>&#160;&#160;&#160;(32U)</td></tr>
<tr class="memdesc:ga3ea7a93f56f50f454880d027bd901e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmit FIFO lenght. <br /></td></tr>
<tr class="separator:ga3ea7a93f56f50f454880d027bd901e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga4a729625a4e53046617a36c1f5130af8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga4a729625a4e53046617a36c1f5130af8">Mcspi_OpMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga4a729625a4e53046617a36c1f5130af8afe9fc820fc2b335e82ccb455564cba16">MCSPI_OPMODE_POLLED</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga4a729625a4e53046617a36c1f5130af8a412d0ea52836753094f16f6bdf82746e">MCSPI_OPMODE_INTERRUPT</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga4a729625a4e53046617a36c1f5130af8a9a9c98aaaf5fdd7ccff54b35a775648c">MCSPI_OPMODE_DMAINTERRUPT</a>
 }</td></tr>
<tr class="memdesc:ga4a729625a4e53046617a36c1f5130af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration of the different modes of operation available for the Spi driver.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga4a729625a4e53046617a36c1f5130af8">More...</a><br /></td></tr>
<tr class="separator:ga4a729625a4e53046617a36c1f5130af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cd7af4edb448e82de040b945a2a1976"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga1cd7af4edb448e82de040b945a2a1976">Mcspi_CommMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga1cd7af4edb448e82de040b945a2a1976ab76cdf52575d249d88fe494d135fc23d">MCSPI_COMMMODE_MASTER</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga1cd7af4edb448e82de040b945a2a1976a7c940ede4d62a3e145ce5da238c45ea1">MCSPI_COMMMODE_SLAVE</a>
 }</td></tr>
<tr class="memdesc:ga1cd7af4edb448e82de040b945a2a1976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enumeration of Master mode and slave mode of operation only one channel would be allowed to be opened in slave mode however more that one (till the max number of channel supported by driver(configurable) channel can be opened in master mode. In master mode four physical channels can be configured.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga1cd7af4edb448e82de040b945a2a1976">More...</a><br /></td></tr>
<tr class="separator:ga1cd7af4edb448e82de040b945a2a1976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5e2fd3ffaf16fba61584c8478e9508"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga8f5e2fd3ffaf16fba61584c8478e9508">Mcspi_PinOpMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga8f5e2fd3ffaf16fba61584c8478e9508a2051d6f36ac06c7359f39c900953316d">MCSPI_PINOPMODE_4PIN</a> = 0x1, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga8f5e2fd3ffaf16fba61584c8478e9508a8b589069f63738ba9268ff0d94a175e9">MCSPI_PINOPMODE_3PIN</a> = 0x3
 }</td></tr>
<tr class="memdesc:ga8f5e2fd3ffaf16fba61584c8478e9508"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI pin Opmode. This macro specifies the number of pins that will be be used by the McSpi device. This mode is used only in single channel master mode.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga8f5e2fd3ffaf16fba61584c8478e9508">More...</a><br /></td></tr>
<tr class="separator:ga8f5e2fd3ffaf16fba61584c8478e9508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e5139c8fb454bb294ab2e9a4242672"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga23e5139c8fb454bb294ab2e9a4242672">Mcspi_ClkMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga23e5139c8fb454bb294ab2e9a4242672a4d1683b78aa3f1ec50f0aa2a907a2782">MCSPI_MODE0</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga23e5139c8fb454bb294ab2e9a4242672a7156d1e4e63012f94b4a21feb1a30f0c">MCSPI_MODE1</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga23e5139c8fb454bb294ab2e9a4242672a4d734a158db6d7e6d776e47747e10a61">MCSPI_MODE2</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga23e5139c8fb454bb294ab2e9a4242672a506ab80175ccf084f28303291bd48a72">MCSPI_MODE3</a>
 }</td></tr>
<tr class="memdesc:ga23e5139c8fb454bb294ab2e9a4242672"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCSPI serial clock mode. This macro specifies the 4 sub-modes of the SPI format transfer that depends on the polarity (POL) and the phase (PHA) of the SPI serial clock (SPICLK) by the McSpi device.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga23e5139c8fb454bb294ab2e9a4242672">More...</a><br /></td></tr>
<tr class="separator:ga23e5139c8fb454bb294ab2e9a4242672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe0bacc3f34951b2bd5182a649ae9e65"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gabe0bacc3f34951b2bd5182a649ae9e65">Mcspi_ChipSelTimectrl</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggabe0bacc3f34951b2bd5182a649ae9e65adda69285d81fc44c432d636e7fd4f846">MCSPI_CLK_CYCLE0</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggabe0bacc3f34951b2bd5182a649ae9e65ac36714827b91b842dab36c6e6d0b8f48">MCSPI_CLK_CYCLE1</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggabe0bacc3f34951b2bd5182a649ae9e65a10d048f520412e8f7310137e4c413678">MCSPI_CLK_CYCLE2</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggabe0bacc3f34951b2bd5182a649ae9e65af0f1c5218bd2a995f433720ca99068b1">MCSPI_CLK_CYCLE3</a>
 }</td></tr>
<tr class="memdesc:gabe0bacc3f34951b2bd5182a649ae9e65"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gabe0bacc3f34951b2bd5182a649ae9e65">More...</a><br /></td></tr>
<tr class="separator:gabe0bacc3f34951b2bd5182a649ae9e65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101ea7f06e305594d1832991725efcde"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga101ea7f06e305594d1832991725efcde">pllDomains</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga101ea7f06e305594d1832991725efcdea205c7e6f088cd08a49b004bcbcf417ba">PLLDOMAIN_0</a> = 0, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga101ea7f06e305594d1832991725efcdea8e622bf92441064a882c47f80a53d257">PLLDOMAIN_1</a> = 1, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga101ea7f06e305594d1832991725efcdeae1023fcd8b880ae50171568f75872cfe">PLLDOMAIN_NONE</a> = 2
 }</td></tr>
<tr class="memdesc:ga101ea7f06e305594d1832991725efcde"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL domain to be used by the device.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga101ea7f06e305594d1832991725efcde">More...</a><br /></td></tr>
<tr class="separator:ga101ea7f06e305594d1832991725efcde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11b4cb7402f2f7c331c97f452a3152c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gad11b4cb7402f2f7c331c97f452a3152c">Mcspi_WordLen</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggad11b4cb7402f2f7c331c97f452a3152ca4c5bbd34d79283fee51424abf13c83e6">MCSPI_LEN_4BIT</a> = 0x04, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggad11b4cb7402f2f7c331c97f452a3152ca23502d6ea099757af794bbd6e43ff319">MCSPI_LEN_8BIT</a> = 0x08, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggad11b4cb7402f2f7c331c97f452a3152ca2cb206791e5148060a5b92ad580310ce">MCSPI_LEN_16BIT</a> = 0x10, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggad11b4cb7402f2f7c331c97f452a3152ca0b5615a8e08dee5c0f857e42ae7fac34">MCSPI_LEN_24BIT</a> = 0x18, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggad11b4cb7402f2f7c331c97f452a3152cac1d341022802ce57be66b708615396d8">MCSPI_LEN_32BIT</a> = 0x20
<br />
 }</td></tr>
<tr class="memdesc:gad11b4cb7402f2f7c331c97f452a3152c"><td class="mdescLeft">&#160;</td><td class="mdescRight">McSPI Word Length to be used by the device.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gad11b4cb7402f2f7c331c97f452a3152c">More...</a><br /></td></tr>
<tr class="separator:gad11b4cb7402f2f7c331c97f452a3152c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga792346ea1ca625c2fd427d8ae65271e8"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga792346ea1ca625c2fd427d8ae65271e8">Mcspi_InitDelay</a> { <br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga792346ea1ca625c2fd427d8ae65271e8aa743213f2b13ea85313f1a1354576e3e">MCSPI_NO_DELAY</a> = 0x00, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga792346ea1ca625c2fd427d8ae65271e8a3cb71df0c9d1e1b541c29d551279a23d">MCSPI_CLK_DELAY_4</a> = 0x01, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga792346ea1ca625c2fd427d8ae65271e8aeaa7fca340e4ad186160b5ff136113a2">MCSPI_CLK_DELAY_8</a> = 0x02, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga792346ea1ca625c2fd427d8ae65271e8adfd297e80d510c3a4c44db8b7d976436">MCSPI_CLK_DELAY_16</a> = 0x03, 
<br />
&#160;&#160;<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga792346ea1ca625c2fd427d8ae65271e8a963073552dba85e9199de8db9f4b9c6e">MCSPI_CLK_DELAY_32</a> = 0x04
<br />
 }</td></tr>
<tr class="memdesc:ga792346ea1ca625c2fd427d8ae65271e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">This configuration is used to have delay for the first spi word transfer to give time for system to complete parallel processes. This option is meaningful in master mode and single channel mode.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga792346ea1ca625c2fd427d8ae65271e8">More...</a><br /></td></tr>
<tr class="separator:ga792346ea1ca625c2fd427d8ae65271e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3eb0eea4f85bb47e14f5527229438465"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga3eb0eea4f85bb47e14f5527229438465">Mcspi_DataTransferMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga3eb0eea4f85bb47e14f5527229438465aed6df3861b06b52f73cac84fefbc27c7">MCSPI_BOTH_RXTX</a> = 0x0
 }</td></tr>
<tr class="memdesc:ga3eb0eea4f85bb47e14f5527229438465"><td class="mdescLeft">&#160;</td><td class="mdescRight">The McSPI transmit receive mode(TRM), this holds good for both master as well as slave mode of operation. The tx only and the rx only mode is not supported.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga3eb0eea4f85bb47e14f5527229438465">More...</a><br /></td></tr>
<tr class="separator:ga3eb0eea4f85bb47e14f5527229438465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb566d90a0bd494906e00d108b8a6706"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gacb566d90a0bd494906e00d108b8a6706">Mcspi_SpienSlv</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggacb566d90a0bd494906e00d108b8a6706a51e66e869344b78de8e2b08553ae64ab">MCSPI_SPIEN_0</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggacb566d90a0bd494906e00d108b8a6706a0e77c32fa487fb81559b629e18a82546">MCSPI_SPIEN_1</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggacb566d90a0bd494906e00d108b8a6706aff3a092f6dad9aeeeee126feb69d1db1">MCSPI_SPIEN_2</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggacb566d90a0bd494906e00d108b8a6706a3da668c2aceff9eda6828a8ddba1152b">MCSPI_SPIEN_3</a>
 }</td></tr>
<tr class="memdesc:gacb566d90a0bd494906e00d108b8a6706"><td class="mdescLeft">&#160;</td><td class="mdescRight">Chip Selects to be used by the device.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gacb566d90a0bd494906e00d108b8a6706">More...</a><br /></td></tr>
<tr class="separator:gacb566d90a0bd494906e00d108b8a6706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga243d89ffbb7d8f0d100ae5a4b511570f"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga243d89ffbb7d8f0d100ae5a4b511570f">Mcspi_DatalineDirection</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga243d89ffbb7d8f0d100ae5a4b511570faadc4120f839b3b85c75a34e970441a39">MCSPI_IN</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gga243d89ffbb7d8f0d100ae5a4b511570fa73192b6f940a6e03ea3ca47a25275df7">MCSPI_OUT</a>
 }</td></tr>
<tr class="memdesc:ga243d89ffbb7d8f0d100ae5a4b511570f"><td class="mdescLeft">&#160;</td><td class="mdescRight">To configure the Dat0/Dat1 as the IN(Rx) or as OUT(Tx)  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga243d89ffbb7d8f0d100ae5a4b511570f">More...</a><br /></td></tr>
<tr class="separator:ga243d89ffbb7d8f0d100ae5a4b511570f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadbb11b8a726ae744332128ba11c34668"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gadbb11b8a726ae744332128ba11c34668">Mcspi_ChannelMode</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggadbb11b8a726ae744332128ba11c34668a33010d25b0f196dab6dd55471d50fb34">MCSPI_SINGLE_CHANNEL</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggadbb11b8a726ae744332128ba11c34668a07b30bc63d623384f8da368aa48471ff">MCSPI_MULTI_CHANNEL</a>
 }</td></tr>
<tr class="memdesc:gadbb11b8a726ae744332128ba11c34668"><td class="mdescLeft">&#160;</td><td class="mdescRight">This enum is used only in the master mode.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gadbb11b8a726ae744332128ba11c34668">More...</a><br /></td></tr>
<tr class="separator:gadbb11b8a726ae744332128ba11c34668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1a4a166a37afd9032feaaefc25457c0"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gab1a4a166a37afd9032feaaefc25457c0">Mcspi_ioctlCmd</a> { <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggab1a4a166a37afd9032feaaefc25457c0a1149a428e2cbc430ac4ff2b67d9b3a6d">IOCTL_MCSPI_CANCEL_PENDING_IO</a> = 128, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggab1a4a166a37afd9032feaaefc25457c0a4018654c98b073b000f9474b008a911a">IOCTL_MCSPI_SET_SPIEN_POLARITY</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggab1a4a166a37afd9032feaaefc25457c0a4fa5cac6bb3fa942b834daa219ef4538">IOCTL_MCSPI_SET_POLLEDMODETIMEOUT</a>, 
<a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ggab1a4a166a37afd9032feaaefc25457c0aa1a770f74ac5f49ecfc10b644e883a1c">IOCTL_MCSPI_SET_TRIGGER_LVL</a>
 }</td></tr>
<tr class="memdesc:gab1a4a166a37afd9032feaaefc25457c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mcspi Ioctl commands.  <a href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gab1a4a166a37afd9032feaaefc25457c0">More...</a><br /></td></tr>
<tr class="separator:gab1a4a166a37afd9032feaaefc25457c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga9cc317bbc3b7f1354fce46c54da08d5e"><td class="memItemLeft" align="right" valign="top">Void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga9cc317bbc3b7f1354fce46c54da08d5e">Mcspi_init</a> (Void)</td></tr>
<tr class="memdesc:ga9cc317bbc3b7f1354fce46c54da08d5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes McSPI instances which are statically allocated.  <a href="#ga9cc317bbc3b7f1354fce46c54da08d5e">More...</a><br /></td></tr>
<tr class="separator:ga9cc317bbc3b7f1354fce46c54da08d5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga149539997353ae27a5de7bcc4f524acd"><td class="memItemLeft" align="right" valign="top">static Void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga149539997353ae27a5de7bcc4f524acd">Mcspi_ChanParams_init</a> (<a class="el" href="struct_mcspi___chan_params.html">Mcspi_ChanParams</a> *chanParams)</td></tr>
<tr class="memdesc:ga149539997353ae27a5de7bcc4f524acd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_mcspi___chan_params.html" title="Structure to get the user param to enable the cross bar interrupt on M3 core. ">Mcspi_ChanParams</a> structure init function.  <a href="#ga149539997353ae27a5de7bcc4f524acd">More...</a><br /></td></tr>
<tr class="separator:ga149539997353ae27a5de7bcc4f524acd"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:gad0afac4f0fa7fc8bce87407df2110f21"><td class="memItemLeft" align="right" valign="top">const <a class="el" href="struct_mcspi___params.html">Mcspi_Params</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gad0afac4f0fa7fc8bce87407df2110f21">Mcspi_PARAMS</a></td></tr>
<tr class="memdesc:gad0afac4f0fa7fc8bce87407df2110f21"><td class="mdescLeft">&#160;</td><td class="mdescRight">Default <a class="el" href="struct_mcspi___params.html" title="Mcspi Instance configuration parameters. ">Mcspi_Params</a> struct.  <a href="#gad0afac4f0fa7fc8bce87407df2110f21">More...</a><br /></td></tr>
<tr class="separator:gad0afac4f0fa7fc8bce87407df2110f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a713aa318683bb987105a9055301ee4"><td class="memItemLeft" align="right" valign="top">const IOM_Fxns&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga3a713aa318683bb987105a9055301ee4">Mcspi_IOMFXNS</a></td></tr>
<tr class="memdesc:ga3a713aa318683bb987105a9055301ee4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mcspi IOM_Fxns table.  <a href="#ga3a713aa318683bb987105a9055301ee4">More...</a><br /></td></tr>
<tr class="separator:ga3a713aa318683bb987105a9055301ee4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gab0aa642e83a9d146b865f672918e6037"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCSPI_RX_FIFO_LEN&#160;&#160;&#160;(32U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Since the McSPI support only transmit-receive mode, the FIFO is shared among transmit and receive i.e each of 32 bytes. </p>
<p>Receive FIFO lenght </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="gadbb11b8a726ae744332128ba11c34668"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gadbb11b8a726ae744332128ba11c34668">Mcspi_ChannelMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This enum is used only in the master mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggadbb11b8a726ae744332128ba11c34668a33010d25b0f196dab6dd55471d50fb34"></a>MCSPI_SINGLE_CHANNEL&#160;</td><td class="fielddoc">
<p>Use 1 channel </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggadbb11b8a726ae744332128ba11c34668a07b30bc63d623384f8da368aa48471ff"></a>MCSPI_MULTI_CHANNEL&#160;</td><td class="fielddoc">
<p>Use multi channel </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gabe0bacc3f34951b2bd5182a649ae9e65"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gabe0bacc3f34951b2bd5182a649ae9e65">Mcspi_ChipSelTimectrl</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This field defines the number of interface clock cycles between CS toggling and first or last edge of SPI clock. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggabe0bacc3f34951b2bd5182a649ae9e65adda69285d81fc44c432d636e7fd4f846"></a>MCSPI_CLK_CYCLE0&#160;</td><td class="fielddoc">
<p>CLK cycle 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabe0bacc3f34951b2bd5182a649ae9e65ac36714827b91b842dab36c6e6d0b8f48"></a>MCSPI_CLK_CYCLE1&#160;</td><td class="fielddoc">
<p>CLK cycle 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabe0bacc3f34951b2bd5182a649ae9e65a10d048f520412e8f7310137e4c413678"></a>MCSPI_CLK_CYCLE2&#160;</td><td class="fielddoc">
<p>CLK cycle 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggabe0bacc3f34951b2bd5182a649ae9e65af0f1c5218bd2a995f433720ca99068b1"></a>MCSPI_CLK_CYCLE3&#160;</td><td class="fielddoc">
<p>CLK cycle 3 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga23e5139c8fb454bb294ab2e9a4242672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga23e5139c8fb454bb294ab2e9a4242672">Mcspi_ClkMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI serial clock mode. This macro specifies the 4 sub-modes of the SPI format transfer that depends on the polarity (POL) and the phase (PHA) of the SPI serial clock (SPICLK) by the McSpi device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga23e5139c8fb454bb294ab2e9a4242672a4d1683b78aa3f1ec50f0aa2a907a2782"></a>MCSPI_MODE0&#160;</td><td class="fielddoc">
<p>SPICLK active high and sampling occurs on the rising edge </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga23e5139c8fb454bb294ab2e9a4242672a7156d1e4e63012f94b4a21feb1a30f0c"></a>MCSPI_MODE1&#160;</td><td class="fielddoc">
<p>SPICLK active high and sampling occurs on the falling edge </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga23e5139c8fb454bb294ab2e9a4242672a4d734a158db6d7e6d776e47747e10a61"></a>MCSPI_MODE2&#160;</td><td class="fielddoc">
<p>SPICLK active low and sampling occurs on the falling edge </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga23e5139c8fb454bb294ab2e9a4242672a506ab80175ccf084f28303291bd48a72"></a>MCSPI_MODE3&#160;</td><td class="fielddoc">
<p>SPICLK active low and sampling occurs on the falling edge </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga1cd7af4edb448e82de040b945a2a1976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga1cd7af4edb448e82de040b945a2a1976">Mcspi_CommMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration of Master mode and slave mode of operation only one channel would be allowed to be opened in slave mode however more that one (till the max number of channel supported by driver(configurable) channel can be opened in master mode. In master mode four physical channels can be configured. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga1cd7af4edb448e82de040b945a2a1976ab76cdf52575d249d88fe494d135fc23d"></a>MCSPI_COMMMODE_MASTER&#160;</td><td class="fielddoc">
<p>Master Mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga1cd7af4edb448e82de040b945a2a1976a7c940ede4d62a3e145ce5da238c45ea1"></a>MCSPI_COMMMODE_SLAVE&#160;</td><td class="fielddoc">
<p>Slave Mode </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga243d89ffbb7d8f0d100ae5a4b511570f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga243d89ffbb7d8f0d100ae5a4b511570f">Mcspi_DatalineDirection</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>To configure the Dat0/Dat1 as the IN(Rx) or as OUT(Tx) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga243d89ffbb7d8f0d100ae5a4b511570faadc4120f839b3b85c75a34e970441a39"></a>MCSPI_IN&#160;</td><td class="fielddoc">
<p>Data line Direction as IN </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga243d89ffbb7d8f0d100ae5a4b511570fa73192b6f940a6e03ea3ca47a25275df7"></a>MCSPI_OUT&#160;</td><td class="fielddoc">
<p>Data line Direction as OUTPUT </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga3eb0eea4f85bb47e14f5527229438465"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga3eb0eea4f85bb47e14f5527229438465">Mcspi_DataTransferMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>The McSPI transmit receive mode(TRM), this holds good for both master as well as slave mode of operation. The tx only and the rx only mode is not supported. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga3eb0eea4f85bb47e14f5527229438465aed6df3861b06b52f73cac84fefbc27c7"></a>MCSPI_BOTH_RXTX&#160;</td><td class="fielddoc">
<p>Full duplex </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga792346ea1ca625c2fd427d8ae65271e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga792346ea1ca625c2fd427d8ae65271e8">Mcspi_InitDelay</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This configuration is used to have delay for the first spi word transfer to give time for system to complete parallel processes. This option is meaningful in master mode and single channel mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga792346ea1ca625c2fd427d8ae65271e8aa743213f2b13ea85313f1a1354576e3e"></a>MCSPI_NO_DELAY&#160;</td><td class="fielddoc">
<p>Have No delay </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga792346ea1ca625c2fd427d8ae65271e8a3cb71df0c9d1e1b541c29d551279a23d"></a>MCSPI_CLK_DELAY_4&#160;</td><td class="fielddoc">
<p>Delay of wordlength 4 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga792346ea1ca625c2fd427d8ae65271e8aeaa7fca340e4ad186160b5ff136113a2"></a>MCSPI_CLK_DELAY_8&#160;</td><td class="fielddoc">
<p>Delay of wordlength 8 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga792346ea1ca625c2fd427d8ae65271e8adfd297e80d510c3a4c44db8b7d976436"></a>MCSPI_CLK_DELAY_16&#160;</td><td class="fielddoc">
<p>Delay of wordlength 16 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga792346ea1ca625c2fd427d8ae65271e8a963073552dba85e9199de8db9f4b9c6e"></a>MCSPI_CLK_DELAY_32&#160;</td><td class="fielddoc">
<p>Delay of wordlength 32 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gab1a4a166a37afd9032feaaefc25457c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gab1a4a166a37afd9032feaaefc25457c0">Mcspi_ioctlCmd</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mcspi Ioctl commands. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggab1a4a166a37afd9032feaaefc25457c0a1149a428e2cbc430ac4ff2b67d9b3a6d"></a>IOCTL_MCSPI_CANCEL_PENDING_IO&#160;</td><td class="fielddoc">
<p>Ioctl to cancel the current pending IO packet </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab1a4a166a37afd9032feaaefc25457c0a4018654c98b073b000f9474b008a911a"></a>IOCTL_MCSPI_SET_SPIEN_POLARITY&#160;</td><td class="fielddoc">
<p>Ioctl to set the chip select polarity </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab1a4a166a37afd9032feaaefc25457c0a4fa5cac6bb3fa942b834daa219ef4538"></a>IOCTL_MCSPI_SET_POLLEDMODETIMEOUT&#160;</td><td class="fielddoc">
<p>Ioctl to set the polled mode timeout </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggab1a4a166a37afd9032feaaefc25457c0aa1a770f74ac5f49ecfc10b644e883a1c"></a>IOCTL_MCSPI_SET_TRIGGER_LVL&#160;</td><td class="fielddoc">
<p>Ioctl to set the trigger level for FIFO </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga4a729625a4e53046617a36c1f5130af8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga4a729625a4e53046617a36c1f5130af8">Mcspi_OpMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enumeration of the different modes of operation available for the Spi driver. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga4a729625a4e53046617a36c1f5130af8afe9fc820fc2b335e82ccb455564cba16"></a>MCSPI_OPMODE_POLLED&#160;</td><td class="fielddoc">
<p>Polled Mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4a729625a4e53046617a36c1f5130af8a412d0ea52836753094f16f6bdf82746e"></a>MCSPI_OPMODE_INTERRUPT&#160;</td><td class="fielddoc">
<p>Interrupt Mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga4a729625a4e53046617a36c1f5130af8a9a9c98aaaf5fdd7ccff54b35a775648c"></a>MCSPI_OPMODE_DMAINTERRUPT&#160;</td><td class="fielddoc">
<p>DMA Mode </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga8f5e2fd3ffaf16fba61584c8478e9508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga8f5e2fd3ffaf16fba61584c8478e9508">Mcspi_PinOpMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MCSPI pin Opmode. This macro specifies the number of pins that will be be used by the McSpi device. This mode is used only in single channel master mode. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga8f5e2fd3ffaf16fba61584c8478e9508a2051d6f36ac06c7359f39c900953316d"></a>MCSPI_PINOPMODE_4PIN&#160;</td><td class="fielddoc">
<p>SPI master 4 pin mode </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga8f5e2fd3ffaf16fba61584c8478e9508a8b589069f63738ba9268ff0d94a175e9"></a>MCSPI_PINOPMODE_3PIN&#160;</td><td class="fielddoc">
<p>SPI master 3 pin mode uses SPISCS </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gacb566d90a0bd494906e00d108b8a6706"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gacb566d90a0bd494906e00d108b8a6706">Mcspi_SpienSlv</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Chip Selects to be used by the device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggacb566d90a0bd494906e00d108b8a6706a51e66e869344b78de8e2b08553ae64ab"></a>MCSPI_SPIEN_0&#160;</td><td class="fielddoc">
<p>chip select 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacb566d90a0bd494906e00d108b8a6706a0e77c32fa487fb81559b629e18a82546"></a>MCSPI_SPIEN_1&#160;</td><td class="fielddoc">
<p>chip select 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacb566d90a0bd494906e00d108b8a6706aff3a092f6dad9aeeeee126feb69d1db1"></a>MCSPI_SPIEN_2&#160;</td><td class="fielddoc">
<p>chip select 2 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggacb566d90a0bd494906e00d108b8a6706a3da668c2aceff9eda6828a8ddba1152b"></a>MCSPI_SPIEN_3&#160;</td><td class="fielddoc">
<p>chip select 3 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad11b4cb7402f2f7c331c97f452a3152c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#gad11b4cb7402f2f7c331c97f452a3152c">Mcspi_WordLen</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>McSPI Word Length to be used by the device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad11b4cb7402f2f7c331c97f452a3152ca4c5bbd34d79283fee51424abf13c83e6"></a>MCSPI_LEN_4BIT&#160;</td><td class="fielddoc">
<p>Set to Length 4 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad11b4cb7402f2f7c331c97f452a3152ca23502d6ea099757af794bbd6e43ff319"></a>MCSPI_LEN_8BIT&#160;</td><td class="fielddoc">
<p>Set to Length 8 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad11b4cb7402f2f7c331c97f452a3152ca2cb206791e5148060a5b92ad580310ce"></a>MCSPI_LEN_16BIT&#160;</td><td class="fielddoc">
<p>Set to Length 16 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad11b4cb7402f2f7c331c97f452a3152ca0b5615a8e08dee5c0f857e42ae7fac34"></a>MCSPI_LEN_24BIT&#160;</td><td class="fielddoc">
<p>Set to Length 24 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad11b4cb7402f2f7c331c97f452a3152cac1d341022802ce57be66b708615396d8"></a>MCSPI_LEN_32BIT&#160;</td><td class="fielddoc">
<p>Set to Length 32 </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga101ea7f06e305594d1832991725efcde"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___b_s_p___d_r_v___m_c_s_p_i___a_p_i.html#ga101ea7f06e305594d1832991725efcde">pllDomains</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL domain to be used by the device. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga101ea7f06e305594d1832991725efcdea205c7e6f088cd08a49b004bcbcf417ba"></a>PLLDOMAIN_0&#160;</td><td class="fielddoc">
<p>PLL domain 0 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga101ea7f06e305594d1832991725efcdea8e622bf92441064a882c47f80a53d257"></a>PLLDOMAIN_1&#160;</td><td class="fielddoc">
<p>PLL domain 1 </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga101ea7f06e305594d1832991725efcdeae1023fcd8b880ae50171568f75872cfe"></a>PLLDOMAIN_NONE&#160;</td><td class="fielddoc">
<p>Not in any pll domain </p>
</td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga149539997353ae27a5de7bcc4f524acd"></a>
<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static Void Mcspi_ChanParams_init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_mcspi___chan_params.html">Mcspi_ChanParams</a> *&#160;</td>
          <td class="paramname"><em>chanParams</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p><a class="el" href="struct_mcspi___chan_params.html" title="Structure to get the user param to enable the cross bar interrupt on M3 core. ">Mcspi_ChanParams</a> structure init function. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">chanParams</td><td>[IN] Pointer to <a class="el" href="struct_mcspi___chan_params.html" title="Structure to get the user param to enable the cross bar interrupt on M3 core. ">Mcspi_ChanParams</a> structure. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga9cc317bbc3b7f1354fce46c54da08d5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">Void Mcspi_init </td>
          <td>(</td>
          <td class="paramtype">Void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes McSPI instances which are statically allocated. </p>
<p>This function needs to ve be called at part of BIOS initialization by setting initFxn for that particular UDEV instance or by calling this function as part of user specific initFxn. </p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a class="anchor" id="ga3a713aa318683bb987105a9055301ee4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const IOM_Fxns Mcspi_IOMFXNS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mcspi IOM_Fxns table. </p>
<p>Driver function table to be used by applications. </p>

</div>
</div>
<a class="anchor" id="gad0afac4f0fa7fc8bce87407df2110f21"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">const <a class="el" href="struct_mcspi___params.html">Mcspi_Params</a> Mcspi_PARAMS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Default <a class="el" href="struct_mcspi___params.html" title="Mcspi Instance configuration parameters. ">Mcspi_Params</a> struct. </p>
<p>Following values are defaults and application can assign and change interested parameters.</p>
<p>const struct <a class="el" href="struct_mcspi___params.html" title="Mcspi Instance configuration parameters. ">Mcspi_Params</a> Mcspi_PARAMS = {</p>
<p>0, instNum MCSPI_OPMODE_POLLED, opMode 16, hwiNumber FALSE, enableCache 0, edma3EventQueue { CommMode_MASTER, masterOrSlave SINGLE_CHANNEL, singleOrMultiChEnable PinOpMode_4PIN, pinOpModes 1, fifoRxTrigLvl 1, fifoTxTrigLvl [ { LEN_8BIT, charLength FALSE, multiWordAccessEnable FALSE, spiChipSelectEnablePol mode0, clockMode 0, clockRatioExtension NO_DELAY, spiWordInitDelay BOTH_RXTX, trasmitReceiveMode FALSE, granularityEnable 3000000, busFreq FALSE, spienHighPolarity SPIEN_0, slaveModeChipSelect IN, spiDat0Dir OUT spiDat1Dir }, { LEN_8BIT, charLength FALSE, multiWordAccessEnable TRUE, spiChipSelectEnablePol mode0, clockMode 0, clockRatioExtension NO_DELAY, spiWordInitDelay BOTH_RXTX, trasmitReceiveMode FALSE, granularityEnable 3000000, busFreq FALSE, spienHighPolarity SPIEN_0, slaveModeChipSelect IN, spiDat0Dir OUT spiDat1Dir }, { LEN_8BIT, charLength FALSE, multiWordAccessEnable TRUE, spiChipSelectEnablePol mode0, clockMode 0, clockRatioExtension NO_DELAY, spiWordInitDelay BOTH_RXTX, trasmitReceiveMode FALSE, granularityEnable 3000000, busFreq FALSE, spienHighPolarity SPIEN_0, slaveModeChipSelect IN, spiDat0Dir OUT spiDat1Dir }, { LEN_8BIT, charLength FALSE, multiWordAccessEnable TRUE, spiChipSelectEnablePol mode0, clockMode 0, clockRatioExtension NO_DELAY, spiWordInitDelay BOTH_RXTX, trasmitReceiveMode FALSE, granularityEnable 3000000, busFreq FALSE, spienHighPolarity SPIEN_0, slaveModeChipSelect IN, spiDat0Dir OUT spiDat1Dir } ], } FALSE, prcmPwrmEnable PLLDOMAIN_0, pllDomain BIOS_WAIT_FOREVER, polledModeTimeout</p>
<p>}; </p>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
