# Sky130-RTL-Design-and-Synthesis-Workshop
Repo for the 5-day RTL Design and synthesis workshop with VSD using iverilog and Yosys
