--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf Nexys4_Master.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc7a100t,csg324,C,-2 (ADVANCED 1.06 2012-12-04)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 163797 paths analyzed, 4336 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.819ns.
--------------------------------------------------------------------------------

Paths for end point r_ID_out_busB_reg/regs_2_27 (SLICE_X56Y69.DX), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_2_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.655ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.629 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.C1      net (fanout=128)      2.157   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topcb                 0.555   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_51
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.019   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.655ns (1.427ns logic, 5.228ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_2_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.652ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.629 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.D1      net (fanout=128)      2.161   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topdb                 0.548   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_6
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.019   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.652ns (1.420ns logic, 5.232ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.231ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_0_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_2_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.604ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.629 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_0_25 to r_ID_out_busB_reg/regs_2_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.BMUX    Tshcko                0.482   r_IF_out_inst_reg/regs_0<23>
                                                       r_IF_out_inst_reg/regs_0_25
    SLICE_X84Y72.D4      net (fanout=1)        0.609   r_IF_out_inst_reg/regs_0<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.C1      net (fanout=128)      2.157   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topcb                 0.555   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_51
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.019   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_2_27
    -------------------------------------------------  ---------------------------
    Total                                      6.604ns (1.476ns logic, 5.128ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point r_ID_out_busB_reg/regs_0_27 (SLICE_X56Y69.DX), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.198ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_0_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.638ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.629 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.C1      net (fanout=128)      2.157   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topcb                 0.555   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_51
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.002   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_0_27
    -------------------------------------------------  ---------------------------
    Total                                      6.638ns (1.410ns logic, 5.228ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_0_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.635ns (Levels of Logic = 5)
  Clock Path Skew:      -0.129ns (0.629 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.D1      net (fanout=128)      2.161   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topdb                 0.548   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_6
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.002   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_0_27
    -------------------------------------------------  ---------------------------
    Total                                      6.635ns (1.403ns logic, 5.232ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_0_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_0_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.587ns (Levels of Logic = 5)
  Clock Path Skew:      -0.130ns (0.629 - 0.759)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_0_25 to r_ID_out_busB_reg/regs_0_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X85Y71.BMUX    Tshcko                0.482   r_IF_out_inst_reg/regs_0<23>
                                                       r_IF_out_inst_reg/regs_0_25
    SLICE_X84Y72.D4      net (fanout=1)        0.609   r_IF_out_inst_reg/regs_0<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y72.C1      net (fanout=128)      2.157   i_ID/i_pID/s_regB<1>
    SLICE_X59Y72.BMUX    Topcb                 0.555   ID_out_busB<27>
                                                       i_ID/i_pID/i_RegisterBank/mux51_51
                                                       i_ID/i_pID/i_RegisterBank/mux51_4_f7
                                                       i_ID/i_pID/i_RegisterBank/mux51_2_f8
    SLICE_X56Y69.DX      net (fanout=2)        0.531   ID_out_busB<27>
    SLICE_X56Y69.CLK     Tdick                 0.002   r_ID_out_busB_reg/regs_2<27>
                                                       r_ID_out_busB_reg/regs_0_27
    -------------------------------------------------  ---------------------------
    Total                                      6.587ns (1.459ns logic, 5.128ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point r_ID_out_busB_reg/regs_1_20 (SLICE_X57Y64.AX), 313 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.244ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.596ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.633 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X80Y64.D5      net (fanout=4)        0.477   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X80Y64.D       Tilo                  0.105   i_ID/i_pID/s_regB<0>
                                                       i_ID/i_pID/Mmux_s_regB11
    SLICE_X59Y70.A1      net (fanout=128)      1.803   i_ID/i_pID/s_regB<0>
    SLICE_X59Y70.BMUX    Topab                 0.525   ID_out_busB<20>
                                                       i_ID/i_pID/i_RegisterBank/mux44_4
                                                       i_ID/i_pID/i_RegisterBank/mux44_3_f7
                                                       i_ID/i_pID/i_RegisterBank/mux44_2_f8
    SLICE_X57Y64.AX      net (fanout=2)        0.733   ID_out_busB<20>
    SLICE_X57Y64.CLK     Tdick                 0.032   r_ID_out_busB_reg/regs_1<23>
                                                       r_ID_out_busB_reg/regs_1_20
    -------------------------------------------------  ---------------------------
    Total                                      6.596ns (1.410ns logic, 5.186ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.592ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.633 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X80Y64.D5      net (fanout=4)        0.477   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X80Y64.D       Tilo                  0.105   i_ID/i_pID/s_regB<0>
                                                       i_ID/i_pID/Mmux_s_regB11
    SLICE_X59Y70.B1      net (fanout=128)      1.803   i_ID/i_pID/s_regB<0>
    SLICE_X59Y70.BMUX    Topbb                 0.521   ID_out_busB<20>
                                                       i_ID/i_pID/i_RegisterBank/mux44_5
                                                       i_ID/i_pID/i_RegisterBank/mux44_3_f7
                                                       i_ID/i_pID/i_RegisterBank/mux44_2_f8
    SLICE_X57Y64.AX      net (fanout=2)        0.733   ID_out_busB<20>
    SLICE_X57Y64.CLK     Tdick                 0.032   r_ID_out_busB_reg/regs_1<23>
                                                       r_ID_out_busB_reg/regs_1_20
    -------------------------------------------------  ---------------------------
    Total                                      6.592ns (1.406ns logic, 5.186ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.276ns (requirement - (data path - clock path skew + uncertainty))
  Source:               r_IF_out_inst_reg/regs_2_25 (FF)
  Destination:          r_ID_out_busB_reg/regs_1_20 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.125ns (0.633 - 0.758)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: r_IF_out_inst_reg/regs_2_25 to r_ID_out_busB_reg/regs_1_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y72.BQ      Tcko                  0.433   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/regs_2_25
    SLICE_X84Y72.D1      net (fanout=1)        0.709   r_IF_out_inst_reg/regs_2<25>
    SLICE_X84Y72.D       Tilo                  0.105   r_IF_out_inst_reg/regs_2<27>
                                                       r_IF_out_inst_reg/dato_out<25>1
    SLICE_X81Y66.A3      net (fanout=26)       0.917   IF_out_inst_reg<25>
    SLICE_X81Y66.A       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>_SW0
    SLICE_X81Y66.C1      net (fanout=1)        0.547   i_ID/i_pID/N01
    SLICE_X81Y66.C       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o<31>
    SLICE_X81Y66.D4      net (fanout=4)        0.367   i_ID/i_pID/PWR_12_o_in_inst[31]_equal_2_o
    SLICE_X81Y66.D       Tilo                  0.105   i_ID/i_pID/s_regB<1>
                                                       i_ID/i_pID/Mmux_s_regB21
    SLICE_X59Y70.A2      net (fanout=128)      1.881   i_ID/i_pID/s_regB<1>
    SLICE_X59Y70.BMUX    Topab                 0.525   ID_out_busB<20>
                                                       i_ID/i_pID/i_RegisterBank/mux44_4
                                                       i_ID/i_pID/i_RegisterBank/mux44_3_f7
                                                       i_ID/i_pID/i_RegisterBank/mux44_2_f8
    SLICE_X57Y64.AX      net (fanout=2)        0.733   ID_out_busB<20>
    SLICE_X57Y64.CLK     Tdick                 0.032   r_ID_out_busB_reg/regs_1<23>
                                                       r_ID_out_busB_reg/regs_1_20
    -------------------------------------------------  ---------------------------
    Total                                      6.564ns (1.410ns logic, 5.154ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_23_18 (SLICE_X47Y58.CX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_0_18 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_0_18 to i_MEM/i_pMEM/i_MemData/mem_23_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.CQ      Tcko                  0.141   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_0_18
    SLICE_X54Y59.B6      net (fanout=1)        0.053   r_EXE_out_BusB/regs_0<18>
    SLICE_X54Y59.B       Tilo                  0.045   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/dato_out<18>1
    SLICE_X47Y58.CX      net (fanout=32)       0.241   EXE_out_BusB_reg<18>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_18
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.116ns logic, 0.294ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_1_18 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.527ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_1_18 to i_MEM/i_pMEM/i_MemData/mem_23_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.CQ      Tcko                  0.164   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/regs_1_18
    SLICE_X54Y59.B5      net (fanout=1)        0.147   r_EXE_out_BusB/regs_1<18>
    SLICE_X54Y59.B       Tilo                  0.045   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/dato_out<18>1
    SLICE_X47Y58.CX      net (fanout=32)       0.241   EXE_out_BusB_reg<18>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_18
    -------------------------------------------------  ---------------------------
    Total                                      0.527ns (0.139ns logic, 0.388ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_2_18 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.561ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_2_18 to i_MEM/i_pMEM/i_MemData/mem_23_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.CMUX    Tshcko                0.181   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_2_18
    SLICE_X54Y59.B3      net (fanout=1)        0.164   r_EXE_out_BusB/regs_2<18>
    SLICE_X54Y59.B       Tilo                  0.045   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/dato_out<18>1
    SLICE_X47Y58.CX      net (fanout=32)       0.241   EXE_out_BusB_reg<18>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_18
    -------------------------------------------------  ---------------------------
    Total                                      0.561ns (0.156ns logic, 0.405ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_23_16 (SLICE_X47Y58.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.186ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_2_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.454ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_2_16 to i_MEM/i_pMEM/i_MemData/mem_23_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.AMUX    Tshcko                0.182   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_2_16
    SLICE_X55Y59.A6      net (fanout=1)        0.052   r_EXE_out_BusB/regs_2<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y58.AX      net (fanout=32)       0.245   EXE_out_BusB_reg<16>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_16
    -------------------------------------------------  ---------------------------
    Total                                      0.454ns (0.157ns logic, 0.297ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_1_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_1_16 to i_MEM/i_pMEM/i_MemData/mem_23_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.AQ      Tcko                  0.164   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/regs_1_16
    SLICE_X55Y59.A5      net (fanout=1)        0.081   r_EXE_out_BusB/regs_1<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y58.AX      net (fanout=32)       0.245   EXE_out_BusB_reg<16>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_16
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.139ns logic, 0.326ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_0_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_23_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_0_16 to i_MEM/i_pMEM/i_MemData/mem_23_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.AQ      Tcko                  0.141   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_0_16
    SLICE_X55Y59.A3      net (fanout=1)        0.155   r_EXE_out_BusB/regs_0<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y58.AX      net (fanout=32)       0.245   EXE_out_BusB_reg<16>
    SLICE_X47Y58.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_23<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_23_16
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.116ns logic, 0.400ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point i_MEM/i_pMEM/i_MemData/mem_21_16 (SLICE_X47Y57.AX), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_2_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_21_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_2_16 to i_MEM/i_pMEM/i_MemData/mem_21_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.AMUX    Tshcko                0.182   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_2_16
    SLICE_X55Y59.A6      net (fanout=1)        0.052   r_EXE_out_BusB/regs_2<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y57.AX      net (fanout=32)       0.261   EXE_out_BusB_reg<16>
    SLICE_X47Y57.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_21<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_21_16
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.157ns logic, 0.313ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.213ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_1_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_21_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.481ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_1_16 to i_MEM/i_pMEM/i_MemData/mem_21_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y59.AQ      Tcko                  0.164   r_EXE_out_BusB/regs_1<19>
                                                       r_EXE_out_BusB/regs_1_16
    SLICE_X55Y59.A5      net (fanout=1)        0.081   r_EXE_out_BusB/regs_1<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y57.AX      net (fanout=32)       0.261   EXE_out_BusB_reg<16>
    SLICE_X47Y57.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_21<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_21_16
    -------------------------------------------------  ---------------------------
    Total                                      0.481ns (0.139ns logic, 0.342ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.264ns (requirement - (clock path skew + uncertainty - data path))
  Source:               r_EXE_out_BusB/regs_0_16 (FF)
  Destination:          i_MEM/i_pMEM/i_MemData/mem_21_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 1)
  Clock Path Skew:      0.268ns (0.779 - 0.511)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: r_EXE_out_BusB/regs_0_16 to i_MEM/i_pMEM/i_MemData/mem_21_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y59.AQ      Tcko                  0.141   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/regs_0_16
    SLICE_X55Y59.A3      net (fanout=1)        0.155   r_EXE_out_BusB/regs_0<16>
    SLICE_X55Y59.A       Tilo                  0.045   r_EXE_out_BusB/regs_0<19>
                                                       r_EXE_out_BusB/dato_out<16>1
    SLICE_X47Y57.AX      net (fanout=32)       0.261   EXE_out_BusB_reg<16>
    SLICE_X47Y57.CLK     Tckdi       (-Th)     0.070   i_MEM/i_pMEM/i_MemData/mem_21<19>
                                                       i_MEM/i_pMEM/i_MemData/mem_21_16
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.116ns logic, 0.416ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.408ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: r_MEM_out_ALUbus/regs_0<27>/CLK
  Logical resource: r_MEM_out_ALUbus/regs_0_28/CK
  Location pin: SLICE_X59Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: r_MEM_out_ALUbus/regs_0<27>/CLK
  Logical resource: r_MEM_out_ALUbus/regs_0_28/CK
  Location pin: SLICE_X59Y67.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.819|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 163797 paths, 0 nets, and 10410 connections

Design statistics:
   Minimum period:   6.819ns{1}   (Maximum frequency: 146.649MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jun 07 18:15:34 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 632 MB



