

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2'
================================================================
* Date:           Sat Mar 26 21:16:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      277|      277|  1.108 us|  1.108 us|  277|  277|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                           |                                                                 |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                  Instance                                 |                              Module                             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60  |Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble  |      273|      273|  1.092 us|  1.092 us|  273|  273|       no|
        +---------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.68>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%descramble_buf_M_real_V_1_addr = getelementptr i16 %descramble_buf_M_real_V_1, i64 0, i64 0" [./xfft2real.h:69]   --->   Operation 6 'getelementptr' 'descramble_buf_M_real_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [3/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 7 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%descramble_buf_M_imag_V_1_addr = getelementptr i16 %descramble_buf_M_imag_V_1, i64 0, i64 0" [./xfft2real.h:69]   --->   Operation 8 'getelementptr' 'descramble_buf_M_imag_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [3/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 9 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 10 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.68>
ST_2 : Operation 11 [2/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 11 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 12 [2/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 12 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 13 [1/3] (1.68ns)   --->   "%descramble_buf_M_real_V_1_load = load i8 %descramble_buf_M_real_V_1_addr" [./xfft2real.h:69]   --->   Operation 13 'load' 'descramble_buf_M_real_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 14 [1/3] (1.68ns)   --->   "%descramble_buf_M_imag_V_1_load = load i8 %descramble_buf_M_imag_V_1_addr" [./xfft2real.h:69]   --->   Operation 14 'load' 'descramble_buf_M_imag_V_1_load' <Predicate = true> <Delay = 1.68> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 2> <II = 1> <Delay = 1.68> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V" [./xfft2real.h:69]   --->   Operation 15 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_spectrum_lo_i, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln69 = call void @Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble, i16 %descramble_buf_M_real_V, i16 %descramble_buf_M_imag_V, i16 %descramble_buf_M_imag_V_1, i16 %descramble_buf_M_real_V_1, i15 %twid_rom_M_real_V, i16 %twid_rom_M_imag_V, i16 %descramble_buf_M_imag_V_1_load, i16 %descramble_buf_M_real_V_1_load, i32 %real_spectrum_lo_i, i16 %real_spectrum_hi_buf_M_real_V, i16 %real_spectrum_hi_buf_M_imag_V" [./xfft2real.h:69]   --->   Operation 17 'call' 'call_ln69' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 18 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 18 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ descramble_buf_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_spectrum_lo_i]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ real_spectrum_hi_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ real_spectrum_hi_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ descramble_buf_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ twid_rom_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
descramble_buf_M_real_V_1_addr (getelementptr) [ 001100]
descramble_buf_M_imag_V_1_addr (getelementptr) [ 001100]
empty                          (wait         ) [ 000000]
descramble_buf_M_real_V_1_load (load         ) [ 000011]
descramble_buf_M_imag_V_1_load (load         ) [ 000011]
specinterface_ln0              (specinterface) [ 000000]
call_ln69                      (call         ) [ 000000]
ret_ln0                        (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="descramble_buf_M_real_V_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_M_imag_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="real_spectrum_lo_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_lo_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="real_spectrum_hi_buf_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_real_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="real_spectrum_hi_buf_M_imag_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_spectrum_hi_buf_M_imag_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="descramble_buf_M_real_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="descramble_buf_M_imag_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="twid_rom_M_real_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_real_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="twid_rom_M_imag_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_M_imag_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="descramble_buf_M_real_V_1_addr_gep_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="16" slack="0"/>
<pin id="34" dir="0" index="1" bw="1" slack="0"/>
<pin id="35" dir="0" index="2" bw="1" slack="0"/>
<pin id="36" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_real_V_1_addr/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_access_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="43" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="44" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_real_V_1_load/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="descramble_buf_M_imag_V_1_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="16" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="1" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_M_imag_V_1_addr/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="grp_access_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="57" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="58" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_M_imag_V_1_load/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="0" index="2" bw="16" slack="0"/>
<pin id="64" dir="0" index="3" bw="16" slack="0"/>
<pin id="65" dir="0" index="4" bw="16" slack="0"/>
<pin id="66" dir="0" index="5" bw="15" slack="0"/>
<pin id="67" dir="0" index="6" bw="16" slack="0"/>
<pin id="68" dir="0" index="7" bw="16" slack="1"/>
<pin id="69" dir="0" index="8" bw="16" slack="1"/>
<pin id="70" dir="0" index="9" bw="32" slack="0"/>
<pin id="71" dir="0" index="10" bw="16" slack="0"/>
<pin id="72" dir="0" index="11" bw="16" slack="0"/>
<pin id="73" dir="1" index="12" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln69/4 "/>
</bind>
</comp>

<comp id="84" class="1005" name="descramble_buf_M_real_V_1_addr_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="8" slack="1"/>
<pin id="86" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_1_addr "/>
</bind>
</comp>

<comp id="89" class="1005" name="descramble_buf_M_imag_V_1_addr_reg_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="1"/>
<pin id="91" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_1_addr "/>
</bind>
</comp>

<comp id="94" class="1005" name="descramble_buf_M_real_V_1_load_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="1"/>
<pin id="96" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_real_V_1_load "/>
</bind>
</comp>

<comp id="99" class="1005" name="descramble_buf_M_imag_V_1_load_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="1"/>
<pin id="101" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_M_imag_V_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="0" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="38"><net_src comp="18" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="39"><net_src comp="18" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="45"><net_src comp="32" pin="3"/><net_sink comp="40" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="18" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="53"><net_src comp="18" pin="0"/><net_sink comp="46" pin=2"/></net>

<net id="59"><net_src comp="46" pin="3"/><net_sink comp="54" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="60" pin=2"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="78"><net_src comp="0" pin="0"/><net_sink comp="60" pin=4"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="60" pin=5"/></net>

<net id="80"><net_src comp="16" pin="0"/><net_sink comp="60" pin=6"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="60" pin=9"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="60" pin=10"/></net>

<net id="83"><net_src comp="8" pin="0"/><net_sink comp="60" pin=11"/></net>

<net id="87"><net_src comp="32" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="88"><net_src comp="84" pin="1"/><net_sink comp="40" pin=0"/></net>

<net id="92"><net_src comp="46" pin="3"/><net_sink comp="89" pin=0"/></net>

<net id="93"><net_src comp="89" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="97"><net_src comp="40" pin="3"/><net_sink comp="94" pin=0"/></net>

<net id="98"><net_src comp="94" pin="1"/><net_sink comp="60" pin=8"/></net>

<net id="102"><net_src comp="54" pin="3"/><net_sink comp="99" pin=0"/></net>

<net id="103"><net_src comp="99" pin="1"/><net_sink comp="60" pin=7"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_spectrum_lo_i | {4 5 }
	Port: real_spectrum_hi_buf_M_real_V | {4 5 }
	Port: real_spectrum_hi_buf_M_imag_V | {4 5 }
 - Input state : 
	Port: Loop_realfft_be_descramble_proc2 : descramble_buf_M_real_V_1 | {1 2 3 4 5 }
	Port: Loop_realfft_be_descramble_proc2 : descramble_buf_M_imag_V_1 | {1 2 3 4 5 }
	Port: Loop_realfft_be_descramble_proc2 : descramble_buf_M_real_V | {4 5 }
	Port: Loop_realfft_be_descramble_proc2 : descramble_buf_M_imag_V | {4 5 }
	Port: Loop_realfft_be_descramble_proc2 : twid_rom_M_real_V | {4 5 }
	Port: Loop_realfft_be_descramble_proc2 : twid_rom_M_imag_V | {4 5 }
  - Chain level:
	State 1
		descramble_buf_M_real_V_1_load : 1
		descramble_buf_M_imag_V_1_load : 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                              Functional Unit                              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble_fu_60 |    4    | 20.7633 |   1117  |   990   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                           |    4    | 20.7633 |   1117  |   990   |
|----------|---------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|descramble_buf_M_imag_V_1_addr_reg_89|    8   |
|descramble_buf_M_imag_V_1_load_reg_99|   16   |
|descramble_buf_M_real_V_1_addr_reg_84|    8   |
|descramble_buf_M_real_V_1_load_reg_94|   16   |
+-------------------------------------+--------+
|                Total                |   48   |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_40 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_54 |  p0  |   2  |   8  |   16   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |   20   |  1117  |   990  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   23   |  1165  |  1008  |
+-----------+--------+--------+--------+--------+
