// Seed: 2179276154
module module_0 (
    input wire id_0,
    output supply1 id_1
);
  assign id_1 = -1'h0;
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd89
) (
    output logic id_0,
    input  tri   id_1,
    output tri0  id_2,
    input  tri   id_3,
    input  tri0  _id_4,
    input  tri   id_5
);
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  assign modCall_1.id_1 = 0;
  logic [1  %  id_4 : 1] id_7;
  logic id_8;
  always_latch id_0 <= -1 ^ (id_7) + (id_7 != 1);
endmodule
