FILE_TYPE = EXPANDEDNETLIST;
{ Using PSTWRITER 16.6.0 d001Apr-16-2018 at 16:34:00 }
NET_NAME
'LA07_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA07_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la07_p',
 DIFFERENTIAL_PAIR='LA07';
NODE_NAME	U3 AA28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L1P_11':;
NODE_NAME	U15 H13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA07_P':;
NET_NAME
'CFG_D2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D2':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d2';
NODE_NAME	U16 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D2':;
NODE_NAME	U3 AF21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L7N_D2_LC_2':;
NET_NAME
'LA11_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA11_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la11_p',
 DIFFERENTIAL_PAIR='LA11';
NODE_NAME	U3 AE33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L5P_11':;
NODE_NAME	U15 H16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA11_P':;
NET_NAME
'CFG_D3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D3':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d3';
NODE_NAME	U16 33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D3':;
NODE_NAME	U3 AE21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L7P_D3_LC_2':;
NET_NAME
'LA15_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA15_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la15_p',
 DIFFERENTIAL_PAIR='LA15';
NODE_NAME	U3 AC28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L11P_11':;
NODE_NAME	U15 H19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA15_P':;
NET_NAME
'XTAL1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):XTAL1':
 C_SIGNAL='@adu_test.schematic1(sch_1):xtal1';
NODE_NAME	U19 76
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'XTAL1':;
NODE_NAME	C233 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258847@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258822@FPGA_PARTS.25M.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CFG_D4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D4':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d4';
NODE_NAME	U16 43
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D4':;
NODE_NAME	U3 AG13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L6N_D4_LC_2':;
NET_NAME
'LA19_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA19_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la19_p',
 DIFFERENTIAL_PAIR='LA19';
NODE_NAME	U3 AJ25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L28P_7':;
NODE_NAME	U15 H22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA19_P':;
NET_NAME
'XTAL2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):XTAL2':
 C_SIGNAL='@adu_test.schematic1(sch_1):xtal2';
NODE_NAME	U19 75
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'XTAL2':;
NODE_NAME	C244 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258879@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258822@FPGA_PARTS.25M.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6116934'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6116934':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6116934';
NODE_NAME	S1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116774@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U18 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116236@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'CFG_D5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D5':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d5';
NODE_NAME	U16 44
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D5':;
NODE_NAME	U3 AF14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L6P_D5_LC_2':;
NET_NAME
'LA21_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA21_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la21_p',
 DIFFERENTIAL_PAIR='LA21';
NODE_NAME	U3 AM26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L30P_SM3_7':;
NODE_NAME	U15 H25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA21_P':;
NET_NAME
'CFG_D6'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D6':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d6';
NODE_NAME	U16 47
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D6':;
NODE_NAME	U3 AF20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L5N_D6_LC_2':;
NET_NAME
'LA24_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA24_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la24_p',
 DIFFERENTIAL_PAIR='LA24';
NODE_NAME	U3 AP21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L17P_7':;
NODE_NAME	U15 H28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA24_P':;
NET_NAME
'CFG_D7'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D7':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d7';
NODE_NAME	U16 48
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D7':;
NODE_NAME	U3 AG21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L5P_D7_LC_2':;
NET_NAME
'SMA1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):SMA1':
 C_SIGNAL='@adu_test.schematic1(sch_1):sma1';
NODE_NAME	U23 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160290@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'SIG':;
NODE_NAME	R77 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7162686@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA28_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA28_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la28_p',
 DIFFERENTIAL_PAIR='LA28';
NODE_NAME	U3 AG23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L21P_7':;
NODE_NAME	U15 H31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA28_P':;
NET_NAME
'SMA2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):SMA2':
 C_SIGNAL='@adu_test.schematic1(sch_1):sma2';
NODE_NAME	U26 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160500@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'SIG':;
NODE_NAME	R78 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7162717@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA30_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA30_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la30_p',
 DIFFERENTIAL_PAIR='LA30';
NODE_NAME	U3 AH23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L23P_VRN_7':;
NODE_NAME	U15 H34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA30_P':;
NET_NAME
'N6270598'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6270598':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6270598';
NODE_NAME	R90 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270571@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U30 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'SCL':;
NET_NAME
'PHY_RXER'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXER':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxer';
NODE_NAME	U19 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXER':;
NODE_NAME	U3 L29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L18N_9':;
NET_NAME
'N6117032'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6117032':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6117032';
NODE_NAME	U18 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116236@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R33 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117016@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA32_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA32_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la32_p',
 DIFFERENTIAL_PAIR='LA32';
NODE_NAME	U3 AF28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L2P_7':;
NODE_NAME	U15 H37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA32_P':;
NET_NAME
'PHY_RXDV'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXDV':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxdv';
NODE_NAME	U19 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXDV':;
NODE_NAME	U3 H28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L1N_9':;
NET_NAME
'USB_FD14'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD14':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd14';
NODE_NAME	U30 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD6/FD14':;
NODE_NAME	U3 L26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L30N_5':;
NET_NAME
'PHY_RXD0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD0':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd0';
NODE_NAME	U19 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD0':;
NODE_NAME	U3 J34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L29P_9':;
NET_NAME
'LA03_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA03_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la03_p',
 DIFFERENTIAL_PAIR='LA03';
NODE_NAME	U3 AB25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L20P_11':;
NODE_NAME	U15 G9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA03_P':;
NET_NAME
'N6270630'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6270630':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6270630';
NODE_NAME	R91 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270602@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U30 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'SDA':;
NET_NAME
'PHY_RXD1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD1':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd1';
NODE_NAME	U19 128
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD1':;
NODE_NAME	U3 M26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L4N_VREF_9':;
NET_NAME
'LA08_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA08_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la08_p',
 DIFFERENTIAL_PAIR='LA08';
NODE_NAME	U3 W24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L2P_11':;
NODE_NAME	U15 G12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA08_P':;
NET_NAME
'PHY_RXD2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD2':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd2';
NODE_NAME	U19 126
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD2':;
NET_NAME
'RST_AJ22'
 '@ADU_TEST.SCHEMATIC1(SCH_1):RST_AJ22':
 C_SIGNAL='@adu_test.schematic1(sch_1):rst_aj22';
NODE_NAME	R33 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117016@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 AJ22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L1P_D15_CC_LC_2':;
NET_NAME
'LA12_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA12_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la12_p',
 DIFFERENTIAL_PAIR='LA12';
NODE_NAME	U3 AC32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L6P_11':;
NODE_NAME	U15 G15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA12_P':;
NET_NAME
'PHY_RXD3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD3':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd3';
NODE_NAME	U19 125
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD3':;
NODE_NAME	U3 K32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L26P_9':;
NET_NAME
'LA16_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA16_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la16_p',
 DIFFERENTIAL_PAIR='LA16';
NODE_NAME	U3 AD30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L12P_11':;
NODE_NAME	U15 G18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA16_P':;
NET_NAME
'PHY_RXD4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD4':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd4';
NODE_NAME	U19 124
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD4':;
NODE_NAME	U3 M32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L32P_9':;
NET_NAME
'LA20_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA20_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la20_p',
 DIFFERENTIAL_PAIR='LA20';
NODE_NAME	U3 AP24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L29P_SM4_7':;
NODE_NAME	U15 G21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA20_P':;
NET_NAME
'PHY_RXD5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD5':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd5';
NODE_NAME	U19 123
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD5':;
NODE_NAME	U3 H30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L6N_9':;
NET_NAME
'LA22_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA22_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la22_p',
 DIFFERENTIAL_PAIR='LA22';
NODE_NAME	U3 AL23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L31P_SM2_7':;
NODE_NAME	U15 G24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA22_P':;
NET_NAME
'PHY_RXD6'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD6':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd6';
NODE_NAME	U19 121
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD6':;
NODE_NAME	U3 M33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L32N_9':;
NET_NAME
'N6117838'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6117838':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6117838';
NODE_NAME	R35 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117852@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117822@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NET_NAME
'CFG_CCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_CCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_cclk';
NODE_NAME	R26 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2109@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	R27 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3181@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 R17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'CCLK_0':;
NODE_NAME	R97 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238622@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R96 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238606@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA25_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA25_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la25_p',
 DIFFERENTIAL_PAIR='LA25';
NODE_NAME	U3 AP29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L18P_7':;
NODE_NAME	U15 G27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA25_P':;
NET_NAME
'PHY_RXD7'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXD7':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxd7';
NODE_NAME	U19 120
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXD7':;
NODE_NAME	U3 L31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_9':;
NET_NAME
'LA29_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA29_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la29_p',
 DIFFERENTIAL_PAIR='LA29';
NODE_NAME	U3 AG25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L22P_7':;
NODE_NAME	U15 G30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA29_P':;
NET_NAME
'USB_FD13'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD13':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd13';
NODE_NAME	U30 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD5/FD13':;
NODE_NAME	U3 L25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L30P_5':;
NET_NAME
'CFG_DONE'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_DONE':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_done';
NODE_NAME	R24 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2125@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 '/CE':;
NODE_NAME	U3 U15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'DONE_0':;
NODE_NAME	D2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117822@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N7162619'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7162619':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7162619';
NODE_NAME	R77 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7162686@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 G12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L5P_6':;
NET_NAME
'LA31_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA31_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la31_p',
 DIFFERENTIAL_PAIR='LA31';
NODE_NAME	U3 AK29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L1P_7':;
NODE_NAME	U15 G33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA31_P':;
NET_NAME
'N7162615'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7162615':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7162615';
NODE_NAME	R78 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7162717@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 G11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L5N_6':;
NET_NAME
'RFOUTB-'
 '@ADU_TEST.SCHEMATIC1(SCH_1):RFOUTB-':
 C_SIGNAL='@adu_test.schematic1(sch_1):\rfoutb-\';
NODE_NAME	R88 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307625@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C272 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307689@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'RFOUTB-':;
NET_NAME
'N6307311'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6307311':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6307311';
NODE_NAME	U28 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'OSCIN':;
NODE_NAME	C245 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307317@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA05_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA05_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la05_p',
 DIFFERENTIAL_PAIR='LA05';
NODE_NAME	U3 AH32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L22P_11':;
NODE_NAME	U15 D11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA05_P':;
NET_NAME
'PLL_DATA'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PLL_DATA':
 C_SIGNAL='@adu_test.schematic1(sch_1):pll_data';
NODE_NAME	U28 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'DATA':;
NODE_NAME	U3 J11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L13N_6':;
NET_NAME
'LA09_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA09_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la09_p',
 DIFFERENTIAL_PAIR='LA09';
NODE_NAME	U3 AB30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L3P_11':;
NODE_NAME	U15 D14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA09_P':;
NET_NAME
'LA13_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA13_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la13_p',
 DIFFERENTIAL_PAIR='LA13';
NODE_NAME	U3 AC29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L7P_11':;
NODE_NAME	U15 D17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA13_P':;
NET_NAME
'N6309129'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6309129':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6309129';
NODE_NAME	U28 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'MUXOUT':;
NODE_NAME	C248 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309131@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA23_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA23_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la23_p',
 DIFFERENTIAL_PAIR='LA23';
NODE_NAME	U3 AN25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L32P_SM1_7':;
NODE_NAME	U15 D23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA23_P':;
NET_NAME
'USB_FD15'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD15':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd15';
NODE_NAME	U30 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD7/FD15':;
NODE_NAME	U3 B32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L31P_5':;
NET_NAME
'N7219872'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7219872':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7219872';
NODE_NAME	C76 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219874@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'VOUT':;
NODE_NAME	C77 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219902@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R11 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7220164@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6308409'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308409':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308409';
NODE_NAME	U28 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'FLOUT':;
NODE_NAME	R84 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308411@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA26_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA26_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la26_p',
 DIFFERENTIAL_PAIR='LA26';
NODE_NAME	U3 AK24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L19P_7':;
NODE_NAME	U15 D26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA26_P':;
NET_NAME
'N6307371'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6307371':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6307371';
NODE_NAME	C245 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307317@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R80 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307337@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA06_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA06_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la06_p',
 DIFFERENTIAL_PAIR='LA06';
NODE_NAME	U3 AC25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L23P_VRN_11':;
NODE_NAME	U15 C10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA06_P':;
NET_NAME
'N6308949'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308949':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308949';
NODE_NAME	C263 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308963@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VREFVCO':;
NET_NAME
'LA10_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA10_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la10_p',
 DIFFERENTIAL_PAIR='LA10';
NODE_NAME	U3 W25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L4P_11':;
NODE_NAME	U15 C14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA10_P':;
NET_NAME
'PHY_TXER'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXER':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txer';
NODE_NAME	U19 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXER':;
NODE_NAME	U3 G33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L16N_9':;
NET_NAME
'N6308649'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308649':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308649';
NODE_NAME	R86 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308631@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R85 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308651@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C269 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308677@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA14_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA14_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la14_p',
 DIFFERENTIAL_PAIR='LA14';
NODE_NAME	U3 AE32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L10P_11':;
NODE_NAME	U15 C18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA14_P':;
NET_NAME
'PHY_TXEN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXEN':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txen';
NODE_NAME	U19 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXEN':;
NODE_NAME	U3 J27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L3P_9':;
NET_NAME
'CFG_TDI'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_TDI':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_tdi';
NODE_NAME	J2 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '10':;
NODE_NAME	R28 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS4095@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'RFOUTA-'
 '@ADU_TEST.SCHEMATIC1(SCH_1):RFOUTA-':
 C_SIGNAL='@adu_test.schematic1(sch_1):\rfouta-\';
NODE_NAME	R82 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307493@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C252 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307549@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'RFOUTA-':;
NET_NAME
'PHY_TXD0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD0':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd0';
NODE_NAME	U19 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD0':;
NODE_NAME	U3 G31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_9':;
NET_NAME
'N6308957'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308957':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308957';
NODE_NAME	U28 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VBIASCOMP':;
NODE_NAME	C261 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309003@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C262 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308983@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA27_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA27_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la27_p',
 DIFFERENTIAL_PAIR='LA27';
NODE_NAME	U3 AK27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L20P_7':;
NODE_NAME	U15 C26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA27_P':;
NET_NAME
'PHY_TXD1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD1':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd1';
NODE_NAME	U19 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD1':;
NODE_NAME	U3 F33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L14P_9':;
NET_NAME
'GPIO_TEST1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_TEST1':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_test1';
NODE_NAME	U27 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 D11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L7P_6':;
NET_NAME
'N6307335'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6307335':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6307335';
NODE_NAME	R80 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307337@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R79 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307353@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R76 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307373@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA02_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA02_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la02_n',
 DIFFERENTIAL_PAIR='LA02';
NODE_NAME	U3 AC27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L19N_11':;
NODE_NAME	U15 H8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA02_N':;
NET_NAME
'PHY_TXD2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD2':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd2';
NODE_NAME	U19 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD2':;
NODE_NAME	U3 J30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L10N_9':;
NODE_NAME	U3 G32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L16P_9':;
NET_NAME
'GPIO_TEST2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_TEST2':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_test2';
NODE_NAME	U27 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 D10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L7N_6':;
NET_NAME
'N6308895'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308895':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308895';
NODE_NAME	C265 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308901@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VBIASVCO':;
NET_NAME
'LA04_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA04_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la04_n',
 DIFFERENTIAL_PAIR='LA04';
NODE_NAME	U3 AG31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L21N_11':;
NODE_NAME	U15 H11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA04_N':;
NET_NAME
'USB_SLRD'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_SLRD':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_slrd';
NODE_NAME	U30 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'RDY0/SLRD':;
NODE_NAME	U3 B22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L17N_5':;
NET_NAME
'PHY_TXD3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD3':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd3';
NODE_NAME	U19 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD3':;
NODE_NAME	U3 F34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L14N_9':;
NET_NAME
'N6118150'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6118150':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6118150';
NODE_NAME	U3 AN15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L8N_D0_LC_2':;
NODE_NAME	R34 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118134@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GPIO_TEST3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_TEST3':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_test3';
NODE_NAME	U27 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '3':;
NODE_NAME	U3 H10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_6':;
NET_NAME
'RFOUTB+'
 '@ADU_TEST.SCHEMATIC1(SCH_1):RFOUTB+':
 C_SIGNAL='@adu_test.schematic1(sch_1):\rfoutb+\';
NODE_NAME	R87 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307609@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C270 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307641@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'RFOUTB+':;
NET_NAME
'LA07_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA07_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la07_n',
 DIFFERENTIAL_PAIR='LA07';
NODE_NAME	U3 AA29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L1N_11':;
NODE_NAME	U15 H14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA07_N':;
NET_NAME
'USB_SLWR'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_SLWR':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_slwr';
NODE_NAME	U30 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'RDY1/SLWR':;
NODE_NAME	U3 K24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L19P_5':;
NET_NAME
'PHY_TXD4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD4':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd4';
NODE_NAME	R58 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249234@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD4':;
NODE_NAME	U3 E33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L11N_9':;
NET_NAME
'GPIO_TEST4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_TEST4':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_test4';
NODE_NAME	U27 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U3 H9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_6':;
NET_NAME
'VTUNE'
 '@ADU_TEST.SCHEMATIC1(SCH_1):VTUNE':
 C_SIGNAL='@adu_test.schematic1(sch_1):vtune';
NODE_NAME	R85 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308651@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C264 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308923@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VTUNE':;
NET_NAME
'LA11_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA11_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la11_n',
 DIFFERENTIAL_PAIR='LA11';
NODE_NAME	U3 AE34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L5N_11':;
NODE_NAME	U15 H17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA11_N':;
NET_NAME
'USB_3V3A'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_3V3A':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_3v3a';
NODE_NAME	U30 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'AVCC_10':;
NODE_NAME	U30 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'AVCC_14':;
NODE_NAME	L7 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275000@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C311 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275142@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C308 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275094@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C309 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C310 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275126@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PHY_TXD5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD5':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd5';
NODE_NAME	R57 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249250@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD5':;
NODE_NAME	U3 E32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L11P_9':;
NET_NAME
'PLL_CLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PLL_CLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):pll_clk';
NODE_NAME	U28 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'CLK':;
NODE_NAME	U3 H12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L13P_6':;
NET_NAME
'LA15_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA15_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la15_n',
 DIFFERENTIAL_PAIR='LA15';
NODE_NAME	U3 AB28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L11N_11':;
NODE_NAME	U15 H20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA15_N':;
NET_NAME
'USB_XTALN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_XTALN':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_xtaln',
 DIFFERENTIAL_PAIR='USB_XTAL';
NODE_NAME	U30 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'XTALOUT':;
NODE_NAME	X3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272070@FPGA_PARTS.25M.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C297 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272121@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PHY_TXD6'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD6':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd6';
NODE_NAME	R56 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249266@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD6':;
NODE_NAME	U3 E34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_9':;
NET_NAME
'GCLK_AN20'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GCLK_AN20':
 C_SIGNAL='@adu_test.schematic1(sch_1):gclk_an20';
NODE_NAME	U3 AN20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L11P_GC_LC_2':;
NODE_NAME	R36 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220887@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C138 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220928@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R97 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238622@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6308777'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308777':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308777';
NODE_NAME	U28 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCBUF':;
NODE_NAME	L4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308791@ANALOG.L.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA19_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA19_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la19_n',
 DIFFERENTIAL_PAIR='LA19';
NODE_NAME	U3 AH25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L28N_VREF_7':;
NODE_NAME	U15 H23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA19_N':;
NET_NAME
'USB_XTALP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_XTALP':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_xtalp',
 DIFFERENTIAL_PAIR='USB_XTAL';
NODE_NAME	U30 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'XTALIN':;
NODE_NAME	X3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272070@FPGA_PARTS.25M.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C298 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272153@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PHY_TXD7'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXD7':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txd7';
NODE_NAME	R55 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249282@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXD7':;
NODE_NAME	U3 D32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L2N_9':;
NET_NAME
'PROG_B'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PROG_B':
 C_SIGNAL='@adu_test.schematic1(sch_1):prog_b';
NODE_NAME	U16 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 '/CF':;
NODE_NAME	R31 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS4720@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 U22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'PROG_B_0':;
NODE_NAME	R32 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116392@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6237472'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6237472':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6237472';
NODE_NAME	C1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238172@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 64
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'VCM':;
NET_NAME
'RFOUTA+'
 '@ADU_TEST.SCHEMATIC1(SCH_1):RFOUTA+':
 C_SIGNAL='@adu_test.schematic1(sch_1):\rfouta+\';
NODE_NAME	R81 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307477@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C250 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307509@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'RFOUTA+':;
NET_NAME
'LA21_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA21_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la21_n',
 DIFFERENTIAL_PAIR='LA21';
NODE_NAME	U3 AM27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L30N_SM3_7':;
NODE_NAME	U15 H26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA21_N':;
NET_NAME
'USB_GNDA'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_GNDA':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_gnda';
NODE_NAME	U30 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'AGND_13':;
NODE_NAME	U30 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'AGND_17':;
NET_NAME
'N6235834'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6235834':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6235834';
NODE_NAME	C25 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236346@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 64
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'VCM':;
NET_NAME
'PLL_CE'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PLL_CE':
 C_SIGNAL='@adu_test.schematic1(sch_1):pll_ce';
NODE_NAME	U28 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'CE':;
NODE_NAME	U3 C7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L14N_6':;
NET_NAME
'LA24_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA24_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la24_n',
 DIFFERENTIAL_PAIR='LA24';
NODE_NAME	U3 AP22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L17N_7':;
NODE_NAME	U15 H29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA24_N':;
NET_NAME
'USB_DP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_DP':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_dp',
 DIFFERENTIAL_PAIR='USB_D';
NODE_NAME	U30 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'DPLUS':;
NODE_NAME	U29 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'D+':;
NET_NAME
'NC_1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):NC_1':
 C_SIGNAL='@adu_test.schematic1(sch_1):nc_1';
NODE_NAME	X1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118417@FPGA_PARTS.TCXO 100MHZ.NORMAL(CHIPS)':
 'NC_1':;
NET_NAME
'N6309021'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6309021':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6309021';
NODE_NAME	C253 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309051@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C260 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309035@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VREGVCO':;
NET_NAME
'LA28_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA28_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la28_n',
 DIFFERENTIAL_PAIR='LA28';
NODE_NAME	U3 AF24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L21N_7':;
NODE_NAME	U15 H32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA28_N':;
NET_NAME
'USB_DN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_DN':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_dn',
 DIFFERENTIAL_PAIR='USB_D';
NODE_NAME	U30 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'DMINUS':;
NODE_NAME	U29 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'D-':;
NET_NAME
'ADC2_INP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_INP':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_inp',
 DIFFERENTIAL_PAIR='ADC2_IN';
NODE_NAME	C73 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217102@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 59
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AIP':;
NET_NAME
'+3V3PLL'
 '@ADU_TEST.SCHEMATIC1(SCH_1):+3V3PLL':
 C_SIGNAL='@adu_test.schematic1(sch_1):\+3v3pll\';
NODE_NAME	U28 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCDIG':;
NODE_NAME	C247 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307417@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R81 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307477@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C251 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307529@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R82 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307493@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R87 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307609@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C271 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307657@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R88 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307625@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307913@ANALOG.L.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C286 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308057@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C285 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308009@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C284 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307977@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C283 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307961@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C282 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307945@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C281 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307929@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C289 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308169@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C288 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308153@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C287 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308129@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCCP':;
NODE_NAME	C268 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308535@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCPL':;
NODE_NAME	C273 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308709@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308791@ANALOG.L.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C274 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308815@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C275 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308839@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCVCO':;
NODE_NAME	U28 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'VCCFRAC':;
NODE_NAME	C246 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309147@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA30_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA30_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la30_n',
 DIFFERENTIAL_PAIR='LA30';
NODE_NAME	U3 AH24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L23N_VRP_7':;
NODE_NAME	U15 H35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA30_N':;
NET_NAME
'USB_IFCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_IFCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_ifclk';
NODE_NAME	U30 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'IFCLK':;
NODE_NAME	U3 B27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L8P_CC_ADC1_LC_5':;
NET_NAME
'CFG_INIT'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_INIT':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_init';
NODE_NAME	U16 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 '/RESET':;
NODE_NAME	R29 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3848@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 U21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'INIT_B_0':;
NET_NAME
'ADC1_INN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_INN':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_inn',
 DIFFERENTIAL_PAIR='ADC1_IN';
NODE_NAME	C66 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216078@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 60
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AIN':;
NET_NAME
'N6308429'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308429':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308429';
NODE_NAME	R84 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308411@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R83 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308455@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C267 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308491@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA32_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA32_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la32_n',
 DIFFERENTIAL_PAIR='LA32';
NODE_NAME	U3 AE27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L2N_7':;
NODE_NAME	U15 H38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA32_N':;
NET_NAME
'USB_FD0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD0':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd0';
NODE_NAME	U30 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB0/FD0':;
NODE_NAME	U3 C25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L15N_5':;
NET_NAME
'ADC1_INP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_INP':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_inp',
 DIFFERENTIAL_PAIR='ADC1_IN';
NODE_NAME	C69 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215994@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216094@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 59
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AIP':;
NET_NAME
'N6308481'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6308481':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6308481';
NODE_NAME	U28 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'CPOUT':;
NODE_NAME	C267 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308491@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C266 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308599@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R86 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308631@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'USB_FD1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD1':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd1';
NODE_NAME	U30 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB1/FD1':;
NODE_NAME	U3 J25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L16P_5':;
NET_NAME
'ADC2_INN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_INN':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_inn',
 DIFFERENTIAL_PAIR='ADC2_IN';
NODE_NAME	C70 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216982@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217082@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 60
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AIN':;
NET_NAME
'PLL_LE'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PLL_LE':
 C_SIGNAL='@adu_test.schematic1(sch_1):pll_le';
NODE_NAME	U28 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'LE':;
NODE_NAME	U3 B7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L14P_6':;
NET_NAME
'LA03_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA03_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la03_n',
 DIFFERENTIAL_PAIR='LA03';
NODE_NAME	U3 AB26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L20N_VREF_11':;
NODE_NAME	U15 G10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA03_N':;
NET_NAME
'USB_FD2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD2':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd2';
NODE_NAME	U30 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB2/FD2':;
NODE_NAME	U3 K26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L16N_5':;
NET_NAME
'N6307439'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6307439':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6307439';
NODE_NAME	U28 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'LD':;
NODE_NAME	C249 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307449@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA08_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA08_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la08_n',
 DIFFERENTIAL_PAIR='LA08';
NODE_NAME	U3 Y24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L2N_11':;
NODE_NAME	U15 G13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA08_N':;
NET_NAME
'USB_FD3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD3':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd3';
NODE_NAME	U30 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB3/FD3':;
NODE_NAME	U3 B28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_5':;
NET_NAME
'LA12_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA12_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la12_n',
 DIFFERENTIAL_PAIR='LA12';
NODE_NAME	U3 AC33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L6N_11':;
NODE_NAME	U15 G16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA12_N':;
NET_NAME
'MDI0_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI0_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi0_p',
 DIFFERENTIAL_PAIR='MDI0';
NODE_NAME	U19 41
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI0_P':;
NODE_NAME	R48 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227218@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA16_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA16_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la16_n',
 DIFFERENTIAL_PAIR='LA16';
NODE_NAME	U3 AD31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L12N_VREF_11':;
NODE_NAME	U15 G19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA16_N':;
NET_NAME
'MDI1_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI1_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi1_p',
 DIFFERENTIAL_PAIR='MDI1';
NODE_NAME	U19 46
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI1_P':;
NODE_NAME	R46 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227172@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '3':;
NET_NAME
'LA20_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA20_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la20_n',
 DIFFERENTIAL_PAIR='LA20';
NODE_NAME	U3 AN24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L29N_SM4_7':;
NODE_NAME	U15 G22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA20_N':;
NET_NAME
'LA22_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA22_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la22_n',
 DIFFERENTIAL_PAIR='LA22';
NODE_NAME	U3 AM23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L31N_SM2_7':;
NODE_NAME	U15 G25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA22_N':;
NET_NAME
'LA25_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA25_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la25_n',
 DIFFERENTIAL_PAIR='LA25';
NODE_NAME	U3 AN29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L18N_7':;
NODE_NAME	U15 G28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA25_N':;
NET_NAME
'LA29_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA29_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la29_n',
 DIFFERENTIAL_PAIR='LA29';
NODE_NAME	U3 AG26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L22N_7':;
NODE_NAME	U15 G31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA29_N':;
NET_NAME
'LA31_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA31_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la31_n',
 DIFFERENTIAL_PAIR='LA31';
NODE_NAME	U3 AJ29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L1N_7':;
NODE_NAME	U15 G34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA31_N':;
NET_NAME
'MDI2_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI2_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi2_p',
 DIFFERENTIAL_PAIR='MDI2';
NODE_NAME	U19 56
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI2_P':;
NODE_NAME	R44 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227094@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '5':;
NET_NAME
'USB_FD8'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD8':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd8';
NODE_NAME	U30 52
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD0/FD8':;
NODE_NAME	U3 G28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L27N_5':;
NET_NAME
'MDI3_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI3_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi3_p',
 DIFFERENTIAL_PAIR='MDI3';
NODE_NAME	U19 61
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI3_P':;
NODE_NAME	R42 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227046@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '7':;
NET_NAME
'LA05_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA05_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la05_n',
 DIFFERENTIAL_PAIR='LA05';
NODE_NAME	U3 AH33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L22N_11':;
NODE_NAME	U15 D12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA05_N':;
NET_NAME
'USB_FD9'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD9':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd9';
NODE_NAME	U30 53
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD1/FD9':;
NODE_NAME	U3 F29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L28P_5':;
NET_NAME
'MDI0_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI0_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi0_n',
 DIFFERENTIAL_PAIR='MDI0';
NODE_NAME	U19 42
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI0_N':;
NODE_NAME	R47 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227196@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA09_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA09_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la09_n',
 DIFFERENTIAL_PAIR='LA09';
NODE_NAME	U3 AA30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L3N_11':;
NODE_NAME	U15 D15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA09_N':;
NET_NAME
'MDI1_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI1_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi1_n',
 DIFFERENTIAL_PAIR='MDI1';
NODE_NAME	U19 47
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI1_N':;
NODE_NAME	R45 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227148@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '4':;
NET_NAME
'LA13_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA13_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la13_n',
 DIFFERENTIAL_PAIR='LA13';
NODE_NAME	U3 AC30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L7N_11':;
NODE_NAME	U15 D18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA13_N':;
NET_NAME
'MDI2_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI2_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi2_n',
 DIFFERENTIAL_PAIR='MDI2';
NODE_NAME	U19 57
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI2_N':;
NODE_NAME	R43 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227070@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '6':;
NET_NAME
'USB_FD10'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD10':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd10';
NODE_NAME	U30 54
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD2/FD10':;
NODE_NAME	U3 F30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L28N_VREF_5':;
NET_NAME
'MDI3_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):MDI3_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):mdi3_n',
 DIFFERENTIAL_PAIR='MDI3';
NODE_NAME	U19 62
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDI3_N':;
NODE_NAME	R41 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6226978@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U20 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '8':;
NET_NAME
'LA23_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA23_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la23_n',
 DIFFERENTIAL_PAIR='LA23';
NODE_NAME	U3 AM25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L32N_SM1_7':;
NODE_NAME	U15 D24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA23_N':;
NET_NAME
'USB_FD11'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD11':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd11';
NODE_NAME	U30 55
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD3/FD11':;
NODE_NAME	U3 D29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L29P_5':;
NET_NAME
'LA26_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA26_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la26_n',
 DIFFERENTIAL_PAIR='LA26';
NODE_NAME	U3 AJ24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L19N_7':;
NODE_NAME	U15 D27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA26_N':;
NET_NAME
'USB_FD12'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD12':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd12';
NODE_NAME	U30 56
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PD4/FD12':;
NODE_NAME	U3 E29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L29N_5':;
NET_NAME
'LA06_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA06_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la06_n',
 DIFFERENTIAL_PAIR='LA06';
NODE_NAME	U3 AD26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L23N_VRP_11':;
NODE_NAME	U15 C11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA06_N':;
NET_NAME
'N6220444'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6220444':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6220444';
NODE_NAME	L1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118563@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C136 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C137 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220428@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X1 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118417@FPGA_PARTS.TCXO 100MHZ.NORMAL(CHIPS)':
 'VCC':;
NET_NAME
'LA10_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA10_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la10_n',
 DIFFERENTIAL_PAIR='LA10';
NODE_NAME	U3 Y26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L4N_VREF_11':;
NODE_NAME	U15 C15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA10_N':;
NET_NAME
'3V3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):3V3':
 C_SIGNAL='@adu_test.schematic1(sch_1):\3v3\';
NODE_NAME	U25 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182127@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U22 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182223@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U24 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182323@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U21 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182419@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U16 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCO_8':;
NODE_NAME	U16 45
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCO_45':;
NODE_NAME	U16 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCO_30':;
NODE_NAME	U16 38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCO_38':;
NODE_NAME	U16 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCJ':;
NODE_NAME	J2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R26 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2109@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R24 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2125@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R29 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3848@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R31 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS4720@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C125 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6716@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C130 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6691@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C126 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6742@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C127 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6768@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C128 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C129 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U17 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116128@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	U18 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116236@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	R35 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6117852@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118563@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C135 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7189046@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R95 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236664@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R94 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236628@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R93 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236612@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R92 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236596@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C104 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042119@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C86 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042043@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C107 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042103@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R19 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042281@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042401@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C105 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042159@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C106 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042373@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'VO':;
NODE_NAME	U14 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 '+SENSE':;
NODE_NAME	U11 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U11 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'BIAS':;
NODE_NAME	R20 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043341@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN4':;
NODE_NAME	C85 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043867@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN1':;
NODE_NAME	U11 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN3':;
NODE_NAME	U13 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'BIAS':;
NODE_NAME	C84 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043851@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN4':;
NODE_NAME	C100 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043451@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN3':;
NODE_NAME	C99 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043435@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	U13 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	U11 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'IN2':;
NODE_NAME	U11 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'EN':;
NODE_NAME	C98 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'VS':;
NODE_NAME	C75 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219822@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C74 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219838@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U10 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'NSLEEP':;
NODE_NAME	U30 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_6':;
NODE_NAME	U30 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_18':;
NODE_NAME	U30 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_24':;
NODE_NAME	R90 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270571@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R91 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270602@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_34':;
NODE_NAME	U30 39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_39':;
NODE_NAME	U30 50
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'VCC_50':;
NODE_NAME	R89 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271498@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C299 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274270@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C307 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274398@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C300 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C301 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274302@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C302 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274318@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C303 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274334@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C304 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274350@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C305 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274366@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C306 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L7 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275000@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA14_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA14_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la14_n',
 DIFFERENTIAL_PAIR='LA14';
NODE_NAME	U3 AD32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L10N_11':;
NODE_NAME	U15 C19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA14_N':;
NET_NAME
'USB_PKTEND'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_PKTEND':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_pktend';
NODE_NAME	U30 46
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA6/PKTEND':;
NODE_NAME	U3 D26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L10P_5':;
NET_NAME
'1V8'
 '@ADU_TEST.SCHEMATIC1(SCH_1):1V8':
 C_SIGNAL='@adu_test.schematic1(sch_1):\1v8\';
NODE_NAME	U16 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCINT_4':;
NODE_NAME	U16 34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCINT_34':;
NODE_NAME	U16 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'VCCINT_15':;
NODE_NAME	C131 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7338@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C132 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C133 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7370@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C134 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7386@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT4':;
NODE_NAME	C94 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043085@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C95 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043117@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C96 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R16 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043153@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT3':;
NODE_NAME	U13 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	U13 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT1':;
NET_NAME
'LA27_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA27_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la27_n',
 DIFFERENTIAL_PAIR='LA27';
NODE_NAME	U3 AK28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L20N_VREF_7':;
NODE_NAME	U15 C27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA27_N':;
NET_NAME
'LA00_CC_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA00_CC_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la00_cc_p',
 DIFFERENTIAL_PAIR='LA00_CC';
NODE_NAME	U3 AD34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_11':;
NODE_NAME	U15 G6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA00_P_CC':;
NET_NAME
'N6220903'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6220903':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6220903';
NODE_NAME	R36 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220887@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	X1 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118417@FPGA_PARTS.TCXO 100MHZ.NORMAL(CHIPS)':
 'OUT':;
NET_NAME
'LA00_CC_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA00_CC_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la00_cc_n',
 DIFFERENTIAL_PAIR='LA00_CC';
NODE_NAME	U3 AC34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_11':;
NODE_NAME	U15 G7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA00_N_CC':;
NET_NAME
'N6271514'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6271514':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6271514';
NODE_NAME	U30 49
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'RESET#':;
NODE_NAME	R89 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271498@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'LA01_CC_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA01_CC_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la01_cc_p',
 DIFFERENTIAL_PAIR='LA01_CC';
NODE_NAME	U3 AA25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_11':;
NODE_NAME	U15 D8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA01_CC_P':;
NET_NAME
'USB_WAKEUP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_WAKEUP':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_wakeup';
NODE_NAME	U30 51
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'WAKEUP':;
NODE_NAME	U3 C30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L20N_VREF_5':;
NET_NAME
'LA01_CC_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA01_CC_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la01_cc_n',
 DIFFERENTIAL_PAIR='LA01_CC';
NODE_NAME	U3 AA26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_11':;
NODE_NAME	U15 D9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA01_CC_N':;
NET_NAME
'DP0_M2C_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DP0_M2C_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):dp0_m2c_p',
 DIFFERENTIAL_PAIR='DP0_M2C';
NODE_NAME	U15 C6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'DP0_M2C_P':;
NET_NAME
'USB_FIFOA0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FIFOA0':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fifoa0';
NODE_NAME	U30 44
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA4/FIFOADR0':;
NODE_NAME	U3 D27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L12P_5':;
NET_NAME
'USB_FIFOA1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FIFOA1':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fifoa1';
NODE_NAME	U30 45
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA5/FIFOADR1':;
NODE_NAME	U3 F24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L11P_5':;
NET_NAME
'N03093'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N03093':
 C_SIGNAL='@adu_test.schematic1(sch_1):n03093';
NODE_NAME	U16 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'BUSY':;
NODE_NAME	R30 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3107@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'DP0_M2C_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DP0_M2C_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):dp0_m2c_n',
 DIFFERENTIAL_PAIR='DP0_M2C';
NODE_NAME	U15 C7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'DP0_M2C_N':;
NET_NAME
'USB_SLOE'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_SLOE':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_sloe';
NODE_NAME	U30 42
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA2/SLOE':;
NODE_NAME	U3 G23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L13P_5':;
NET_NAME
'CFG_BUSY'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_BUSY':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_busy';
NODE_NAME	R30 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3107@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 Y18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'DOUT_BUSY_0':;
NET_NAME
'P12V'
 '@ADU_TEST.SCHEMATIC1(SCH_1):P12V':
 C_SIGNAL='@adu_test.schematic1(sch_1):p12v';
NODE_NAME	U15 C35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 '12P0V#C35':;
NODE_NAME	U15 C37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 '12P0V#C37':;
NET_NAME
'USB_FLAGA'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FLAGA':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_flaga';
NODE_NAME	U30 36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'CTL0/FLAGA':;
NODE_NAME	U3 B25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L15P_5':;
NET_NAME
'USB_FLAGB'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FLAGB':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_flagb';
NODE_NAME	U30 37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'CTL1/FLAGB':;
NODE_NAME	U3 A29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L14N_5':;
NET_NAME
'P3V3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):P3V3':
 C_SIGNAL='@adu_test.schematic1(sch_1):p3v3';
NODE_NAME	U15 C39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 '3P3V':;
NODE_NAME	U15 D32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 '3P3VAUX':;
NODE_NAME	U15 D36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 '3P3V#D36':;
NODE_NAME	U15 D38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 '3P3V#D38':;
NODE_NAME	U15 D40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 '3P3V#D40':;
NET_NAME
'USB_FLAGC'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FLAGC':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_flagc';
NODE_NAME	U30 38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'CTL2/FLAGC':;
NODE_NAME	U3 A28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L14P_5':;
NET_NAME
'USB_FD4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD4':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd4';
NODE_NAME	U30 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB4/FD4':;
NODE_NAME	U3 C28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_5':;
NET_NAME
'USB_FD5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD5':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd5';
NODE_NAME	U30 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB5/FD5':;
NODE_NAME	U3 D30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L26P_5':;
NET_NAME
'N6227240'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6227240':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6227240';
NODE_NAME	R41 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6226978@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R42 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227046@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C225 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227580@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_FD6'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD6':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd6';
NODE_NAME	U30 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB6/FD6':;
NODE_NAME	U3 D31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L26N_5':;
NET_NAME
'N6227252'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6227252':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6227252';
NODE_NAME	R43 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227070@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R44 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227094@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C226 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227596@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USB_FD7'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_FD7':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_fd7';
NODE_NAME	U30 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PB7/FD7':;
NODE_NAME	U3 G27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L27P_5':;
NET_NAME
'N6227264'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6227264':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6227264';
NODE_NAME	R45 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227148@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R46 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227172@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C227 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227612@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6227276'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6227276':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6227276';
NODE_NAME	R47 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227196@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R48 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227218@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C228 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227628@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N04117'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N04117':
 C_SIGNAL='@adu_test.schematic1(sch_1):n04117';
NODE_NAME	U16 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	R28 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS4095@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'FPGA_CCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):FPGA_CCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):fpga_cclk';
NODE_NAME	R96 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238606@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N7182261'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182261':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182261';
NODE_NAME	U24 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182323@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R74 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182267@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N7182345'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182345':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182345';
NODE_NAME	U21 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182419@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R67 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182367@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N7238840'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7238840':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7238840';
NODE_NAME	R98 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238824@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U16 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 '/EN_EXT_SEL':;
NET_NAME
'N7182185'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182185':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182185';
NODE_NAME	S3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182203@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U22 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182223@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'N7182361'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182361':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182361';
NODE_NAME	S2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182395@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U21 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182419@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'N62352461'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N62352461':
 C_SIGNAL='@adu_test.schematic1(sch_1):n62352461';
NODE_NAME	R1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235236@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 50
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'PD_CKI':;
NET_NAME
'N7182085'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182085':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182085';
NODE_NAME	S5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182107@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U25 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182127@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'N7182089'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182089':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182089';
NODE_NAME	U25 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182127@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R75 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182067@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_SRST'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_SRST':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_srst';
NODE_NAME	U3 AD6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L11P_12':;
NODE_NAME	U2 49
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'RESET':;
NET_NAME
'N7182265'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182265':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182265';
NODE_NAME	S4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182299@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U24 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182323@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'N7182165'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7182165':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7182165';
NODE_NAME	U22 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182223@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R73 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182167@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_D10P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D10P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d10p',
 DIFFERENTIAL_PAIR='ADC2_D10';
NODE_NAME	U3 AB6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L1P_12':;
NODE_NAME	U2 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON10':;
NET_NAME
'N6235806'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6235806':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6235806';
NODE_NAME	U2 40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'ORN':;
NET_NAME
'ADC1_D10P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D10P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d10p',
 DIFFERENTIAL_PAIR='ADC1_D10';
NODE_NAME	U3 F5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L2P_10':;
NODE_NAME	U1 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON10':;
NET_NAME
'N6271968'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6271968':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6271968';
NODE_NAME	U29 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'SHELL2':;
NODE_NAME	U29 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'SHELL1':;
NODE_NAME	L6 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271952@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D11N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D11N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d11n',
 DIFFERENTIAL_PAIR='ADC1_D11';
NODE_NAME	U3 E1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_10':;
NODE_NAME	U1 34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP11':;
NET_NAME
'N04895'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N04895':
 C_SIGNAL='@adu_test.schematic1(sch_1):n04895';
NODE_NAME	R23 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5224@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 U17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'CS_B_0':;
NET_NAME
'ADC2_D13'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D13':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d13';
NODE_NAME	U3 Y11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L3P_12':;
NODE_NAME	U3 AA11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L3N_12':;
NET_NAME
'N6235842'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6235842':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6235842';
NODE_NAME	C27 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236568@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C26 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236540@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 54
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'VREF':;
NET_NAME
'5V'
 '@ADU_TEST.SCHEMATIC1(SCH_1):5V':
 C_SIGNAL='@adu_test.schematic1(sch_1):\5v\';
NODE_NAME	U29 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'VCC':;
NET_NAME
'DRVDDC1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DRVDDC1':
 C_SIGNAL='@adu_test.schematic1(sch_1):drvddc1';
NODE_NAME	C23 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235360@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C22 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235344@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C24 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235380@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDDC_17':;
NODE_NAME	U1 35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDDC_35':;
NET_NAME
'N04903'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N04903':
 C_SIGNAL='@adu_test.schematic1(sch_1):n04903';
NODE_NAME	R25 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5292@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 U13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'RDWR_B_0':;
NET_NAME
'ADC2_D12N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D12N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d12n',
 DIFFERENTIAL_PAIR='ADC2_D12';
NODE_NAME	U3 AA8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_12':;
NODE_NAME	U2 37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP12':;
NET_NAME
'N6235802'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6235802':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6235802';
NODE_NAME	U2 41
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'ORP':;
NET_NAME
'ADC2_D5N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D5N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d5n',
 DIFFERENTIAL_PAIR='ADC2_D5';
NODE_NAME	U3 AE1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L7N_12':;
NODE_NAME	U2 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP5':;
NET_NAME
'N6235168'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6235168':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6235168';
NODE_NAME	U1 54
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'VREF':;
NODE_NAME	C7 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235174@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235198@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N7042037'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042037':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042037';
NODE_NAME	C90 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042681@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'VO':;
NODE_NAME	C93 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042661@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042977@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R15 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042857@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U12 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 '+SENSE':;
NODE_NAME	C91 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042725@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C92 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042949@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_D6P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D6P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d6p',
 DIFFERENTIAL_PAIR='ADC2_D6';
NODE_NAME	U3 AF6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L19P_12':;
NODE_NAME	U2 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON6':;
NET_NAME
'N7042271'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042271':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042271';
NODE_NAME	R19 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042281@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'TURBO':;
NET_NAME
'ADC2_D7P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D7P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d7p',
 DIFFERENTIAL_PAIR='ADC2_D7';
NODE_NAME	U3 AE4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L14P_12':;
NODE_NAME	U2 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON7':;
NET_NAME
'LA33_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA33_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la33_p',
 DIFFERENTIAL_PAIR='LA33';
NODE_NAME	U3 AF26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L3P_7':;
NODE_NAME	U15 G36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA33_P':;
NET_NAME
'ADC1_D0N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D0N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d0n',
 DIFFERENTIAL_PAIR='ADC1_D0';
NODE_NAME	U3 P5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L30N_10':;
NODE_NAME	U1 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP0':;
NET_NAME
'N7042021'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042021':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042021';
NODE_NAME	C83 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043883@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U11 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'SS':;
NET_NAME
'LA33_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA33_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la33_n',
 DIFFERENTIAL_PAIR='LA33';
NODE_NAME	U3 AE26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L3N_7':;
NODE_NAME	U15 G37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'LA33_N':;
NET_NAME
'ADC1_D6P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D6P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d6p',
 DIFFERENTIAL_PAIR='ADC1_D6';
NODE_NAME	U3 K2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L26P_10':;
NODE_NAME	U1 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON6':;
NET_NAME
'N7043203'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7043203':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7043203';
NODE_NAME	R16 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043153@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R17 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043253@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_DCLKN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_DCLKN':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_dclkn',
 DIFFERENTIAL_PAIR='ADC2_DCLK';
NODE_NAME	U3 Y12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_12':;
NODE_NAME	U2 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DCON':;
NET_NAME
'N7042887'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042887':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042887';
NODE_NAME	U12 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'ADJ':;
NODE_NAME	R18 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042889@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_D4P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D4P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d4p',
 DIFFERENTIAL_PAIR='ADC2_D4';
NODE_NAME	U3 AG3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L18P_12':;
NODE_NAME	U2 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON4':;
NET_NAME
'N7042479'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042479':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042479';
NODE_NAME	U11 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'FB':;
NODE_NAME	R13 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041999@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R14 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042569@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_CLKIN_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_CLKIN_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_clkin_p',
 DIFFERENTIAL_PAIR='ADC1_CLKIN';
NODE_NAME	C252 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307549@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CKIP':;
NODE_NAME	C3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238048@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'HSWAPEN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):HSWAPEN':
 C_SIGNAL='@adu_test.schematic1(sch_1):hswapen';
NODE_NAME	U3 T18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'HSWAPEN_0':;
NET_NAME
'N7043175'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7043175':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7043175';
NODE_NAME	C97 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U13 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'SS':;
NET_NAME
'ADC1_D5P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D5P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d5p',
 DIFFERENTIAL_PAIR='ADC1_D5';
NODE_NAME	U3 K6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L16P_10':;
NODE_NAME	U1 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON5':;
NET_NAME
'PHY_AVDD'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_AVDD':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_avdd';
NODE_NAME	U20 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '9':;
NODE_NAME	C223 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C224 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228039@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U19 104
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD6':;
NODE_NAME	U19 44
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD0':;
NODE_NAME	U19 64
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD5':;
NODE_NAME	U19 59
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD4':;
NODE_NAME	U19 52
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD2':;
NODE_NAME	U19 49
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'AVDD1':;
NODE_NAME	C229 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228685@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228991@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C312 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C322 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261215@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C325 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261311@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C321 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261199@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C324 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261283@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C323 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261251@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'VIN_8V'
 '@ADU_TEST.SCHEMATIC1(SCH_1):VIN_8V':
 C_SIGNAL='@adu_test.schematic1(sch_1):vin_8v';
NODE_NAME	U14 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	U14 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'VI':;
NODE_NAME	C103 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042245@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C102 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042357@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C101 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042417@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'VI':;
NODE_NAME	U12 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'TRACK':;
NODE_NAME	C89 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042825@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C88 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042933@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C87 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042993@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7195467@FPGA_PARTS.PWR.NORMAL(CHIPS)':
 'VCC':;
NODE_NAME	C78 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043585@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C79 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043601@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC2_D12P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D12P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d12p',
 DIFFERENTIAL_PAIR='ADC2_D12';
NODE_NAME	U3 AA9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_12':;
NODE_NAME	U2 36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON12':;
NET_NAME
'2V5_REF'
 '@ADU_TEST.SCHEMATIC1(SCH_1):2V5_REF':
 C_SIGNAL='@adu_test.schematic1(sch_1):\2v5_ref\';
NODE_NAME	U11 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT4':;
NODE_NAME	C80 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041879@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041907@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C82 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041947@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R13 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041999@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041963@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT3':;
NODE_NAME	U11 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT2':;
NODE_NAME	U11 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'OUT1':;
NET_NAME
'N7043359'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7043359':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7043359';
NODE_NAME	D1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043373@TMS320F2812.1N6265/TO_0.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R20 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043341@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D11P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D11P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d11p',
 DIFFERENTIAL_PAIR='ADC1_D11';
NODE_NAME	U3 D1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_10':;
NODE_NAME	U1 33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON11':;
NET_NAME
'N05067'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N05067':
 C_SIGNAL='@adu_test.schematic1(sch_1):n05067';
NODE_NAME	R22 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5051@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 T16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'D_IN_0':;
NET_NAME
'N7042331'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042331':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042331';
NODE_NAME	U14 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'ADJ':;
NODE_NAME	R21 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042309@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6248629'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6248629':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6248629';
NODE_NAME	R59 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6248559@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 68
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TRST_B':;
NET_NAME
'ADC1_D1N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D1N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d1n',
 DIFFERENTIAL_PAIR='ADC1_D1';
NODE_NAME	U3 N7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L21N_10':;
NODE_NAME	U1 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP1':;
NET_NAME
'N7042847'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7042847':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7042847';
NODE_NAME	R15 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042857@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'TURBO':;
NET_NAME
'ADC1_D1P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D1P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d1p',
 DIFFERENTIAL_PAIR='ADC1_D1';
NODE_NAME	U3 M7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L21P_10':;
NODE_NAME	U1 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON1':;
NET_NAME
'EXT_CLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):EXT_CLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):ext_clk';
NODE_NAME	R79 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307353@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 F8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L16P_6':;
NET_NAME
'ADC2_CLKIN_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_CLKIN_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_clkin_n',
 DIFFERENTIAL_PAIR='ADC2_CLKIN';
NODE_NAME	C270 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307641@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CK1N':;
NODE_NAME	C39 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235656@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DVSS1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DVSS1':
 C_SIGNAL='@adu_test.schematic1(sch_1):dvss1';
NODE_NAME	C18 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235312@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C17 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235288@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C6 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237984@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVSS_4':;
NODE_NAME	U1 44
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVSS_44':;
NET_NAME
'+2V5DRVDD'
 '@ADU_TEST.SCHEMATIC1(SCH_1):+2V5DRVDD':
 C_SIGNAL='@adu_test.schematic1(sch_1):\+2v5drvdd\';
NODE_NAME	C19 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235504@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235536@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C20 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235520@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDD':;
NODE_NAME	C42 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237374@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C44 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237406@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C43 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237390@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDD':;
NET_NAME
'N6228320'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6228320':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6228320';
NODE_NAME	U20 SH2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 'SH2':;
NODE_NAME	U20 SH1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 'SH1':;
NODE_NAME	L2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228383@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D7N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D7N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d7n',
 DIFFERENTIAL_PAIR='ADC1_D7';
NODE_NAME	U3 K4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L18N_10':;
NODE_NAME	U1 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP7':;
NET_NAME
'ADC2_D10N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D10N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d10n',
 DIFFERENTIAL_PAIR='ADC2_D10';
NODE_NAME	U3 AB5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L1N_12':;
NODE_NAME	U2 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP10':;
NET_NAME
'ADC1_SCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_SCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_sclk';
NODE_NAME	U3 J5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L10N_10':;
NODE_NAME	U1 47
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'SCLK':;
NET_NAME
'ADC2_DCLKP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_DCLKP':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_dclkp',
 DIFFERENTIAL_PAIR='ADC2_DCLK';
NODE_NAME	U3 Y13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_12':;
NODE_NAME	U2 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DCOP':;
NET_NAME
'ADC2_D4N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D4N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d4n',
 DIFFERENTIAL_PAIR='ADC2_D4';
NODE_NAME	U3 AF3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L18N_12':;
NODE_NAME	U2 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP4':;
NET_NAME
'M0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):M0':
 C_SIGNAL='@adu_test.schematic1(sch_1):m0';
NODE_NAME	U3 W20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'M0_0':;
NODE_NAME	SW2 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	R94 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236628@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'M1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):M1':
 C_SIGNAL='@adu_test.schematic1(sch_1):m1';
NODE_NAME	U3 W19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'M1_0':;
NODE_NAME	SW2 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	R93 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236612@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC2_D7N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D7N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d7n',
 DIFFERENTIAL_PAIR='ADC2_D7';
NODE_NAME	U3 AD4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L14N_12':;
NODE_NAME	U2 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP7':;
NET_NAME
'M2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):M2':
 C_SIGNAL='@adu_test.schematic1(sch_1):m2';
NODE_NAME	U3 V20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'M2_0':;
NODE_NAME	SW2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	R95 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236664@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CLK0_M2C_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CLK0_M2C_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):clk0_m2c_p',
 DIFFERENTIAL_PAIR='CLK0_M2C';
NODE_NAME	U3 AK31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_11':;
NODE_NAME	U15 H4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'CLK0_M2C_P':;
NET_NAME
'ADC1_D5N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D5N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d5n',
 DIFFERENTIAL_PAIR='ADC1_D5';
NODE_NAME	U3 L6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L16N_10':;
NODE_NAME	U1 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP5':;
NET_NAME
'PWRDWN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PWRDWN':
 C_SIGNAL='@adu_test.schematic1(sch_1):pwrdwn';
NODE_NAME	U3 W21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'PWRDWN_B_0':;
NODE_NAME	SW2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	R92 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7236596@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC1_SRST'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_SRST':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_srst';
NODE_NAME	U3 J6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L10P_10':;
NODE_NAME	U1 49
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'RESET':;
NET_NAME
'CLK0_M2C_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CLK0_M2C_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):clk0_m2c_n',
 DIFFERENTIAL_PAIR='CLK0_M2C';
NODE_NAME	U3 AK32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_11':;
NODE_NAME	U15 H5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'CLK0_M2C_N':;
NET_NAME
'ADC1_D9N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D9N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d9n',
 DIFFERENTIAL_PAIR='ADC1_D9';
NODE_NAME	U3 G1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L17N_10':;
NODE_NAME	U1 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP9':;
NET_NAME
'3V3_F'
 '@ADU_TEST.SCHEMATIC1(SCH_1):3V3_F':
 C_SIGNAL='@adu_test.schematic1(sch_1):\3v3_f\';
NODE_NAME	C276 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307753@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C279 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307801@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C280 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307817@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C278 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307785@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C277 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307769@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307913@ANALOG.L.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 D13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_8':;
NODE_NAME	U3 A2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_0':;
NODE_NAME	U3 C6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_1':;
NODE_NAME	U3 F7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_2':;
NODE_NAME	U3 J8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_3':;
NODE_NAME	U3 B9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_4':;
NODE_NAME	U3 E10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_5':;
NODE_NAME	U3 H11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_6':;
NODE_NAME	U3 A12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'VCCO_6_7':;
NODE_NAME	C259 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311047@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C258 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C254 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C255 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310963@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C257 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311011@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C256 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310995@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R68 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184860@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R72 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184908@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R71 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184892@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R69 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184876@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 U14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VCCO_0_0':;
NODE_NAME	U3 V21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VCCO_0_3':;
NODE_NAME	U3 W18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VCCO_0_2':;
NODE_NAME	U3 T17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VCCO_0_1':;
NODE_NAME	U3 AG14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_0':;
NODE_NAME	U3 AN16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_3':;
NODE_NAME	U3 AC16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_2':;
NODE_NAME	U3 AK15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_1':;
NODE_NAME	U3 AH21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_7':;
NODE_NAME	U3 AE20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_6':;
NODE_NAME	U3 AM19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_5':;
NODE_NAME	U3 AB19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'VCCO_2_4':;
NODE_NAME	C144 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C143 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C139 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267467@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C140 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267451@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C142 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267499@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C141 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267483@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	JP3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042401@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 A32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_8':;
NODE_NAME	U3 A22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_0':;
NODE_NAME	U3 D23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_1':;
NODE_NAME	U3 G24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_2':;
NODE_NAME	U3 K25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_3':;
NODE_NAME	U3 C26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_4':;
NODE_NAME	U3 F27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_5':;
NODE_NAME	U3 B29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_6':;
NODE_NAME	U3 E30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'VCCO_5_7':;
NODE_NAME	C290 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C293 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273334@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C296 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C294 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273366@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C295 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273350@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C291 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273302@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C292 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273318@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC2_D11N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D11N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d11n',
 DIFFERENTIAL_PAIR='ADC2_D11';
NODE_NAME	U3 AB10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_12':;
NODE_NAME	U2 34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP11':;
NET_NAME
'CLK1_M2C_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CLK1_M2C_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):clk1_m2c_p',
 DIFFERENTIAL_PAIR='CLK1_M2C';
NODE_NAME	U3 AG27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_7':;
NODE_NAME	U15 G2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'CLK1_M2C_P':;
NET_NAME
'ADC1_D3P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D3P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d3p',
 DIFFERENTIAL_PAIR='ADC1_D3';
NODE_NAME	U3 L8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L15P_10':;
NODE_NAME	U1 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON3':;
NET_NAME
'CLK1_M2C_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CLK1_M2C_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):clk1_m2c_n',
 DIFFERENTIAL_PAIR='CLK1_M2C';
NODE_NAME	U3 AG28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L8N_CC_LC_7':;
NODE_NAME	U15 G3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'CLK1_M2C_N':;
NET_NAME
'ADC2_D9P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D9P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d9p',
 DIFFERENTIAL_PAIR='ADC2_D9';
NODE_NAME	U3 AC3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L2P_12':;
NODE_NAME	U2 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON9':;
NET_NAME
'GB_TCLK_M2C_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GB_TCLK_M2C_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):gb_tclk_m2c_p',
 DIFFERENTIAL_PAIR='GB_TCLK_M2C';
NODE_NAME	U15 D4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GB_TCLK_M2C_P':;
NET_NAME
'ADC1_D4P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D4P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d4p',
 DIFFERENTIAL_PAIR='ADC1_D4';
NODE_NAME	U3 K3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_10':;
NODE_NAME	U1 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON4':;
NET_NAME
'N7268185'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7268185':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7268185';
NODE_NAME	R99 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7268169@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U15 H2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'PRSNT_M2C_L':;
NET_NAME
'GPIO_SW1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_SW1':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_sw1';
NODE_NAME	SW1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A1':;
NODE_NAME	R68 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184860@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 E6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L26P_6':;
NET_NAME
'DVDD1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DVDD1':
 C_SIGNAL='@adu_test.schematic1(sch_1):dvdd1';
NODE_NAME	C18 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235312@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C17 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235288@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C6 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237984@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVDD_5':;
NODE_NAME	U1 43
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVDD_43':;
NET_NAME
'GPIO_SW2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_SW2':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_sw2';
NODE_NAME	SW1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A2':;
NODE_NAME	R69 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184876@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 F6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L26N_6':;
NET_NAME
'GB_TCLK_M2C_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GB_TCLK_M2C_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):gb_tclk_m2c_n',
 DIFFERENTIAL_PAIR='GB_TCLK_M2C';
NODE_NAME	U15 D5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GB_TCLK_M2C_N':;
NET_NAME
'DRVSSC2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DRVSSC2':
 C_SIGNAL='@adu_test.schematic1(sch_1):drvssc2';
NODE_NAME	U2 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVSSC_6':;
NODE_NAME	U2 42
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVSSC_42':;
NODE_NAME	C48 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236794@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C47 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236778@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C46 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236746@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N7268442'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7268442':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7268442';
NODE_NAME	U15 D30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	R100 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7268459@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GPIO_SW3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_SW3':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_sw3';
NODE_NAME	SW1 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A3':;
NODE_NAME	R71 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184892@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 C5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L27P_6':;
NET_NAME
'ADC2_D3P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D3P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d3p',
 DIFFERENTIAL_PAIR='ADC2_D3';
NODE_NAME	U3 AG2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L16P_12':;
NODE_NAME	U2 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON3':;
NET_NAME
'N7268446'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7268446':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7268446';
NODE_NAME	U15 D31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	R100 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7268459@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GPIO_SW4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_SW4':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_sw4';
NODE_NAME	SW1 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'A4':;
NODE_NAME	R72 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184908@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 D5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L27N_6':;
NET_NAME
'DP0_C2M_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DP0_C2M_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):dp0_c2m_p',
 DIFFERENTIAL_PAIR='DP0_C2M';
NODE_NAME	U15 C2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'DP0_C2M_P':;
NET_NAME
'ADC2_D0P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D0P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d0p',
 DIFFERENTIAL_PAIR='ADC2_D0';
NODE_NAME	U3 AM3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L32P_12':;
NODE_NAME	U2 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON0':;
NET_NAME
'DVDD2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DVDD2':
 C_SIGNAL='@adu_test.schematic1(sch_1):dvdd2';
NODE_NAME	C40 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236282@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVDD_5':;
NODE_NAME	C41 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236698@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 43
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVDD_43':;
NODE_NAME	C45 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236714@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_SCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_SCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_sclk';
NODE_NAME	U3 AD5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L11N_12':;
NODE_NAME	U2 47
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'SCLK':;
NET_NAME
'DP0_C2M_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DP0_C2M_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):dp0_c2m_n',
 DIFFERENTIAL_PAIR='DP0_C2M';
NODE_NAME	U15 C3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'DP0_C2M_N':;
NET_NAME
'N6250163'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250163':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250163';
NODE_NAME	D3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229729@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R49 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229941@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC2_D9N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D9N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d9n',
 DIFFERENTIAL_PAIR='ADC2_D9';
NODE_NAME	U3 AC2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L2N_12':;
NODE_NAME	U2 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP9':;
NET_NAME
'USB_RST'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_RST':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_rst';
NODE_NAME	U3 E28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L22P_5':;
NET_NAME
'N6250167'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250167':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250167';
NODE_NAME	D4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229825@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R50 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250083@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D7P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D7P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d7p',
 DIFFERENTIAL_PAIR='ADC1_D7';
NODE_NAME	U3 J4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L18P_10':;
NODE_NAME	U1 25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON7':;
NET_NAME
'USB_NRESET'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USB_NRESET':
 C_SIGNAL='@adu_test.schematic1(sch_1):usb_nreset';
NODE_NAME	U3 D22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L23N_VRP_5':;
NET_NAME
'N6250171'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250171':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250171';
NODE_NAME	D5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229839@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R51 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250099@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N6250175'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250175':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250175';
NODE_NAME	D6 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229853@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R52 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250115@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_DCLKN'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_DCLKN':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_dclkn',
 DIFFERENTIAL_PAIR='ADC1_DCLK';
NODE_NAME	U3 T11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_10':;
NODE_NAME	U1 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DCON':;
NET_NAME
'N6250179'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250179':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250179';
NODE_NAME	D7 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229867@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R53 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250131@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D9P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D9P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d9p',
 DIFFERENTIAL_PAIR='ADC1_D9';
NODE_NAME	U3 F1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L17P_10':;
NODE_NAME	U1 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON9':;
NET_NAME
'N6250183'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250183':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250183';
NODE_NAME	D8 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229881@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R54 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250147@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'DVSS2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DVSS2':
 C_SIGNAL='@adu_test.schematic1(sch_1):dvss2';
NODE_NAME	U2 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVSS_4':;
NODE_NAME	C40 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236282@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 44
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DVSS_44':;
NODE_NAME	C45 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236714@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C41 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236698@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC2_CLKIN_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_CLKIN_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_clkin_p',
 DIFFERENTIAL_PAIR='ADC2_CLKIN';
NODE_NAME	C272 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307689@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C39 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235656@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CKIP':;
NET_NAME
'N6250401'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250401':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250401';
NODE_NAME	U19 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RXCLK':;
NET_NAME
'ADC2_SDIO'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_SDIO':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_sdio';
NODE_NAME	U3 AC7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L12P_12':;
NODE_NAME	U2 46
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'SDIO':;
NET_NAME
'N6250405'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250405':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250405';
NODE_NAME	U19 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'GTXCLK':;
NET_NAME
'GPIO_KEY1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_KEY1':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_key1';
NODE_NAME	R67 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182367@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 E13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L21P_6':;
NET_NAME
'N6250409'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6250409':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6250409';
NODE_NAME	U19 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TXCLK':;
NET_NAME
'ADC2_D2N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D2N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d2n',
 DIFFERENTIAL_PAIR='ADC2_D2';
NODE_NAME	U3 AJ1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L22N_12':;
NODE_NAME	U2 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP2':;
NET_NAME
'GPIO_KEY2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_KEY2':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_key2';
NODE_NAME	R73 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182167@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 E12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L21N_6':;
NET_NAME
'ADC2_D1N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D1N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d1n',
 DIFFERENTIAL_PAIR='ADC2_D1';
NODE_NAME	U3 AK1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L21N_12':;
NODE_NAME	U2 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP1':;
NET_NAME
'GPIO_KEY3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_KEY3':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_key3';
NODE_NAME	R74 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182267@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 A5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L22P_6':;
NET_NAME
'VADJ'
 '@ADU_TEST.SCHEMATIC1(SCH_1):VADJ':
 C_SIGNAL='@adu_test.schematic1(sch_1):vadj';
NODE_NAME	U15 G39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'VADJ':;
NODE_NAME	U15 H40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'VADJ':;
NET_NAME
'ADC2_D13N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D13N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d13n',
 DIFFERENTIAL_PAIR='ADC2_D13';
NODE_NAME	U2 39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP13':;
NET_NAME
'DRVSSC1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DRVSSC1':
 C_SIGNAL='@adu_test.schematic1(sch_1):drvssc1';
NODE_NAME	C24 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235380@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C23 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235360@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C22 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235344@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVSSC_6':;
NODE_NAME	U1 42
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVSSC_42':;
NET_NAME
'GPIO_KEY4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_KEY4':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_key4';
NODE_NAME	R75 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182067@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 B5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L22N_6':;
NET_NAME
'N6237926'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6237926':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6237926';
NODE_NAME	U1 41
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'ORP':;
NET_NAME
'ADC2_D13P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D13P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d13p',
 DIFFERENTIAL_PAIR='ADC2_D13';
NODE_NAME	U2 38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON13':;
NET_NAME
'ADC1_D13N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D13N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d13n',
 DIFFERENTIAL_PAIR='ADC1_D13';
NODE_NAME	U3 D2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L7N_10':;
NODE_NAME	U1 39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP13':;
NET_NAME
'ADC2_D8N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D8N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d8n',
 DIFFERENTIAL_PAIR='ADC2_D8';
NODE_NAME	U3 AD7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_12':;
NODE_NAME	U2 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP8':;
NET_NAME
'TDI'
 '@ADU_TEST.SCHEMATIC1(SCH_1):TDI':
 C_SIGNAL='@adu_test.schematic1(sch_1):tdi';
NODE_NAME	U16 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U3 W17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TDI_0':;
NET_NAME
'ADC2_D11P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D11P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d11p',
 DIFFERENTIAL_PAIR='ADC2_D11';
NODE_NAME	U3 AC10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_12':;
NODE_NAME	U2 33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON11':;
NET_NAME
'N7215916'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7215916':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7215916';
NODE_NAME	U5 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI':;
NODE_NAME	R5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215858@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'CFG_TDO'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_TDO':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_tdo';
NODE_NAME	J2 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '8':;
NODE_NAME	U3 V18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TDO_0':;
NET_NAME
'ADC1_D6N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D6N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d6n',
 DIFFERENTIAL_PAIR='ADC1_D6';
NODE_NAME	U3 K1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L26N_10':;
NODE_NAME	U1 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP6':;
NET_NAME
'CFG_TCK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_TCK':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_tck';
NODE_NAME	U16 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	J2 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U3 V14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TCK_0':;
NET_NAME
'ADC2_D8P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D8P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d8p',
 DIFFERENTIAL_PAIR='ADC2_D8';
NODE_NAME	U3 AE7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_12':;
NODE_NAME	U2 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON8':;
NET_NAME
'N7215782'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7215782':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7215782';
NODE_NAME	U5 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_CT':;
NODE_NAME	U5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_CT':;
NODE_NAME	U6 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_CT':;
NODE_NAME	U6 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_CT':;
NODE_NAME	C68 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215930@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'CFG_TMS'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_TMS':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_tms';
NODE_NAME	U16 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	J2 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U3 V13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TMS_0':;
NET_NAME
'ADC1_D0P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D0P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d0p',
 DIFFERENTIAL_PAIR='ADC1_D0';
NODE_NAME	U3 N5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L30P_10':;
NODE_NAME	U1 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON0':;
NET_NAME
'N6236364'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6236364':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6236364';
NODE_NAME	R2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236642@ANALOG.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 50
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'PD_CKI':;
NET_NAME
'N7215778'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7215778':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7215778';
NODE_NAME	U6 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_D':;
NODE_NAME	U5 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_D':;
NET_NAME
'ADC1_CLKIN_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_CLKIN_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_clkin_n',
 DIFFERENTIAL_PAIR='ADC1_CLKIN';
NODE_NAME	C250 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307509@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U1 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CK1N':;
NODE_NAME	C3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238048@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NET_NAME
'ADC1_D2P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D2P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d2p',
 DIFFERENTIAL_PAIR='ADC1_D2';
NODE_NAME	U3 L1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L29P_10':;
NODE_NAME	U1 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON2':;
NET_NAME
'N6237922'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6237922':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6237922';
NODE_NAME	U1 40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'ORN':;
NET_NAME
'N6229895'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229895':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229895';
NODE_NAME	U19 100
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_LK10':;
NODE_NAME	D3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229729@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N7216016'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216016':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216016';
NODE_NAME	C66 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U6 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_D':;
NET_NAME
'ADC1_SDIO'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_SDIO':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_sdio';
NODE_NAME	U3 H5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L11P_10':;
NODE_NAME	U1 46
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'SDIO':;
NET_NAME
'N6229899'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229899':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229899';
NODE_NAME	U19 99
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_LK100':;
NODE_NAME	D4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229825@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N7216012'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216012':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216012';
NODE_NAME	U6 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC':;
NODE_NAME	C69 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215994@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GND'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GND':
 C_SIGNAL='@adu_test.schematic1(sch_1):gnd';
NODE_NAME	R76 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307373@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C247 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307417@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND6':;
NODE_NAME	C249 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307449@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C251 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307529@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C271 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307657@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C276 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307753@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C278 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307785@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C277 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307769@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C279 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307801@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C280 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307817@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C281 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307929@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C283 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307961@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C282 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307945@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C285 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308009@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C284 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6307977@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C286 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308057@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C289 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308169@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C288 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308153@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C287 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308129@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C268 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308535@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U28 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	R83 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308455@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C266 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308599@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C269 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308677@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C273 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308709@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 EP
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'EP':;
NODE_NAME	C274 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308815@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C275 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308839@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U28 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND4':;
NODE_NAME	C265 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308901@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C264 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308923@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND3':;
NODE_NAME	C263 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308963@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C262 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308983@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C260 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309035@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C253 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309051@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C261 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309003@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C246 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309147@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C248 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6309131@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U28 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'GND5':;
NODE_NAME	C254 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C255 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310963@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C257 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311011@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C258 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311027@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C256 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310995@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C259 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6311047@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D9 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159467@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D10 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159557@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D11 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159645@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D12 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159733@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D13 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159821@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	D14 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159909@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	U23 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160290@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	U26 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160500@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	U26 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160500@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	U26 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160500@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	U26 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160500@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	U23 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160290@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	U23 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160290@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	U23 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7160290@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	U27 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '5':;
NODE_NAME	U27 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7181217@MONITOR_LIB.HEADER1X6.NORMAL(CHIPS)':
 '6':;
NODE_NAME	U25 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182127@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'G':;
NODE_NAME	S5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182107@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182203@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U22 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182223@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'G':;
NODE_NAME	S4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182299@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U24 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182323@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'G':;
NODE_NAME	U21 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182419@ETEST_PROJ.CRYSTAL_0.NORMAL(CHIPS)':
 'G':;
NODE_NAME	S2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182395@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW1 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	SW1 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	SW1 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	SW1 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7184823@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	U19 127
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS30':;
NODE_NAME	U19 74
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS21':;
NODE_NAME	U19 101
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS22':;
NODE_NAME	U19 102
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS23':;
NODE_NAME	U19 103
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS24':;
NODE_NAME	U19 106
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS25':;
NODE_NAME	U19 108
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS26':;
NODE_NAME	U19 111
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS27':;
NODE_NAME	U19 116
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS28':;
NODE_NAME	U19 119
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS29':;
NODE_NAME	U19 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS0':;
NODE_NAME	U19 94
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS20':;
NODE_NAME	U19 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS1':;
NODE_NAME	U19 15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS2':;
NODE_NAME	U19 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS3':;
NODE_NAME	U19 22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS4':;
NODE_NAME	U19 38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS5':;
NODE_NAME	U19 40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS6':;
NODE_NAME	U19 43
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS7':;
NODE_NAME	U19 45
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS8':;
NODE_NAME	U19 48
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS9':;
NODE_NAME	U19 51
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS10':;
NODE_NAME	U19 55
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS11':;
NODE_NAME	U19 58
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS12':;
NODE_NAME	U19 60
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS13':;
NODE_NAME	U19 63
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS14':;
NODE_NAME	U19 65
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS15':;
NODE_NAME	U19 66
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS16':;
NODE_NAME	U19 83
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS17':;
NODE_NAME	U19 84
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS18':;
NODE_NAME	U19 93
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VSS19':;
NODE_NAME	C230 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223616@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C232 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223667@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C231 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223641@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R38 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224702@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R39 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224836@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C225 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227580@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C228 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227628@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C227 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227612@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C226 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227596@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C223 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228055@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C224 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228039@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U20 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6227857@FPGA_PARTS.RJ45.NORMAL(CHIPS)':
 '10':;
NODE_NAME	L2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228383@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C229 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228685@DISCRETE.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 87
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG1':;
NODE_NAME	U19 88
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG0':;
NODE_NAME	R55 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249282@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R59 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6248559@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R56 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249266@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R57 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249250@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R58 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6249234@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R61 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6257669@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C233 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258847@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C244 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6258879@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C241 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268325@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C239 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268081@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C240 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268285@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C235 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268185@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C238 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C236 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C237 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C234 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268261@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C243 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C242 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269029@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C312 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C317 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261071@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C315 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C313 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260939@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C316 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261011@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C314 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C320 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261183@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C318 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261131@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C319 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261151@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C324 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261283@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C321 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261199@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C323 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261251@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C325 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261311@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C322 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261215@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C186 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C190 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283386@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C189 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283370@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C194 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282818@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C193 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283438@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C192 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283418@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C191 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C187 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282950@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C188 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C195 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282846@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 AN34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_143':;
NODE_NAME	C203 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282966@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C198 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282894@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C199 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282862@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C200 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282982@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C201 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283022@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C202 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C197 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C196 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C184 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283494@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C185 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283474@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 AL17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_71':;
NODE_NAME	U3 B1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_0':;
NODE_NAME	U3 C1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_1':;
NODE_NAME	U3 W15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_62':;
NODE_NAME	U3 AE15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_63':;
NODE_NAME	U3 E15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_60':;
NODE_NAME	U3 R15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_61':;
NODE_NAME	U3 K10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_33':;
NODE_NAME	U3 Y10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_34':;
NODE_NAME	U3 AD14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_58':;
NODE_NAME	U3 AM14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_59':;
NODE_NAME	U3 N11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_38':;
NODE_NAME	U3 AC11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_39':;
NODE_NAME	U3 R5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_17':;
NODE_NAME	U3 AE5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_18':;
NODE_NAME	U3 J3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_9':;
NODE_NAME	U3 W3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_10':;
NODE_NAME	U3 K12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_42':;
NODE_NAME	U3 M12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_43':;
NODE_NAME	U3 AB4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_14':;
NODE_NAME	U3 AM4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_15':;
NODE_NAME	U3 AC1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_3':;
NODE_NAME	U3 AN1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_4':;
NODE_NAME	U3 N1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_2':;
NODE_NAME	U3 L17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_69':;
NODE_NAME	U3 AA17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_70':;
NODE_NAME	U3 V16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_66':;
NODE_NAME	U3 AH16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_67':;
NODE_NAME	U3 P16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_65':;
NODE_NAME	U3 T12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_44':;
NODE_NAME	U3 G9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_30':;
NODE_NAME	U3 U9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_31':;
NODE_NAME	U3 A7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_22':;
NODE_NAME	U3 L7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_23':;
NODE_NAME	U3 H16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_64':;
NODE_NAME	U3 AG9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_32':;
NODE_NAME	U3 AP8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_29':;
NODE_NAME	U3 D8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_26':;
NODE_NAME	U3 P8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_27':;
NODE_NAME	U3 AP16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_68':;
NODE_NAME	U3 AB14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_57':;
NODE_NAME	U3 T14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_56':;
NODE_NAME	U3 L11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_37':;
NODE_NAME	U3 E5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_16':;
NODE_NAME	U3 AP2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_8':;
NODE_NAME	U3 B14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_54':;
NODE_NAME	U3 M14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_55':;
NODE_NAME	U3 W13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_50':;
NODE_NAME	U3 AC13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_51':;
NODE_NAME	U3 F12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_41':;
NODE_NAME	U3 C11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_36':;
NODE_NAME	U3 V6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_20':;
NODE_NAME	U3 AH6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_21':;
NODE_NAME	U3 AD12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_45':;
NODE_NAME	U3 AF12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_46':;
NODE_NAME	U3 AD8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_28':;
NODE_NAME	U3 AL7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_25':;
NODE_NAME	U3 M4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_13':;
NODE_NAME	U3 J13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_47':;
NODE_NAME	U3 L13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_48':;
NODE_NAME	U3 AF2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_7':;
NODE_NAME	U3 AJ13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_53':;
NODE_NAME	U3 R13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_49':;
NODE_NAME	U3 AN11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_40':;
NODE_NAME	U3 H6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_19':;
NODE_NAME	U3 F2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_5':;
NODE_NAME	U3 T2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_6':;
NODE_NAME	U3 AE13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_52':;
NODE_NAME	U3 AK10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_35':;
NODE_NAME	U3 AA7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_24':;
NODE_NAME	U3 B4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_12':;
NODE_NAME	U3 AJ3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_11':;
NODE_NAME	U3 D18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_72':;
NODE_NAME	U3 P18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_73':;
NODE_NAME	U3 AP28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_121':;
NODE_NAME	U3 G29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_122':;
NODE_NAME	U3 L23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_98':;
NODE_NAME	U3 W23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_99':;
NODE_NAME	U3 AB20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_83':;
NODE_NAME	U3 AK20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_84':;
NODE_NAME	U3 AA19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_78':;
NODE_NAME	U3 AG19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_79':;
NODE_NAME	U3 AJ33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_138':;
NODE_NAME	U3 B34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_139':;
NODE_NAME	U3 P28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_119':;
NODE_NAME	U3 AD28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_120':;
NODE_NAME	U3 N31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_129':;
NODE_NAME	U3 AC31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_130':;
NODE_NAME	U3 U29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_123':;
NODE_NAME	U3 AG29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_124':;
NODE_NAME	U3 AL27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_117':;
NODE_NAME	U3 D28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_118':;
NODE_NAME	U3 AE25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_110':;
NODE_NAME	U3 H26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_111':;
NODE_NAME	U3 AC23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_100':;
NODE_NAME	U3 AE23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_101':;
NODE_NAME	U3 AF22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_96':;
NODE_NAME	U3 J23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_97':;
NODE_NAME	U3 AN21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_89':;
NODE_NAME	U3 F22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_90':;
NODE_NAME	U3 A19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_75':;
NODE_NAME	U3 G19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_76':;
NODE_NAME	U3 T32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_133':;
NODE_NAME	U3 AF32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_134':;
NODE_NAME	U3 AH26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_113':;
NODE_NAME	U3 A27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_114':;
NODE_NAME	U3 AD18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_74':;
NODE_NAME	U3 Y30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_126':;
NODE_NAME	U3 AK30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_127':;
NODE_NAME	U3 AA27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_116':;
NODE_NAME	U3 L27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_115':;
NODE_NAME	U3 AM24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_107':;
NODE_NAME	U3 E25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_108':;
NODE_NAME	U3 T22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_93':;
NODE_NAME	U3 Y22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_94':;
NODE_NAME	U3 Y20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_82':;
NODE_NAME	U3 J33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_136':;
NODE_NAME	U3 W33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_137':;
NODE_NAME	U3 N21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_87':;
NODE_NAME	U3 AC21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_88':;
NODE_NAME	U3 U19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_77':;
NODE_NAME	U3 AM34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_142':;
NODE_NAME	U3 K20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_80':;
NODE_NAME	U3 F32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_132':;
NODE_NAME	U3 C21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_85':;
NODE_NAME	U3 L21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_86':;
NODE_NAME	U3 M34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_140':;
NODE_NAME	U3 AB34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_141':;
NODE_NAME	U3 R25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_109':;
NODE_NAME	U3 B24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_103':;
NODE_NAME	U3 M24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_104':;
NODE_NAME	U3 AJ23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_102':;
NODE_NAME	U3 M22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_92':;
NODE_NAME	U3 AD22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_95':;
NODE_NAME	U3 A33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_135':;
NODE_NAME	U3 T20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_81':;
NODE_NAME	U3 AN31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_131':;
NODE_NAME	U3 K30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_125':;
NODE_NAME	U3 K22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_91':;
NODE_NAME	U3 C31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_128':;
NODE_NAME	U3 AB24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_105':;
NODE_NAME	U3 V26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_112':;
NODE_NAME	U3 AD24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287382@SCH_LIB.JFM4VSX55-16.NORMAL(CHIPS)':
 'GND_106':;
NODE_NAME	C146 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285278@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C150 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287870@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C149 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287854@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C154 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283690@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C153 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C152 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287902@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C151 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287886@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C147 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284198@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C148 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286506@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C155 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283706@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C163 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284534@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C158 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C159 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C160 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284550@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C161 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C162 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284566@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C157 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C156 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C145 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285574@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C166 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285898@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C170 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286414@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C169 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286430@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C174 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285618@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C173 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286478@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C172 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286462@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C171 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286446@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C167 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285746@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C168 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286398@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C175 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285634@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C183 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285762@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C178 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285666@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C179 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285650@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C180 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C181 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285882@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C182 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C177 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285698@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C176 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285682@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C205 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C213 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C208 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C209 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C206 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285914@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C210 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286174@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C211 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286222@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C212 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286238@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C207 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286094@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C214 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285730@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C217 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285842@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C222 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285930@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C221 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285990@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C220 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C219 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285974@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C218 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285778@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C215 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C216 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285858@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C204 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287814@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C164 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287958@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C165 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287922@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U16 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_2':;
NODE_NAME	U16 46
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_46':;
NODE_NAME	U16 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_7':;
NODE_NAME	U16 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_17':;
NODE_NAME	U16 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_23':;
NODE_NAME	U16 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_31':;
NODE_NAME	U16 36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'GND_36':;
NODE_NAME	J2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '1':;
NODE_NAME	J2 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '13':;
NODE_NAME	J2 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '11':;
NODE_NAME	J2 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '9':;
NODE_NAME	J2 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '7':;
NODE_NAME	J2 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '5':;
NODE_NAME	J2 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '3':;
NODE_NAME	R27 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS3181@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R23 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5224@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R25 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5292@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C125 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6716@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C130 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6691@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C126 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6742@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C127 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6768@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C128 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C129 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6820@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C131 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7338@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C132 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C133 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7370@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C134 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7386@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116128@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	U18 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116236@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	SYS_RST1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116095@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	S1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116774@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C136 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C137 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220428@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	X1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118417@FPGA_PARTS.TCXO 100MHZ.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C138 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6220928@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C139 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267467@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C140 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267451@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C142 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267499@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C143 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267515@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C141 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267483@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C144 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6267531@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C135 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7189046@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	SW2 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B4':;
NODE_NAME	SW2 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B2':;
NODE_NAME	SW2 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B3':;
NODE_NAME	SW2 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7237144@DISCRETE.SW DIP-4/SM.NORMAL(CHIPS)':
 'B1':;
NODE_NAME	U3 V22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VBATT_0':;
NODE_NAME	R98 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7238824@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C109 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C113 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305018@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C112 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305002@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C117 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305102@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C116 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C115 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C114 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305034@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C110 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304862@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C111 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304878@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C119 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C120 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305134@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C121 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305226@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C124 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C122 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305258@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C108 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305346@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C118 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305118@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C123 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305242@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U15 H3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H3':;
NODE_NAME	U15 H6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H6':;
NODE_NAME	U15 H9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H9':;
NODE_NAME	U15 H12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H12':;
NODE_NAME	U15 H15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H15':;
NODE_NAME	U15 H39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H39':;
NODE_NAME	U15 H36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H36':;
NODE_NAME	U15 H33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H33':;
NODE_NAME	U15 H30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H30':;
NODE_NAME	U15 H27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H27':;
NODE_NAME	U15 H24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H24':;
NODE_NAME	U15 H21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H21':;
NODE_NAME	U15 H18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'GND#H18':;
NODE_NAME	U15 G1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G1':;
NODE_NAME	U15 G4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G4':;
NODE_NAME	U15 G5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G5':;
NODE_NAME	U15 G8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G8':;
NODE_NAME	U15 G11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G11':;
NODE_NAME	U15 G14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G14':;
NODE_NAME	U15 G17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G17':;
NODE_NAME	U15 G20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G20':;
NODE_NAME	U15 G23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G23':;
NODE_NAME	U15 G26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G26':;
NODE_NAME	U15 G29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G29':;
NODE_NAME	U15 G32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G32':;
NODE_NAME	U15 G35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G35':;
NODE_NAME	U15 G38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G38':;
NODE_NAME	U15 G40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293146@LIBRARY1.FMC_LPC_IOB.NORMAL(CHIPS)':
 'GND#G40':;
NODE_NAME	U15 D2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D2':;
NODE_NAME	U15 D3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D3':;
NODE_NAME	U15 D6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D6':;
NODE_NAME	U15 D7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D7':;
NODE_NAME	U15 D10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D10':;
NODE_NAME	U15 D13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D13':;
NODE_NAME	U15 D16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D16':;
NODE_NAME	U15 D19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D19':;
NODE_NAME	U15 D22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D22':;
NODE_NAME	U15 D25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D25':;
NODE_NAME	U15 D28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D28':;
NODE_NAME	U15 D37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D37':;
NODE_NAME	U15 D39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GND#D39':;
NODE_NAME	U15 C1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C1':;
NODE_NAME	U15 C40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C40':;
NODE_NAME	U15 C38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C38':;
NODE_NAME	U15 C36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C36':;
NODE_NAME	U15 C33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C33':;
NODE_NAME	U15 C32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C32':;
NODE_NAME	U15 C29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C29':;
NODE_NAME	U15 C28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C28':;
NODE_NAME	U15 C25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C25':;
NODE_NAME	U15 C24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C24':;
NODE_NAME	U15 C21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C21':;
NODE_NAME	U15 C20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C20':;
NODE_NAME	U15 C17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C17':;
NODE_NAME	U15 C16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C16':;
NODE_NAME	U15 C13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C13':;
NODE_NAME	U15 C12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C12':;
NODE_NAME	U15 C9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C9':;
NODE_NAME	U15 C8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C8':;
NODE_NAME	U15 C5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C5':;
NODE_NAME	U15 C4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GND#C4':;
NODE_NAME	U15 C34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'GA0':;
NODE_NAME	U15 D35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'GA1':;
NODE_NAME	R99 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7268169@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	D1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043373@TMS320F2812.1N6265/TO_0.NORMAL(CHIPS)':
 'CATHODE':;
NODE_NAME	C80 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041879@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C82 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041947@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C81 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041907@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C98 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043899@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	GND1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042585@TDA7385.CON1_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	GND2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042553@TDA7385.CON1_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U14 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'GND0':;
NODE_NAME	C104 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042119@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R21 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042309@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U14 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	U14 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 '-SENSE':;
NODE_NAME	C102 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042357@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C105 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042159@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C106 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042373@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C103 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042245@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C101 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042417@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C86 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042043@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C83 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043883@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	GND3 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042541@TDA7385.CON1_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	U12 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'GND0':;
NODE_NAME	C90 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042681@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R18 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042889@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C93 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042661@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'GND1':;
NODE_NAME	R14 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042569@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C84 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043851@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U12 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 '-SENSE':;
NODE_NAME	C88 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042933@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C91 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042725@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C92 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042949@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C87 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042993@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C89 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042825@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C94 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043085@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C96 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043137@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C95 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043117@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C97 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043471@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'GND2':;
NODE_NAME	R17 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043253@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C100 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043451@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C107 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042103@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C79 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043601@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C78 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043585@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	J1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7195467@FPGA_PARTS.PWR.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	GND4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043707@TDA7385.CON1_8.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C99 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043435@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U11 T
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'T':;
NODE_NAME	C85 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043867@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U13 T
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'T':;
NODE_NAME	U4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215820@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	U4 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215820@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	U4 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215820@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	U4 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215820@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	R5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215858@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C68 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215930@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C67 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216034@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216824@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#2':;
NODE_NAME	U7 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216824@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#5':;
NODE_NAME	U7 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216824@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#4':;
NODE_NAME	U7 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216824@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'GND#3':;
NODE_NAME	R9 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216878@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C72 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216938@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C71 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C75 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219822@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C74 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219838@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U10 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	C77 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219902@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C76 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219874@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R12 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7220180@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C50 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303602@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C54 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C53 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303694@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C58 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C57 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303778@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C56 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303762@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C55 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303726@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C51 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303554@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C52 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303570@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C60 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303842@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C61 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C62 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303918@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C65 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C63 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303950@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C49 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304038@DISCRETE.CAP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C64 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C25 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236346@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238172@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235028@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C14 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238236@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C13 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238220@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C12 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238204@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C16 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235124@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235096@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C15 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235080@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C7 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235174@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235198@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235236@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C21 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235536@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C20 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235520@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C19 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235504@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U2 EP
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'EP':;
NODE_NAME	C26 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236540@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C27 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236568@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236642@ANALOG.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 EP
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'EP':;
NODE_NAME	C31 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237138@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C30 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237118@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C29 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237102@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C28 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237086@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C34 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237230@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C35 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237250@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C33 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237214@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C32 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237198@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C38 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237346@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C37 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237326@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C36 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237298@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C43 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237390@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C42 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237374@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C44 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237406@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C10 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238032@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C11 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238064@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C9 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238016@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C8 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238000@ANALOG.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U30 19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_19':;
NODE_NAME	U30 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_7':;
NODE_NAME	U30 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_4':;
NODE_NAME	U30 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'RESERVED':;
NODE_NAME	U30 48
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_48':;
NODE_NAME	U30 35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_35':;
NODE_NAME	U30 33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'GND_33':;
NODE_NAME	U29 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271852@FPGA_PARTS.USBSKT.NORMAL(CHIPS)':
 'GND':;
NODE_NAME	L6 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6271952@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C297 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272121@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C298 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6272153@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C290 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273422@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C294 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273366@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C293 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273334@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C296 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C295 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273350@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C291 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273302@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C292 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6273318@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C299 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274270@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C307 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274398@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C306 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274382@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C305 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274366@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C304 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274350@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C303 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274334@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C302 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274318@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C301 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274302@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C300 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6274286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L8 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275458@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6229903'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229903':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229903';
NODE_NAME	U19 98
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_LK1000':;
NODE_NAME	D5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229839@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N7215880'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7215880':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7215880';
NODE_NAME	U5 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_D':;
NODE_NAME	R4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215842@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC1_D12N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D12N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d12n',
 DIFFERENTIAL_PAIR='ADC1_D12';
NODE_NAME	U3 E4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L3N_10':;
NODE_NAME	U1 37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP12':;
NET_NAME
'N6229907'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229907':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229907';
NODE_NAME	U19 95
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_DPLX':;
NODE_NAME	D6 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229853@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'N7215790'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7215790':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7215790';
NODE_NAME	U6 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215752@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI':;
NODE_NAME	U5 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215728@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC':;
NET_NAME
'ADC2_D3N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D3N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d3n',
 DIFFERENTIAL_PAIR='ADC2_D3';
NODE_NAME	U3 AG1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L16N_12':;
NODE_NAME	U2 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP3':;
NET_NAME
'N6229911'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229911':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229911';
NODE_NAME	U19 92
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_RX':;
NODE_NAME	U19 79
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG6':;
NODE_NAME	D7 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229867@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'ADC2_D5P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D5P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d5p',
 DIFFERENTIAL_PAIR='ADC2_D5';
NODE_NAME	U3 AF1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L7P_12':;
NODE_NAME	U2 21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON5':;
NET_NAME
'N6229915'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6229915':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6229915';
NODE_NAME	U19 91
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'LED_TX':;
NODE_NAME	D8 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229881@DISCRETE.LED.NORMAL(CHIPS)':
 'CATHODE':;
NET_NAME
'ADC1_D4N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D4N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d4n',
 DIFFERENTIAL_PAIR='ADC1_D4';
NODE_NAME	U3 L3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_10':;
NODE_NAME	U1 20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP4':;
NET_NAME
'ADC1_D8P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D8P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d8p',
 DIFFERENTIAL_PAIR='ADC1_D8';
NODE_NAME	U3 J2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L23P_VRN_10':;
NODE_NAME	U1 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON8':;
NET_NAME
'ADC1_D2N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D2N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d2n',
 DIFFERENTIAL_PAIR='ADC1_D2';
NODE_NAME	U3 M1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L29N_10':;
NODE_NAME	U1 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP2':;
NET_NAME
'ADC2_D6N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D6N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d6n',
 DIFFERENTIAL_PAIR='ADC2_D6';
NODE_NAME	U3 AE6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L19N_12':;
NODE_NAME	U2 24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP6':;
NET_NAME
'N7159487'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159487':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159487';
NODE_NAME	D9 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159467@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R62 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159442@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC1_D3N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D3N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d3n',
 DIFFERENTIAL_PAIR='ADC1_D3';
NODE_NAME	U3 M8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L15N_10':;
NODE_NAME	U1 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP3':;
NET_NAME
'ADC2_D2P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D2P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d2p',
 DIFFERENTIAL_PAIR='ADC2_D2';
NODE_NAME	U3 AJ2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L22P_12':;
NODE_NAME	U2 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON2':;
NET_NAME
'ADC1_D8N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D8N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d8n',
 DIFFERENTIAL_PAIR='ADC1_D8';
NODE_NAME	U3 J1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L23N_VRP_10':;
NODE_NAME	U1 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP8':;
NET_NAME
'ADC1_D13P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D13P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d13p',
 DIFFERENTIAL_PAIR='ADC1_D13';
NODE_NAME	U3 C2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L7P_10':;
NODE_NAME	U1 38
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON13':;
NET_NAME
'ADC2_D0N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D0N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d0n',
 DIFFERENTIAL_PAIR='ADC2_D0';
NODE_NAME	U3 AL3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L32N_12':;
NODE_NAME	U2 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP0':;
NET_NAME
'ADC1_D12P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D12P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d12p',
 DIFFERENTIAL_PAIR='ADC1_D12';
NODE_NAME	U3 D4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L3P_10':;
NODE_NAME	U1 36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON12':;
NET_NAME
'ADC2_D1P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_D1P':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_d1p',
 DIFFERENTIAL_PAIR='ADC2_D1';
NODE_NAME	U3 AL1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L21P_12':;
NODE_NAME	U2 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DON1':;
NET_NAME
'ADC1_D10N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_D10N':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_d10n',
 DIFFERENTIAL_PAIR='ADC1_D10';
NODE_NAME	U3 G5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L2N_10':;
NODE_NAME	U1 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DOP10':;
NET_NAME
'ADC1_SCSB'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_SCSB':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_scsb';
NODE_NAME	U3 H4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L11N_10':;
NODE_NAME	U1 48
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CSB':;
NET_NAME
'+2V5AVDD'
 '@ADU_TEST.SCHEMATIC1(SCH_1):+2V5AVDD':
 C_SIGNAL='@adu_test.schematic1(sch_1):\+2v5avdd\';
NODE_NAME	C12 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238204@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C4 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235028@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C14 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238236@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C13 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238220@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C16 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235124@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C5 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235096@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C15 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6235080@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 45
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_45':;
NODE_NAME	U2 65
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_65':;
NODE_NAME	U2 66
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_66':;
NODE_NAME	U2 61
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_61':;
NODE_NAME	U2 62
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_62':;
NODE_NAME	U2 55
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_55':;
NODE_NAME	U2 56
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_56':;
NODE_NAME	U2 57
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_57':;
NODE_NAME	U2 58
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_58':;
NODE_NAME	C32 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237198@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C33 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237214@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C35 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237250@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C34 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237230@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C38 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237346@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C37 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237326@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C36 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237298@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 45
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_45':;
NODE_NAME	U1 65
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_65':;
NODE_NAME	U1 66
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_66':;
NODE_NAME	U1 61
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_61':;
NODE_NAME	U1 62
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_62':;
NODE_NAME	U1 55
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_55':;
NODE_NAME	U1 56
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_56':;
NODE_NAME	U1 57
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_57':;
NODE_NAME	U1 58
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'AVDD_58':;
NET_NAME
'DRVDDC2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):DRVDDC2':
 C_SIGNAL='@adu_test.schematic1(sch_1):drvddc2';
NODE_NAME	U2 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDDC_17':;
NODE_NAME	C46 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236746@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U2 35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DRVDDC_35':;
NODE_NAME	C47 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236778@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C48 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236794@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC2_SCSB'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC2_SCSB':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc2_scsb';
NODE_NAME	U3 AB8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L12N_VREF_12':;
NODE_NAME	U2 48
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CSB':;
NET_NAME
'N7159555'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159555':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159555';
NODE_NAME	D10 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159557@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R63 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159533@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'ADC1_DCLKP'
 '@ADU_TEST.SCHEMATIC1(SCH_1):ADC1_DCLKP':
 C_SIGNAL='@adu_test.schematic1(sch_1):adc1_dclkp',
 DIFFERENTIAL_PAIR='ADC1_DCLK';
NODE_NAME	U3 R11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_10':;
NODE_NAME	U1 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'DCOP':;
NET_NAME
'+1VCVDD'
 '@ADU_TEST.SCHEMATIC1(SCH_1):+1VCVDD':
 C_SIGNAL='@adu_test.schematic1(sch_1):\+1vcvdd\';
NODE_NAME	U2 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD1':;
NODE_NAME	U2 67
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD_67':;
NODE_NAME	U2 68
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD_68':;
NODE_NAME	C31 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237138@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C30 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237118@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C29 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237102@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C28 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237086@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD1':;
NODE_NAME	C11 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238064@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C10 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238032@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C9 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238016@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C8 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6238000@ANALOG.C.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U1 67
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD_67':;
NODE_NAME	U1 68
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CVDD_68':;
NET_NAME
'N7159643'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159643':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159643';
NODE_NAME	D11 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159645@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R64 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159621@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'2V5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):2V5':
 C_SIGNAL='@adu_test.schematic1(sch_1):\2v5\';
NODE_NAME	U19 71
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO0':;
NODE_NAME	U19 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO5':;
NODE_NAME	U19 34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO1':;
NODE_NAME	U19 122
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO2':;
NODE_NAME	U19 30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO3':;
NODE_NAME	U19 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDO4':;
NODE_NAME	U19 89
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDOH2':;
NODE_NAME	U19 73
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDOH0':;
NODE_NAME	U19 97
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'VDDOH1':;
NODE_NAME	R37 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224261@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R40 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224615@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	L3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6228991@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 86
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG2':;
NODE_NAME	U19 80
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG5':;
NODE_NAME	U19 82
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG3':;
NODE_NAME	U19 81
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CFG4':;
NODE_NAME	R49 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6229941@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R54 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250147@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R53 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250131@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R52 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250115@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R51 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250099@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R50 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6250083@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 G34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_8':;
NODE_NAME	U3 R20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_0':;
NODE_NAME	U3 P23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_1':;
NODE_NAME	U3 N26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_2':;
NODE_NAME	U3 J28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_3':;
NODE_NAME	U3 M29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_4':;
NODE_NAME	U3 H31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_5':;
NODE_NAME	U3 L32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_6':;
NODE_NAME	U3 D33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'VCCO_9_7':;
NODE_NAME	U3 J18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'VCCO_3_1':;
NODE_NAME	U3 F17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'VCCO_3_0':;
NODE_NAME	R60 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6257635@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C241 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268325@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C240 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268285@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C235 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268185@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C238 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268301@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C239 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268081@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C236 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268141@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C237 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268157@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C234 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6268261@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C243 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269077@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C242 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269029@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C317 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261071@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C314 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260959@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C316 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261011@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C313 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260939@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C315 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7260979@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C320 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261183@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C318 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261131@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C319 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7261151@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C222 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285930@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C205 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C213 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285714@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C208 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C209 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286158@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C212 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286238@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C211 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286222@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C210 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286174@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C207 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286094@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C206 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285914@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C214 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285730@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C221 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285990@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C217 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285842@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C219 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285974@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C220 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C218 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285778@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C215 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C216 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285858@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C204 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287814@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 R18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_12':;
NODE_NAME	U3 AB27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_23':;
NODE_NAME	U3 AJ26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_22':;
NODE_NAME	U3 W26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_21':;
NODE_NAME	U3 G26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_20':;
NODE_NAME	U3 AF25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_19':;
NODE_NAME	U3 P25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_18':;
NODE_NAME	U3 AC24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_17':;
NODE_NAME	U3 L24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_16':;
NODE_NAME	U3 H23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_15':;
NODE_NAME	U3 V19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_14':;
NODE_NAME	U3 F19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_13':;
NODE_NAME	U3 N8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_0':;
NODE_NAME	U3 Y17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_11':;
NODE_NAME	U3 AJ16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_10':;
NODE_NAME	U3 U16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_9':;
NODE_NAME	U3 AG12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_8':;
NODE_NAME	U3 AD11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_7':;
NODE_NAME	U3 M11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_6':;
NODE_NAME	U3 AA10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_5':;
NODE_NAME	U3 J10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_4':;
NODE_NAME	U3 AH9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_3':;
NODE_NAME	U3 T9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_2':;
NODE_NAME	U3 F9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCAUX_1':;
NODE_NAME	U3 AP33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_8':;
NODE_NAME	U3 AL22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_0':;
NODE_NAME	U3 AP23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_1':;
NODE_NAME	U3 AG24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_2':;
NODE_NAME	U3 AK25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_3':;
NODE_NAME	U3 AN26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_4':;
NODE_NAME	U3 AF27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_5':;
NODE_NAME	U3 AJ28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_6':;
NODE_NAME	U3 AM29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'VCCO_7_7':;
NODE_NAME	U3 AG34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_8':;
NODE_NAME	U3 AA22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_0':;
NODE_NAME	U3 Y25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_1':;
NODE_NAME	U3 AC26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_2':;
NODE_NAME	U3 AB29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_3':;
NODE_NAME	U3 AE30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_4':;
NODE_NAME	U3 AH31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_5':;
NODE_NAME	U3 AL32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_6':;
NODE_NAME	U3 AD33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'VCCO_11_7':;
NODE_NAME	C109 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C112 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305002@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C117 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305102@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C115 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C116 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C113 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305018@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C114 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305034@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C110 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304862@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C111 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304878@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C118 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305118@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C121 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305226@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C124 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305286@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C123 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305242@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C122 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305258@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C120 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305134@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C119 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305150@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C108 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6305346@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	JP1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7041963@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 Y15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_8':;
NODE_NAME	U3 AH1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_0':;
NODE_NAME	U3 AL2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_1':;
NODE_NAME	U3 AD3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_2':;
NODE_NAME	U3 AG4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_3':;
NODE_NAME	U3 AC6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_4':;
NODE_NAME	U3 AF7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_5':;
NODE_NAME	U3 AB9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_6':;
NODE_NAME	U3 AA12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'VCCO_12_7':;
NODE_NAME	U3 P13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_8':;
NODE_NAME	U3 H1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_0':;
NODE_NAME	U3 L2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_1':;
NODE_NAME	U3 D3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_2':;
NODE_NAME	U3 G4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_3':;
NODE_NAME	U3 K5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_4':;
NODE_NAME	U3 N6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_5':;
NODE_NAME	U3 M9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_6':;
NODE_NAME	U3 R10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'VCCO_10_7':;
NODE_NAME	C50 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303602@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C53 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303694@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C58 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303794@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C56 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303762@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C57 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303778@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C54 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303710@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C55 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303726@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C51 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303554@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C52 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303570@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C59 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C62 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303918@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C65 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C64 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C63 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303950@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C61 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C60 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6303842@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C49 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6304038@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N7159731'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159731':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159731';
NODE_NAME	D12 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159733@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R65 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159709@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA17_CC_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA17_CC_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la17_cc_p',
 DIFFERENTIAL_PAIR='LA17_CC';
NODE_NAME	U3 AL24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L25P_CC_SM7_LC_7':;
NODE_NAME	U15 D20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA17_CC_P':;
NET_NAME
'LA17_CC_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA17_CC_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la17_cc_n',
 DIFFERENTIAL_PAIR='LA17_CC';
NODE_NAME	U3 AL25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L25N_CC_SM7_LC_7':;
NODE_NAME	U15 D21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'LA17_CC_N':;
NET_NAME
'LA18_CC_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA18_CC_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la18_cc_p',
 DIFFERENTIAL_PAIR='LA18_CC';
NODE_NAME	U3 AN28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_7':;
NODE_NAME	U15 C22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA18_P_CC':;
NET_NAME
'LA18_CC_N'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA18_CC_N':
 C_SIGNAL='@adu_test.schematic1(sch_1):la18_cc_n',
 DIFFERENTIAL_PAIR='LA18_CC';
NODE_NAME	U3 AM28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_7':;
NODE_NAME	U15 C23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'LA18_N_CC':;
NET_NAME
'VCCINT'
 '@ADU_TEST.SCHEMATIC1(SCH_1):VCCINT':
 C_SIGNAL='@adu_test.schematic1(sch_1):vccint';
NODE_NAME	U19 118
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD11':;
NODE_NAME	U19 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVD0':;
NODE_NAME	U19 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD1':;
NODE_NAME	U19 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD2':;
NODE_NAME	U19 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD3':;
NODE_NAME	U19 23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD4':;
NODE_NAME	U19 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD5':;
NODE_NAME	U19 78
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD6':;
NODE_NAME	U19 85
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD7':;
NODE_NAME	U19 90
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD8':;
NODE_NAME	U19 96
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD9':;
NODE_NAME	U19 117
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'DVDD10':;
NODE_NAME	C230 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223616@DISCRETE.C.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C231 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223641@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C232 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6223667@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C186 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C189 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283370@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C194 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282818@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C192 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283418@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C193 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283438@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C190 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283386@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C191 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283402@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C187 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282950@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C188 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283354@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C195 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282846@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C203 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282966@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C198 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282894@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C202 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C201 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283022@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C200 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282982@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C199 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282862@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C197 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282934@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C196 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6282910@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C184 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283494@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C185 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283474@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C146 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285278@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C149 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287854@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C154 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283690@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C152 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287902@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C153 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287978@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C150 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287870@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C151 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287886@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C147 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284198@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C148 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286506@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C155 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6283706@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C163 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284534@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C158 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284054@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C162 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284566@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C161 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284582@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C160 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284550@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C159 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C157 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284086@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C156 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6284070@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C145 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285574@DISCRETE.CAP.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C166 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285898@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C169 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286430@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C174 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285618@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C172 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286462@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C173 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286478@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C170 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286414@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C171 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286446@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C167 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285746@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C168 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286398@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C175 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285634@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C183 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285762@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C178 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285666@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C182 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285826@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C181 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285882@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C180 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285810@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C179 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285650@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C177 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285698@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C176 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6285682@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C164 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287958@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C165 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6287922@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U3 V17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_33':;
NODE_NAME	U3 V23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_0':;
NODE_NAME	U3 V24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_1':;
NODE_NAME	U3 T23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_2':;
NODE_NAME	U3 K7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_0':;
NODE_NAME	U3 AB7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_1':;
NODE_NAME	U3 AF9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_2':;
NODE_NAME	U3 L10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_3':;
NODE_NAME	U3 K11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_4':;
NODE_NAME	U3 AB11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_5':;
NODE_NAME	U3 J12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_6':;
NODE_NAME	U3 L12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_7':;
NODE_NAME	U3 R12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_8':;
NODE_NAME	U3 AC12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_9':;
NODE_NAME	U3 AE12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_10':;
NODE_NAME	U3 K13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_11':;
NODE_NAME	U3 M13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_12':;
NODE_NAME	U3 T13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_13':;
NODE_NAME	U3 AD13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_14':;
NODE_NAME	U3 AF13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_15':;
NODE_NAME	U3 AH13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_16':;
NODE_NAME	U3 N14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_17':;
NODE_NAME	U3 R14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_18':;
NODE_NAME	U3 W14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_19':;
NODE_NAME	U3 AC14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_20':;
NODE_NAME	U3 AE14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_21':;
NODE_NAME	U3 M15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_22':;
NODE_NAME	U3 P15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_23':;
NODE_NAME	U3 T15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_24':;
NODE_NAME	U3 V15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_25':;
NODE_NAME	U3 AD15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_26':;
NODE_NAME	U3 AH15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_27':;
NODE_NAME	U3 J16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_28':;
NODE_NAME	U3 R16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_29':;
NODE_NAME	U3 W16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_30':;
NODE_NAME	U3 AA16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_31':;
NODE_NAME	U3 P17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_32':;
NODE_NAME	U3 U23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_3':;
NODE_NAME	U3 AE28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_67':;
NODE_NAME	U3 N28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_66':;
NODE_NAME	U3 J26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_65':;
NODE_NAME	U3 AD25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_64':;
NODE_NAME	U3 AE24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_63':;
NODE_NAME	U3 N24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_62':;
NODE_NAME	U3 AF23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_61':;
NODE_NAME	U3 AD23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_60':;
NODE_NAME	U3 Y23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_59':;
NODE_NAME	U3 M23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_58':;
NODE_NAME	U3 K23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_57':;
NODE_NAME	U3 AE22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_56':;
NODE_NAME	U3 AC22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_55':;
NODE_NAME	U3 W22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_54':;
NODE_NAME	U3 L22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_53':;
NODE_NAME	U3 J22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_52':;
NODE_NAME	U3 G22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_51':;
NODE_NAME	U3 AB21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_50':;
NODE_NAME	U3 Y21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_49':;
NODE_NAME	U3 T21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_48':;
NODE_NAME	U3 M21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_47':;
NODE_NAME	U3 K21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_46':;
NODE_NAME	U3 AC20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_45':;
NODE_NAME	U3 AA20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_44':;
NODE_NAME	U3 U20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_43':;
NODE_NAME	U3 L20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_42':;
NODE_NAME	U3 G20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_41':;
NODE_NAME	U3 AF19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_40':;
NODE_NAME	U3 Y19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_39':;
NODE_NAME	U3 T19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_38':;
NODE_NAME	U3 P19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_37':;
NODE_NAME	U3 AC18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_36':;
NODE_NAME	U3 AA18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_35':;
NODE_NAME	U3 U18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCINT_34':;
NODE_NAME	U3 U24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_5':;
NODE_NAME	U3 T24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7203639@FPGA_PARTS.JFM4VSX55-14.NORMAL(CHIPS)':
 'VCCM_4':;
NODE_NAME	JP2 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042977@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N7159819'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159819':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159819';
NODE_NAME	D13 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159821@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R66 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159797@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N7216790'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216790':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216790';
NODE_NAME	U9 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI':;
NODE_NAME	U8 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC':;
NET_NAME
'PHY_GTXCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_GTXCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_gtxclk';
NODE_NAME	U3 F18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L1P_GC_CC_LC_3':;
NET_NAME
'N7216916'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216916':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216916';
NODE_NAME	U8 6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI':;
NODE_NAME	R9 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216878@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PHY_RXCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RXCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rxclk';
NODE_NAME	U3 H19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L3P_GC_LC_3':;
NET_NAME
'N7217000'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7217000':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7217000';
NODE_NAME	U9 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_D':;
NODE_NAME	C70 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216982@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PHY_MDIO'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_MDIO':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_mdio';
NODE_NAME	R37 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224261@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDIO':;
NODE_NAME	U3 C33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L7P_9':;
NET_NAME
'N7216758'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216758':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216758';
NODE_NAME	U9 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_D':;
NODE_NAME	U8 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_D':;
NET_NAME
'PHY_TXCLK'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_TXCLK':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_txclk';
NODE_NAME	U3 G17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L8P_GC_LC_3':;
NET_NAME
'N7159907'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7159907':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7159907';
NODE_NAME	D14 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159909@DISCRETE.LED.NORMAL(CHIPS)':
 'ANODE':;
NODE_NAME	R70 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159885@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PHY_MDC'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_MDC':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_mdc';
NODE_NAME	U19 35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'MDC':;
NODE_NAME	U3 C32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L2P_9':;
NET_NAME
'N7216786'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216786':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216786';
NODE_NAME	U8 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_CT':;
NODE_NAME	U8 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_CT':;
NODE_NAME	U9 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_CT':;
NODE_NAME	U9 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC_CT':;
NODE_NAME	C72 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216938@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'USBGNDA'
 '@ADU_TEST.SCHEMATIC1(SCH_1):USBGNDA':
 C_SIGNAL='@adu_test.schematic1(sch_1):usbgnda';
NODE_NAME	C308 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275094@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C311 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275142@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C310 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275126@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	C309 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275110@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	L8 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6275458@DISCRETE.INDUCTOR.NORMAL(CHIPS)':
 '1':;
NET_NAME
'N7216864'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216864':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216864';
NODE_NAME	U8 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216732@LIBRARY.BALAN.NORMAL(CHIPS)':
 'PRI_D':;
NODE_NAME	R8 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216846@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'GPIO_LED1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED1':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led1';
NODE_NAME	R62 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159442@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 D12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L1P_6':;
NET_NAME
'N7217028'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7217028':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7217028';
NODE_NAME	U9 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216760@LIBRARY.BALAN.NORMAL(CHIPS)':
 'SEC':;
NODE_NAME	C73 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217006@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GPIO_LED2'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED2':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led2';
NODE_NAME	R63 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159533@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 C12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L1N_6':;
NET_NAME
'GPIO_LED3'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED3':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led3';
NODE_NAME	R64 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159621@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 B10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L2P_6':;
NET_NAME
'PHY_INT'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_INT':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_int';
NODE_NAME	R40 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224615@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U19 32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'INT_B':;
NODE_NAME	U3 D34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L8P_CC_LC_9':;
NET_NAME
'N7216960'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7216960':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7216960';
NODE_NAME	R8 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216846@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U7 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216824@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'SIG':;
NET_NAME
'GPIO_LED4'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED4':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led4';
NODE_NAME	R65 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159709@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 C10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L2N_6':;
NET_NAME
'N6257685'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6257685':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6257685';
NODE_NAME	U3 H17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L2P_GC_VRN_LC_3':;
NODE_NAME	R60 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6257635@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GPIO_LED5'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED5':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led5';
NODE_NAME	R66 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159797@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 A11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L3P_6':;
NET_NAME
'N6257689'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6257689':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6257689';
NODE_NAME	U3 J17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L2N_GC_VRP_LC_3':;
NODE_NAME	R61 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6257669@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'GPIO_LED6'
 '@ADU_TEST.SCHEMATIC1(SCH_1):GPIO_LED6':
 C_SIGNAL='@adu_test.schematic1(sch_1):gpio_led6';
NODE_NAME	R70 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7159885@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U3 B11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L3N_6':;
NET_NAME
'N6224718'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6224718':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6224718';
NODE_NAME	U19 37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'COMA':;
NODE_NAME	R38 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224702@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'PHY_RST'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_RST':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_rst';
NODE_NAME	U19 36
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RST_B':;
NODE_NAME	U3 C34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L7N_9':;
NET_NAME
'N6224832'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6224832':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6224832';
NODE_NAME	U19 39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'RSET':;
NODE_NAME	R39 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6224836@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'N6116346'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6116346':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6116346';
NODE_NAME	SYS_RST1 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116095@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '2':;
NODE_NAME	U17 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116128@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'MR':;
NET_NAME
'N7219084'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N7219084':
 C_SIGNAL='@adu_test.schematic1(sch_1):n7219084';
NODE_NAME	R4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215842@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	U4 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7215820@LIBRARY.SMA_EDGE.NORMAL(CHIPS)':
 'SIG':;
NET_NAME
'VCM_1V9'
 '@ADU_TEST.SCHEMATIC1(SCH_1):VCM_1V9':
 C_SIGNAL='@adu_test.schematic1(sch_1):vcm_1v9';
NODE_NAME	C67 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216034@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R3 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216078@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R6 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7216094@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	C71 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217038@DISCRETE.CAP NP.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R7 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217082@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R10 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7217102@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NODE_NAME	R11 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7220164@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R12 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7220180@DISCRETE.R.NORMAL(CHIPS)':
 '1':;
NET_NAME
'PHY_CRS'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_CRS':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_crs';
NODE_NAME	U19 115
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CRS':;
NODE_NAME	U3 L33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L31P_9':;
NET_NAME
'PHY_COL'
 '@ADU_TEST.SCHEMATIC1(SCH_1):PHY_COL':
 C_SIGNAL='@adu_test.schematic1(sch_1):phy_col';
NODE_NAME	U19 114
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'COL':;
NODE_NAME	U3 M28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L21N_9':;
NET_NAME
'N6116408'
 '@ADU_TEST.SCHEMATIC1(SCH_1):N6116408':
 C_SIGNAL='@adu_test.schematic1(sch_1):n6116408';
NODE_NAME	U17 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116128@FPGA_PARTS.CAT811.NORMAL(CHIPS)':
 'RST':;
NODE_NAME	R32 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116392@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA02_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA02_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la02_p',
 DIFFERENTIAL_PAIR='LA02';
NODE_NAME	U3 AD27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L19P_11':;
NODE_NAME	U15 H7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA02_P':;
NET_NAME
'CFG_D0'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D0':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d0';
NODE_NAME	U16 28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D0':;
NODE_NAME	R22 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS5051@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NODE_NAME	R34 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6118134@DISCRETE.R.NORMAL(CHIPS)':
 '2':;
NET_NAME
'LA04_P'
 '@ADU_TEST.SCHEMATIC1(SCH_1):LA04_P':
 C_SIGNAL='@adu_test.schematic1(sch_1):la04_p',
 DIFFERENTIAL_PAIR='LA04';
NODE_NAME	U3 AG30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L21P_11':;
NODE_NAME	U15 H10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'LA04_P':;
NET_NAME
'CFG_D1'
 '@ADU_TEST.SCHEMATIC1(SCH_1):CFG_D1':
 C_SIGNAL='@adu_test.schematic1(sch_1):cfg_d1';
NODE_NAME	U16 29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'D1':;
NODE_NAME	U3 AP15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L8P_D1_LC_2':;
NET_NAME
'NC'
 'NC':
 C_SIGNAL='NC';
NODE_NAME	U3 AN17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VREFN_SM':;
NODE_NAME	U3 AN18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VREFP_SM':;
NODE_NAME	U3 AP19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'AVDD_SM':;
NODE_NAME	U3 AP17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VN_SM':;
NODE_NAME	U3 AP18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VP_SM':;
NODE_NAME	U3 AN19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'AVSS_SM':;
NODE_NAME	U3 F15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TDN_0':;
NODE_NAME	U3 D15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TDP_0':;
NODE_NAME	U3 V12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'PORAUTOCLEARDIS':;
NODE_NAME	U3 W12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'TEST_SE':;
NODE_NAME	U3 U12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'PORDIS':;
NODE_NAME	U3 U11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'VCCMDIS':;
NODE_NAME	U3 W11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'USRCLK_SEL':;
NODE_NAME	U3 V11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1081@FPGA_PARTS.JFM4VSX55-1.NORMAL(CHIPS)':
 'SCAN_MODE':;
NODE_NAME	U16 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'REV_SEL0':;
NODE_NAME	U16 27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'REV_SEL1':;
NODE_NAME	U16 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U16 10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 '/CEO':;
NODE_NAME	U16 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_1':;
NODE_NAME	U16 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_3':;
NODE_NAME	U16 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_14':;
NODE_NAME	U16 16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_16':;
NODE_NAME	U16 18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_18':;
NODE_NAME	U16 35
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_35':;
NODE_NAME	U16 37
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_37':;
NODE_NAME	U16 39
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_39':;
NODE_NAME	U16 40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_40':;
NODE_NAME	U16 41
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_41':;
NODE_NAME	U16 42
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS1383@FPGA_PARTS.XCF32P.NORMAL(CHIPS)':
 'DNC_42':;
NODE_NAME	J2 12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '12':;
NODE_NAME	J2 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS2464@FPGA_PARTS.JTAG.NORMAL(CHIPS)':
 '14':;
NODE_NAME	U3 AH22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L3N_D10_LC_2':;
NODE_NAME	U3 AE19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L23N_VRP_LC_2':;
NODE_NAME	U3 AK14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L4N_D8_VREF_LC_2':;
NODE_NAME	U3 AK16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_2':;
NODE_NAME	U3 AJ20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L19P_LC_2':;
NODE_NAME	U3 AJ21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L1N_D14_CC_LC_2':;
NODE_NAME	U3 AJ15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L20P_LC_2':;
NODE_NAME	U3 AM17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L16P_GC_LC_2':;
NODE_NAME	U3 AB15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L2N_D12_LC_2':;
NODE_NAME	U3 AD21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L17P_LC_2':;
NODE_NAME	U3 AB17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L14P_GC_LC_2':;
NODE_NAME	U3 AD17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L12P_GC_LC_2':;
NODE_NAME	U3 AJ14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L20N_VREF_LC_2':;
NODE_NAME	U3 AM18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L15N_GC_LC_2':;
NODE_NAME	U3 AL18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L15P_GC_LC_2':;
NODE_NAME	U3 AB18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L9N_GC_CC_LC_2':;
NODE_NAME	U3 AH20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L21N_LC_2':;
NODE_NAME	U3 AM20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L13P_GC_LC_2':;
NODE_NAME	U3 AH14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L22N_LC_2':;
NODE_NAME	U3 AG22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L3P_D11_LC_2':;
NODE_NAME	U3 AL14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L4P_D9_LC_2':;
NODE_NAME	U3 AL16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_2':;
NODE_NAME	U3 AL15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L18N_LC_2':;
NODE_NAME	U3 AD19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L23P_VRN_LC_2':;
NODE_NAME	U3 AL20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L19N_LC_2':;
NODE_NAME	U3 AC15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L2P_D13_LC_2':;
NODE_NAME	U3 AM16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L16N_GC_LC_2':;
NODE_NAME	U3 AL19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L13N_GC_LC_2':;
NODE_NAME	U3 AP20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L11N_GC_LC_2':;
NODE_NAME	U3 AD20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L17N_LC_2':;
NODE_NAME	U3 AB16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L14N_GC_LC_2':;
NODE_NAME	U3 AC17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L12N_GC_VREF_LC_2':;
NODE_NAME	U3 AC19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L9P_GC_CC_LC_2':;
NODE_NAME	U3 AG20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L21P_LC_2':;
NODE_NAME	U3 AM15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L18P_LC_2':;
NODE_NAME	U3 AF15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L10N_GC_LC_2':;
NODE_NAME	U3 AD16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L10P_GC_LC_2':;
NODE_NAME	U3 AG15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS8588@FPGA_PARTS.JFM4VSX55-3.NORMAL(CHIPS)':
 'IO_L22P_LC_2':;
NODE_NAME	SYS_RST1 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116095@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	SYS_RST1 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116095@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	S1 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116774@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S1 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6116774@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U19 31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'CLK125':;
NODE_NAME	U19 67
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TDI':;
NODE_NAME	U19 69
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U19 72
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TDO':;
NODE_NAME	U19 70
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	U19 50
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'NC':;
NODE_NAME	U19 53
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'HSDAC_P':;
NODE_NAME	U19 54
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'HSDAC_N':;
NODE_NAME	U19 110
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SCLK_P':;
NODE_NAME	U19 109
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SCLK_N':;
NODE_NAME	U19 113
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SIN_P':;
NODE_NAME	U19 112
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SIN_N':;
NODE_NAME	U19 107
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SOUT_P':;
NODE_NAME	U19 105
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SOUT_N':;
NODE_NAME	U19 77
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6221677@FPGA_PARTS.88E1111.NORMAL(CHIPS)':
 'SEL_OSC':;
NODE_NAME	U2 51
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_51':;
NODE_NAME	U2 52
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_52':;
NODE_NAME	U2 53
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CS_N':;
NODE_NAME	U2 63
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6236046@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_63':;
NODE_NAME	U1 51
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_51':;
NODE_NAME	U1 52
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_52':;
NODE_NAME	U1 53
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'CS_N':;
NODE_NAME	U1 63
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6237690@ADCLIBRARY.TSINGADC.NORMAL(CHIPS)':
 'NC_63':;
NODE_NAME	U3 P20
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L17P_9':;
NODE_NAME	U3 R19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L17N_9':;
NODE_NAME	U3 L28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L18P_9':;
NODE_NAME	U3 P24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L19P_9':;
NODE_NAME	U3 R24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L19N_9':;
NODE_NAME	U3 H32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L20P_9':;
NODE_NAME	U3 J32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L20N_VREF_9':;
NODE_NAME	U3 M27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L21P_9':;
NODE_NAME	U3 H33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L22P_9':;
NODE_NAME	U3 H34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L22N_9':;
NODE_NAME	U3 J31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L23P_VRN_9':;
NODE_NAME	U3 K31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L23N_VRP_9':;
NODE_NAME	U3 L30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_9':;
NODE_NAME	U3 H27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L1P_9':;
NODE_NAME	U3 K27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L3N_9':;
NODE_NAME	U3 M25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L4P_9':;
NODE_NAME	U3 N22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L5P_9':;
NODE_NAME	U3 N23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L5N_9':;
NODE_NAME	U3 H29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L6P_9':;
NODE_NAME	U3 G30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_9':;
NODE_NAME	U3 J29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L10P_9':;
NODE_NAME	U3 N25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L12P_9':;
NODE_NAME	U3 P26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L12N_VREF_9':;
NODE_NAME	U3 P22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L13P_9':;
NODE_NAME	U3 R21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L13N_9':;
NODE_NAME	U3 K28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L15P_9':;
NODE_NAME	U3 K29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L15N_9':;
NODE_NAME	U3 R22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_9':;
NODE_NAME	U3 R23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_9':;
NODE_NAME	U3 K33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L26N_9':;
NODE_NAME	U3 N27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L27P_9':;
NODE_NAME	U3 P27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L27N_9':;
NODE_NAME	U3 M30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L28P_9':;
NODE_NAME	U3 M31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L28N_VREF_9':;
NODE_NAME	U3 K34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L29N_9':;
NODE_NAME	U3 N29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L30P_9':;
NODE_NAME	U3 N30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L30N_9':;
NODE_NAME	U3 L34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6254659@FPGA_PARTS.JFM4VSX55-10.NORMAL(CHIPS)':
 'IO_L31N_9':;
NODE_NAME	U3 G18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L1N_GC_CC_LC_3':;
NODE_NAME	U3 H18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L3N_GC_LC_3':;
NODE_NAME	U3 E18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L4P_GC_LC_3':;
NODE_NAME	U3 E17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L4N_GC_VREF_LC_3':;
NODE_NAME	U3 K18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L5P_GC_LC_3':;
NODE_NAME	U3 K17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L5N_GC_LC_3':;
NODE_NAME	U3 E16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L6P_GC_LC_3':;
NODE_NAME	U3 F16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L6N_GC_LC_3':;
NODE_NAME	U3 K19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L7P_GC_LC_3':;
NODE_NAME	U3 J19
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L7N_GC_LC_3':;
NODE_NAME	U3 G16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6256952@FPGA_PARTS.JFM4VSX55-4.NORMAL(CHIPS)':
 'IO_L8N_GC_LC_3':;
NODE_NAME	U3 B23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L1P_ADC7_5':;
NODE_NAME	U3 A23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L1N_ADC7_5':;
NODE_NAME	U3 A26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L2P_ADC6_5':;
NODE_NAME	U3 B26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L2N_ADC6_5':;
NODE_NAME	U3 A24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L3P_ADC5_5':;
NODE_NAME	U3 A25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L3N_ADC5_5':;
NODE_NAME	U3 G25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L4P_5':;
NODE_NAME	U3 H25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L4N_VREF_5':;
NODE_NAME	U3 C23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L5P_ADC4_5':;
NODE_NAME	U3 C24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L5N_ADC4_5':;
NODE_NAME	U3 F25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L6P_ADC3_5':;
NODE_NAME	U3 F26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L6N_ADC3_5':;
NODE_NAME	U3 D24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L7P_ADC2_5':;
NODE_NAME	U3 D25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L7N_ADC2_5':;
NODE_NAME	U3 C27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L8N_CC_ADC1_LC_5':;
NODE_NAME	U3 C22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L17P_5':;
NODE_NAME	U3 A30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L18P_5':;
NODE_NAME	U3 B30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L18N_5':;
NODE_NAME	U3 J24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L19N_5':;
NODE_NAME	U3 C29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L20P_5':;
NODE_NAME	U3 B21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L21P_5':;
NODE_NAME	U3 A21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L21N_5':;
NODE_NAME	U3 F28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L22N_5':;
NODE_NAME	U3 E22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L23P_VRN_5':;
NODE_NAME	U3 A31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_5':;
NODE_NAME	U3 B31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_5':;
NODE_NAME	U3 F23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_5':;
NODE_NAME	U3 E23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_5':;
NODE_NAME	U3 E26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L10N_5':;
NODE_NAME	U3 E24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L11N_5':;
NODE_NAME	U3 E27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L12N_VREF_5':;
NODE_NAME	U3 H24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L13N_5':;
NODE_NAME	U3 B33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L31N_5':;
NODE_NAME	U3 E31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L32P_5':;
NODE_NAME	U3 F31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6269834@FPGA_PARTS.JFM4VSX55-6.NORMAL(CHIPS)':
 'IO_L32N_5':;
NODE_NAME	U30 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'CLKOUT':;
NODE_NAME	U30 40
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA0/INT0#':;
NODE_NAME	U30 41
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA1/INT1#':;
NODE_NAME	U30 43
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'PA3/WU2':;
NODE_NAME	U30 47
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6270109@FPGA_PARTS.CY7C68013.NORMAL(CHIPS)':
 'FLAGD':;
NODE_NAME	U3 AC9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L17P_12':;
NODE_NAME	U3 AC8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L17N_12':;
NODE_NAME	U3 AF5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L20P_12':;
NODE_NAME	U3 AF4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L20N_VREF_12':;
NODE_NAME	U3 AG6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L23P_VRN_12':;
NODE_NAME	U3 AG5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L23N_VRP_12':;
NODE_NAME	U3 AD2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L4P_12':;
NODE_NAME	U3 AD1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L4N_VREF_12':;
NODE_NAME	U3 Y14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L5P_12':;
NODE_NAME	U3 AA13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L5N_12':;
NODE_NAME	U3 AC5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L6P_12':;
NODE_NAME	U3 AC4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L6N_12':;
NODE_NAME	U3 AE3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L10P_12':;
NODE_NAME	U3 AE2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L10N_12':;
NODE_NAME	U3 Y16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L13P_12':;
NODE_NAME	U3 AA15
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L13N_12':;
NODE_NAME	U3 AH3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L15P_12':;
NODE_NAME	U3 AH2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L15N_12':;
NODE_NAME	U3 AK3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L26P_12':;
NODE_NAME	U3 AK2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L26N_12':;
NODE_NAME	U3 AF8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L27P_12':;
NODE_NAME	U3 AE8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L27N_12':;
NODE_NAME	U3 AH5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L28P_12':;
NODE_NAME	U3 AH4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L28N_VREF_12':;
NODE_NAME	U3 AB13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L29P_12':;
NODE_NAME	U3 AB12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L29N_12':;
NODE_NAME	U3 AM2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L30P_12':;
NODE_NAME	U3 AM1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L30N_12':;
NODE_NAME	U3 AG8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L31P_12':;
NODE_NAME	U3 AG7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6276377@FPGA_PARTS.JFM4VSX55-13.NORMAL(CHIPS)':
 'IO_L31N_12':;
NODE_NAME	U3 V33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_0':;
NODE_NAME	U3 V34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_1':;
NODE_NAME	U3 U32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_2':;
NODE_NAME	U3 U33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_3':;
NODE_NAME	U3 V25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_4':;
NODE_NAME	U3 U25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_5':;
NODE_NAME	U3 V28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_6':;
NODE_NAME	U3 V29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_7':;
NODE_NAME	U3 W32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_8':;
NODE_NAME	U3 V32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_9':;
NODE_NAME	U3 Y34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_10':;
NODE_NAME	U3 W34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_11':;
NODE_NAME	U3 W30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_12':;
NODE_NAME	U3 V30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_13':;
NODE_NAME	U3 R26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_14':;
NODE_NAME	U3 T26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_15':;
NODE_NAME	U3 T25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_16':;
NODE_NAME	U3 R27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_17':;
NODE_NAME	U3 R28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_18':;
NODE_NAME	U3 P29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_19':;
NODE_NAME	U3 R29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_20':;
NODE_NAME	U3 N32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_21':;
NODE_NAME	U3 P32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_22':;
NODE_NAME	U3 P30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_23':;
NODE_NAME	U3 P31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_24':;
NODE_NAME	U3 N33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_25':;
NODE_NAME	U3 N34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_26':;
NODE_NAME	U3 P34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_27':;
NODE_NAME	U3 R34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_28':;
NODE_NAME	U3 R31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_29':;
NODE_NAME	U3 T31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_30':;
NODE_NAME	U3 R32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_31':;
NODE_NAME	U3 R33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_32':;
NODE_NAME	U3 T28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_33':;
NODE_NAME	U3 U28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_34':;
NODE_NAME	U3 T29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_35':;
NODE_NAME	U3 T30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_36':;
NODE_NAME	U3 T33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_37':;
NODE_NAME	U3 T34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_38':;
NODE_NAME	U3 U26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_39':;
NODE_NAME	U3 U27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_40':;
NODE_NAME	U3 U30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_41':;
NODE_NAME	U3 U31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_42':;
NODE_NAME	U3 Y32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_43':;
NODE_NAME	U3 Y33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_44':;
NODE_NAME	U3 W27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_45':;
NODE_NAME	U3 V27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_46':;
NODE_NAME	U3 Y29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_47':;
NODE_NAME	U3 W29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_48':;
NODE_NAME	U3 Y31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_49':;
NODE_NAME	U3 W31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_50':;
NODE_NAME	U3 AB32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_51':;
NODE_NAME	U3 AB33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_52':;
NODE_NAME	U3 AA33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_53':;
NODE_NAME	U3 AA34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_54':;
NODE_NAME	U3 AB31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_55':;
NODE_NAME	U3 AA31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_56':;
NODE_NAME	U3 Y27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_57':;
NODE_NAME	U3 Y28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_58':;
NODE_NAME	U3 V9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_59':;
NODE_NAME	U3 V8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_60':;
NODE_NAME	U3 V5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_61':;
NODE_NAME	U3 V4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_62':;
NODE_NAME	U3 W6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_63':;
NODE_NAME	U3 W5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_64':;
NODE_NAME	U3 W2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_65':;
NODE_NAME	U3 W1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_66':;
NODE_NAME	U3 W7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_67':;
NODE_NAME	U3 V7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_68':;
NODE_NAME	U3 Y4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_69':;
NODE_NAME	U3 W4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_70':;
NODE_NAME	U3 Y3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_71':;
NODE_NAME	U3 Y2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_72':;
NODE_NAME	U3 N4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_73':;
NODE_NAME	U3 P4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_74':;
NODE_NAME	U3 N3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_75':;
NODE_NAME	U3 N2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_76':;
NODE_NAME	U3 R8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_77':;
NODE_NAME	U3 T8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_78':;
NODE_NAME	U3 R7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_79':;
NODE_NAME	U3 R6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_80':;
NODE_NAME	U3 P2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_81':;
NODE_NAME	U3 P1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_82':;
NODE_NAME	U3 R4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_83':;
NODE_NAME	U3 T4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_84':;
NODE_NAME	U3 R3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_85':;
NODE_NAME	U3 R2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_86':;
NODE_NAME	U3 R1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_87':;
NODE_NAME	U3 T1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_88':;
NODE_NAME	U3 T6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_89':;
NODE_NAME	U3 T5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_90':;
NODE_NAME	U3 T3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_91':;
NODE_NAME	U3 U3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_92':;
NODE_NAME	U3 U8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_93':;
NODE_NAME	U3 U7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_94':;
NODE_NAME	U3 U2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_95':;
NODE_NAME	U3 U1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_96':;
NODE_NAME	U3 U10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_97':;
NODE_NAME	U3 V10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_98':;
NODE_NAME	U3 U6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_99':;
NODE_NAME	U3 U5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_100':;
NODE_NAME	U3 V3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_101':;
NODE_NAME	U3 V2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_102':;
NODE_NAME	U3 AA5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_103':;
NODE_NAME	U3 AA4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_104':;
NODE_NAME	U3 AA1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_105':;
NODE_NAME	U3 Y1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_106':;
NODE_NAME	U3 AB3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_107':;
NODE_NAME	U3 AA3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_108':;
NODE_NAME	U3 AB2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_109':;
NODE_NAME	U3 AB1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_110':;
NODE_NAME	U3 AA6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_111':;
NODE_NAME	U3 Y6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_112':;
NODE_NAME	U3 Y8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_113':;
NODE_NAME	U3 Y7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_114':;
NODE_NAME	U3 Y9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_115':;
NODE_NAME	U3 W9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_116':;
NODE_NAME	U3 W10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_117':;
NODE_NAME	U3 T27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_118':;
NODE_NAME	U3 W28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_119':;
NODE_NAME	U3 R30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_120':;
NODE_NAME	U3 V31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_121':;
NODE_NAME	U3 AA32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_122':;
NODE_NAME	U3 P33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_123':;
NODE_NAME	U3 U34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_124':;
NODE_NAME	U3 V1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_125':;
NODE_NAME	U3 AA2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_126':;
NODE_NAME	U3 P3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_127':;
NODE_NAME	U3 U4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_128':;
NODE_NAME	U3 Y5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_129':;
NODE_NAME	U3 T7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_130':;
NODE_NAME	U3 W8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_131':;
NODE_NAME	U3 B17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_132':;
NODE_NAME	U3 B18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_133':;
NODE_NAME	U3 B16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_134':;
NODE_NAME	U3 A17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_135':;
NODE_NAME	U3 A18
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_136':;
NODE_NAME	U3 A16
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6286778@SCH_LIB.JFM4VSX55-15.NORMAL(CHIPS)':
 'NC_137':;
NODE_NAME	U3 H3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L19P_10':;
NODE_NAME	U3 H2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L19N_10':;
NODE_NAME	U3 P10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L20P_10':;
NODE_NAME	U3 P9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L20N_VREF_10':;
NODE_NAME	U3 L5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L22P_10':;
NODE_NAME	U3 L4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L22N_10':;
NODE_NAME	U3 C4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L1P_10':;
NODE_NAME	U3 C3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L1N_10':;
NODE_NAME	U3 M10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L4P_10':;
NODE_NAME	U3 L9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L4N_VREF_10':;
NODE_NAME	U3 N13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L5P_10':;
NODE_NAME	U3 N12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L5N_10':;
NODE_NAME	U3 F4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L6P_10':;
NODE_NAME	U3 F3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L6N_10':;
NODE_NAME	U3 E3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_10':;
NODE_NAME	U3 E2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_10':;
NODE_NAME	U3 N10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L12P_10':;
NODE_NAME	U3 N9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L12N_VREF_10':;
NODE_NAME	U3 P12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L13P_10':;
NODE_NAME	U3 P11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L13N_10':;
NODE_NAME	U3 G3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L14P_10':;
NODE_NAME	U3 G2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L14N_10':;
NODE_NAME	U3 M6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L27P_10':;
NODE_NAME	U3 M5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L27N_10':;
NODE_NAME	U3 M3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L28P_10':;
NODE_NAME	U3 M2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L28N_VREF_10':;
NODE_NAME	U3 P7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L31P_10':;
NODE_NAME	U3 P6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L31N_10':;
NODE_NAME	U3 T10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L32P_10':;
NODE_NAME	U3 R9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6289068@FPGA_PARTS.JFM4VSX55-11.NORMAL(CHIPS)':
 'IO_L32N_10':;
NODE_NAME	U15 H1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6292965@LIBRARY1.FMC_LPC_IOA.NORMAL(CHIPS)':
 'VREF_A_M2C':;
NODE_NAME	U15 D1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'PG_C2M':;
NODE_NAME	U15 D29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'TCK':;
NODE_NAME	U15 D33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'TMS':;
NODE_NAME	U15 D34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293327@LIBRARY1.FMC_LPC_IOC.NORMAL(CHIPS)':
 'TRST_L':;
NODE_NAME	U15 C30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'SCL':;
NODE_NAME	U15 C31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6293510@LIBRARY1.FMC_LPC_IOD.NORMAL(CHIPS)':
 'SDA':;
NODE_NAME	U3 AA23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L17P_11':;
NODE_NAME	U3 AA24
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L17N_11':;
NODE_NAME	U3 AJ34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L18P_11':;
NODE_NAME	U3 AH34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L18N_11':;
NODE_NAME	U3 AF29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_11':;
NODE_NAME	U3 AF30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_11':;
NODE_NAME	U3 AG32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L13P_11':;
NODE_NAME	U3 AG33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L13N_11':;
NODE_NAME	U3 AF33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L14P_11':;
NODE_NAME	U3 AF34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L14N_11':;
NODE_NAME	U3 AE29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L15P_11':;
NODE_NAME	U3 AD29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L15N_11':;
NODE_NAME	U3 AF31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L16P_11':;
NODE_NAME	U3 AE31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L16N_11':;
NODE_NAME	U3 AK33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L26P_11':;
NODE_NAME	U3 AK34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L26N_11':;
NODE_NAME	U3 AM32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L27P_11':;
NODE_NAME	U3 AM33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L27N_11':;
NODE_NAME	U3 AJ31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L28P_11':;
NODE_NAME	U3 AJ32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L28N_VREF_11':;
NODE_NAME	U3 AB22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L29P_11':;
NODE_NAME	U3 AB23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L29N_11':;
NODE_NAME	U3 AL33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L30P_11':;
NODE_NAME	U3 AL34
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L30N_11':;
NODE_NAME	U3 AM31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L31P_11':;
NODE_NAME	U3 AL31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L31N_11':;
NODE_NAME	U3 AJ30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L32P_11':;
NODE_NAME	U3 AH30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300613@FPGA_PARTS.JFM4VSX55-12.NORMAL(CHIPS)':
 'IO_L32N_11':;
NODE_NAME	U3 AL26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L26P_SM6_7':;
NODE_NAME	U3 AK26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L26N_SM6_7':;
NODE_NAME	U3 AN22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L27P_SM5_7':;
NODE_NAME	U3 AN23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L27N_SM5_7':;
NODE_NAME	U3 AN32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L4P_7':;
NODE_NAME	U3 AN33
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L4N_VREF_7':;
NODE_NAME	U3 AK21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L5P_7':;
NODE_NAME	U3 AL21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L5N_7':;
NODE_NAME	U3 AH28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L6P_7':;
NODE_NAME	U3 AH29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L6N_7':;
NODE_NAME	U3 AP30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L7P_7':;
NODE_NAME	U3 AN30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L7N_7':;
NODE_NAME	U3 AM21
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_7':;
NODE_NAME	U3 AM22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_7':;
NODE_NAME	U3 AM30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L10P_7':;
NODE_NAME	U3 AL30
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L10N_7':;
NODE_NAME	U3 AP27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L11P_7':;
NODE_NAME	U3 AN27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L11N_7':;
NODE_NAME	U3 AP31
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L12P_7':;
NODE_NAME	U3 AP32
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L12N_VREF_7':;
NODE_NAME	U3 AK22
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L13P_7':;
NODE_NAME	U3 AK23
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L13N_7':;
NODE_NAME	U3 AL28
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L14P_7':;
NODE_NAME	U3 AL29
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L14N_7':;
NODE_NAME	U3 AP25
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L15P_7':;
NODE_NAME	U3 AP26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L15N_7':;
NODE_NAME	U3 AJ27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L16P_7':;
NODE_NAME	U3 AH27
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6300922@FPGA_PARTS.JFM4VSX55-8.NORMAL(CHIPS)':
 'IO_L16N_7':;
NODE_NAME	U28 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'FIN':;
NODE_NAME	U28 26
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6308317@ADCLIBRARY.LMX2581.NORMAL(CHIPS)':
 'BUFEN':;
NODE_NAME	U3 C9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L4P_6':;
NODE_NAME	U3 C8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L4N_VREF_6':;
NODE_NAME	U3 F10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L6P_6':;
NODE_NAME	U3 G10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L6N_6':;
NODE_NAME	U3 A14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L17P_6':;
NODE_NAME	U3 A13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L17N_6':;
NODE_NAME	U3 D7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L18P_6':;
NODE_NAME	U3 D6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L18N_6':;
NODE_NAME	U3 D9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L19P_6':;
NODE_NAME	U3 E9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L19N_6':;
NODE_NAME	U3 A4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L20P_6':;
NODE_NAME	U3 A3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L20N_VREF_6':;
NODE_NAME	U3 E8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L23P_VRN_6':;
NODE_NAME	U3 E7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L23N_VRP_6':;
NODE_NAME	U3 J9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L24P_CC_LC_6':;
NODE_NAME	U3 K9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L24N_CC_LC_6':;
NODE_NAME	U3 B13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L9P_CC_LC_6':;
NODE_NAME	U3 B12
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L9N_CC_LC_6':;
NODE_NAME	U3 A8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L10P_6':;
NODE_NAME	U3 B8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L10N_6':;
NODE_NAME	U3 E11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L11P_6':;
NODE_NAME	U3 F11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L11N_6':;
NODE_NAME	U3 A6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L12P_6':;
NODE_NAME	U3 B6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L12N_VREF_6':;
NODE_NAME	U3 A10
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L15P_6':;
NODE_NAME	U3 A9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L15N_6':;
NODE_NAME	U3 G8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L16N_6':;
NODE_NAME	U3 C14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L25P_CC_LC_6':;
NODE_NAME	U3 C13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L25N_CC_LC_6':;
NODE_NAME	U3 G7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L28P_6':;
NODE_NAME	U3 G6
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L28N_VREF_6':;
NODE_NAME	U3 E14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L29P_6':;
NODE_NAME	U3 D14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L29N_6':;
NODE_NAME	U3 B3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L30P_6':;
NODE_NAME	U3 B2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L30N_6':;
NODE_NAME	U3 H8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L31P_6':;
NODE_NAME	U3 H7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L31N_6':;
NODE_NAME	U3 K8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L32P_6':;
NODE_NAME	U3 J7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS6310180@FPGA_PARTS.JFM4VSX55-7.NORMAL(CHIPS)':
 'IO_L32N_6':;
NODE_NAME	U11 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U11 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U11 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U11 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	U11 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U11 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U11 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043781@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U13 2
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC1':;
NODE_NAME	U13 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC2':;
NODE_NAME	U13 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC3':;
NODE_NAME	U13 9
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'PG':;
NODE_NAME	U13 13
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC4':;
NODE_NAME	U13 14
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC5':;
NODE_NAME	U13 17
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7043723@DEMO_PROJ.TPS74401_3.NORMAL(CHIPS)':
 'NC6':;
NODE_NAME	U14 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'SYNC':;
NODE_NAME	U14 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042195@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'INHIBIT':;
NODE_NAME	U12 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'SYNC':;
NODE_NAME	U12 11
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7042761@NB1202_PRJ.PTH08T240_0.NORMAL(CHIPS)':
 'INHIBIT':;
NODE_NAME	S3 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182203@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S3 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182203@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	S2 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182395@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S2 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182395@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	S5 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182107@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S5 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182107@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	S4 3
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182299@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '3':;
NODE_NAME	S4 4
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7182299@ETEST_PROJ.SW_0.NORMAL(CHIPS)':
 '4':;
NODE_NAME	U10 1
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'TP0':;
NODE_NAME	U10 5
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'TP1':;
NODE_NAME	U10 7
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'NC0':;
NODE_NAME	U10 8
 '@ADU_TEST.SCHEMATIC1(SCH_1):INS7219766@ADCLIBRARY.REF192.NORMAL(CHIPS)':
 'NC1':;
END.
