INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/ee410_HW5/ee410_HW5.srcs/sources_1/new/mealy_101_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mealy_101_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/ee410_HW5/ee410_HW5.srcs/sources_1/new/moore_101_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moore_101_detector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/ee410_HW5/ee410_HW5.srcs/sim_1/new/tb_101_sequence_detectors.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_101_sequence_detectors
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Marcus/Documents/Vivado/ee410_HW5/ee410_HW5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
