% SPDX-FileCopyrightText: 2024 IObundle
%
% SPDX-License-Identifier: MIT

\begin{itemize}
  \itemsep-0.5em
\item Linting scripts
\item Verilog RTL source code synthesizable for ASIC and FPGA
\item Verilog testbench, simulation scripts and a code coverage report
\item FPGA synthesis scripts  and timing constraints
\item FPGA testing environment
\item ASIC synthesis script and timing constraints
\item Bare-metal software driver and example user firmware
\item User guide
\end{itemize}
