

================================================================
== Vitis HLS Report for 'matprod_Pipeline_VITIS_LOOP_26_1'
================================================================
* Date:           Wed Nov 29 19:42:37 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        first_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        2|     1008|  20.000 ns|  10.080 us|    2|  1008|       no|
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_26_1  |        0|     1006|         8|          1|          1|  0 ~ 1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 11 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%N3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N3"   --->   Operation 14 'read' 'N3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%N2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N2"   --->   Operation 15 'read' 'N2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln6_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6"   --->   Operation 16 'read' 'trunc_ln6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln6_1_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %trunc_ln6_1"   --->   Operation 17 'read' 'trunc_ln6_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%N1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N1"   --->   Operation 18 'read' 'N1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 21 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %k"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.72>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_2 = load i32 %i" [first_accel/matprod.cpp:17]   --->   Operation 23 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.43ns)   --->   "%icmp_ln26 = icmp_slt  i32 %i_2, i32 %N1_read" [first_accel/matprod.cpp:26]   --->   Operation 24 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln26 = br i1 %icmp_ln26, void %for.end.exitStub, void %for.body_ifconv" [first_accel/matprod.cpp:26]   --->   Operation 25 'br' 'br_ln26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k_load = load i32 %k" [first_accel/matprod.cpp:17]   --->   Operation 26 'load' 'k_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [first_accel/matprod.cpp:17]   --->   Operation 27 'load' 'j_load' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i32 %j_load" [first_accel/matprod.cpp:17]   --->   Operation 28 'trunc' 'trunc_ln17' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln17_1 = trunc i32 %k_load" [first_accel/matprod.cpp:17]   --->   Operation 29 'trunc' 'trunc_ln17_1' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln17_2 = trunc i32 %i_2" [first_accel/matprod.cpp:17]   --->   Operation 30 'trunc' 'trunc_ln17_2' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 31 [3/3] (1.45ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln29 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:29]   --->   Operation 31 'mul' 'mul_ln29' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 32 [3/3] (1.45ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i10 %trunc_ln17_1, i10 %trunc_ln6_read" [first_accel/matprod.cpp:29]   --->   Operation 32 'mul' 'mul_ln29_1' <Predicate = (icmp_ln26)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 33 [1/1] (2.43ns)   --->   "%icmp_ln30 = icmp_eq  i32 %k_load, i32 0" [first_accel/matprod.cpp:30]   --->   Operation 33 'icmp' 'icmp_ln30' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.70ns)   --->   "%k_1 = add i32 %k_load, i32 1" [first_accel/matprod.cpp:32]   --->   Operation 34 'add' 'k_1' <Predicate = (icmp_ln26)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.43ns)   --->   "%icmp_ln33 = icmp_eq  i32 %k_1, i32 %N2_read" [first_accel/matprod.cpp:33]   --->   Operation 35 'icmp' 'icmp_ln33' <Predicate = (icmp_ln26)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.body_ifconv.if.end26_crit_edge, void %if.then16" [first_accel/matprod.cpp:33]   --->   Operation 36 'br' 'br_ln33' <Predicate = (icmp_ln26)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.61ns)   --->   "%store_ln33 = store i32 %k_1, i32 %k" [first_accel/matprod.cpp:33]   --->   Operation 37 'store' 'store_ln33' <Predicate = (icmp_ln26 & !icmp_ln33)> <Delay = 1.61>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln33 = br void %if.end26" [first_accel/matprod.cpp:33]   --->   Operation 38 'br' 'br_ln33' <Predicate = (icmp_ln26 & !icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 39 [3/3] (1.45ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_read" [first_accel/matprod.cpp:35]   --->   Operation 39 'mul' 'mul_ln35' <Predicate = (icmp_ln26 & icmp_ln33)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 40 [1/1] (2.70ns)   --->   "%j_1 = add i32 %j_load, i32 1" [first_accel/matprod.cpp:36]   --->   Operation 40 'add' 'j_1' <Predicate = (icmp_ln26 & icmp_ln33)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (2.43ns)   --->   "%icmp_ln37 = icmp_eq  i32 %j_1, i32 %N3_read" [first_accel/matprod.cpp:37]   --->   Operation 41 'icmp' 'icmp_ln37' <Predicate = (icmp_ln26 & icmp_ln33)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (2.70ns)   --->   "%add_ln37 = add i32 %i_2, i32 1" [first_accel/matprod.cpp:37]   --->   Operation 42 'add' 'add_ln37' <Predicate = (icmp_ln26 & icmp_ln33)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.61ns)   --->   "%store_ln38 = store i32 0, i32 %k" [first_accel/matprod.cpp:38]   --->   Operation 43 'store' 'store_ln38' <Predicate = (icmp_ln26 & icmp_ln33)> <Delay = 1.61>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln26 = br void %for.cond" [first_accel/matprod.cpp:26]   --->   Operation 44 'br' 'br_ln26' <Predicate = (icmp_ln26)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 45 [2/3] (1.45ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln29 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:29]   --->   Operation 45 'mul' 'mul_ln29' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 46 [2/3] (1.45ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i10 %trunc_ln17_1, i10 %trunc_ln6_read" [first_accel/matprod.cpp:29]   --->   Operation 46 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [2/3] (1.45ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_read" [first_accel/matprod.cpp:35]   --->   Operation 47 'mul' 'mul_ln35' <Predicate = (icmp_ln33)> <Delay = 1.45> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 48 [1/1] (0.79ns)   --->   "%i_3 = select i1 %icmp_ln37, i32 %add_ln37, i32 %i_2" [first_accel/matprod.cpp:37]   --->   Operation 48 'select' 'i_3' <Predicate = (icmp_ln33)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.79ns)   --->   "%j_2 = select i1 %icmp_ln37, i32 0, i32 %j_1" [first_accel/matprod.cpp:37]   --->   Operation 49 'select' 'j_2' <Predicate = (icmp_ln33)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.61ns)   --->   "%store_ln38 = store i32 %i_3, i32 %i" [first_accel/matprod.cpp:38]   --->   Operation 50 'store' 'store_ln38' <Predicate = (icmp_ln33)> <Delay = 1.61>
ST_3 : Operation 51 [1/1] (1.61ns)   --->   "%store_ln38 = store i32 %j_2, i32 %j" [first_accel/matprod.cpp:38]   --->   Operation 51 'store' 'store_ln38' <Predicate = (icmp_ln33)> <Delay = 1.61>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 52 [1/3] (0.00ns) (grouped into DSP with root node add_ln29)   --->   "%mul_ln29 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_1_read" [first_accel/matprod.cpp:29]   --->   Operation 52 'mul' 'mul_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i10 %trunc_ln17_1, i10 %mul_ln29" [first_accel/matprod.cpp:29]   --->   Operation 53 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 54 [1/3] (0.00ns) (grouped into DSP with root node add_ln29_1)   --->   "%mul_ln29_1 = mul i10 %trunc_ln17_1, i10 %trunc_ln6_read" [first_accel/matprod.cpp:29]   --->   Operation 54 'mul' 'mul_ln29_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_1 = add i10 %mul_ln29_1, i10 %trunc_ln17" [first_accel/matprod.cpp:29]   --->   Operation 55 'add' 'add_ln29_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/3] (0.00ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i10 %trunc_ln17_2, i10 %trunc_ln6_read" [first_accel/matprod.cpp:35]   --->   Operation 56 'mul' 'mul_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, i10 %trunc_ln17" [first_accel/matprod.cpp:35]   --->   Operation 57 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 5.35>
ST_5 : Operation 58 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29 = add i10 %trunc_ln17_1, i10 %mul_ln29" [first_accel/matprod.cpp:29]   --->   Operation 58 'add' 'add_ln29' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i10 %add_ln29" [first_accel/matprod.cpp:29]   --->   Operation 59 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%m1_buffer_addr = getelementptr i32 %m1_buffer, i64 0, i64 %zext_ln29" [first_accel/matprod.cpp:29]   --->   Operation 60 'getelementptr' 'm1_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 61 'load' 'm1_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 62 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln29_1 = add i10 %mul_ln29_1, i10 %trunc_ln17" [first_accel/matprod.cpp:29]   --->   Operation 62 'add' 'add_ln29_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i10 %add_ln29_1" [first_accel/matprod.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%m2_buffer_addr = getelementptr i32 %m2_buffer, i64 0, i64 %zext_ln29_1" [first_accel/matprod.cpp:29]   --->   Operation 64 'getelementptr' 'm2_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 65 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 66 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln35 = add i10 %mul_ln35, i10 %trunc_ln17" [first_accel/matprod.cpp:35]   --->   Operation 66 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%m1_buffer_load = load i10 %m1_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 67 'load' 'm1_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%m2_buffer_load = load i10 %m2_buffer_addr" [first_accel/matprod.cpp:29]   --->   Operation 68 'load' 'm2_buffer_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 6.86>
ST_7 : Operation 69 [2/2] (6.86ns)   --->   "%mul = mul i32 %m2_buffer_load, i32 %m1_buffer_load" [first_accel/matprod.cpp:29]   --->   Operation 69 'mul' 'mul' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.86>
ST_8 : Operation 70 [1/2] (6.86ns)   --->   "%mul = mul i32 %m2_buffer_load, i32 %m1_buffer_load" [first_accel/matprod.cpp:29]   --->   Operation 70 'mul' 'mul' <Predicate = true> <Delay = 6.86> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.86> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (!icmp_ln26)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.75>
ST_9 : Operation 71 [1/1] (0.00ns)   --->   "%specpipeline_ln28 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [first_accel/matprod.cpp:28]   --->   Operation 71 'specpipeline' 'specpipeline_ln28' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1000, i64 500" [first_accel/matprod.cpp:27]   --->   Operation 72 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [first_accel/matprod.cpp:29]   --->   Operation 73 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 74 [1/1] (0.00ns)   --->   "%regc_load = load i32 %regc" [first_accel/matprod.cpp:31]   --->   Operation 74 'load' 'regc_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_9 : Operation 75 [1/1] (2.70ns)   --->   "%add_ln31 = add i32 %regc_load, i32 %mul" [first_accel/matprod.cpp:31]   --->   Operation 75 'add' 'add_ln31' <Predicate = (!icmp_ln30)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.79ns)   --->   "%select_ln30 = select i1 %icmp_ln30, i32 %mul, i32 %add_ln31" [first_accel/matprod.cpp:30]   --->   Operation 76 'select' 'select_ln30' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %select_ln30, i32 %regc" [first_accel/matprod.cpp:30]   --->   Operation 77 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i10 %add_ln35" [first_accel/matprod.cpp:35]   --->   Operation 78 'zext' 'zext_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%m3_buffer_addr = getelementptr i32 %m3_buffer, i64 0, i64 %zext_ln35" [first_accel/matprod.cpp:35]   --->   Operation 79 'getelementptr' 'm3_buffer_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (3.25ns)   --->   "%store_ln35 = store i32 %select_ln30, i10 %m3_buffer_addr" [first_accel/matprod.cpp:35]   --->   Operation 80 'store' 'store_ln35' <Predicate = (icmp_ln33)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln38 = br void %if.end26" [first_accel/matprod.cpp:38]   --->   Operation 81 'br' 'br_ln38' <Predicate = (icmp_ln33)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ N1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln6_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m1_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m2_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ N2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ m3_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ N3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ regc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                      (alloca           ) [ 0110000000]
j                      (alloca           ) [ 0111000000]
i                      (alloca           ) [ 0111000000]
N3_read                (read             ) [ 0110000000]
N2_read                (read             ) [ 0110000000]
trunc_ln6_read         (read             ) [ 0111100000]
trunc_ln6_1_read       (read             ) [ 0111100000]
N1_read                (read             ) [ 0110000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln0                 (br               ) [ 0000000000]
i_2                    (load             ) [ 0101000000]
icmp_ln26              (icmp             ) [ 0111111110]
br_ln26                (br               ) [ 0000000000]
k_load                 (load             ) [ 0000000000]
j_load                 (load             ) [ 0000000000]
trunc_ln17             (trunc            ) [ 0101110000]
trunc_ln17_1           (trunc            ) [ 0101110000]
trunc_ln17_2           (trunc            ) [ 0101100000]
icmp_ln30              (icmp             ) [ 0101111111]
k_1                    (add              ) [ 0000000000]
icmp_ln33              (icmp             ) [ 0111111111]
br_ln33                (br               ) [ 0000000000]
store_ln33             (store            ) [ 0000000000]
br_ln33                (br               ) [ 0000000000]
j_1                    (add              ) [ 0101000000]
icmp_ln37              (icmp             ) [ 0101000000]
add_ln37               (add              ) [ 0101000000]
store_ln38             (store            ) [ 0000000000]
br_ln26                (br               ) [ 0000000000]
i_3                    (select           ) [ 0000000000]
j_2                    (select           ) [ 0000000000]
store_ln38             (store            ) [ 0000000000]
store_ln38             (store            ) [ 0000000000]
mul_ln29               (mul              ) [ 0100010000]
mul_ln29_1             (mul              ) [ 0100010000]
mul_ln35               (mul              ) [ 0100010000]
add_ln29               (add              ) [ 0000000000]
zext_ln29              (zext             ) [ 0000000000]
m1_buffer_addr         (getelementptr    ) [ 0100001000]
add_ln29_1             (add              ) [ 0000000000]
zext_ln29_1            (zext             ) [ 0000000000]
m2_buffer_addr         (getelementptr    ) [ 0100001000]
add_ln35               (add              ) [ 0100001111]
m1_buffer_load         (load             ) [ 0100000110]
m2_buffer_load         (load             ) [ 0100000110]
mul                    (mul              ) [ 0100000001]
specpipeline_ln28      (specpipeline     ) [ 0000000000]
speclooptripcount_ln27 (speclooptripcount) [ 0000000000]
specloopname_ln29      (specloopname     ) [ 0000000000]
regc_load              (load             ) [ 0000000000]
add_ln31               (add              ) [ 0000000000]
select_ln30            (select           ) [ 0000000000]
store_ln30             (store            ) [ 0000000000]
zext_ln35              (zext             ) [ 0000000000]
m3_buffer_addr         (getelementptr    ) [ 0000000000]
store_ln35             (store            ) [ 0000000000]
br_ln38                (br               ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="N1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln6_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m1_buffer">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m1_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln6"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="m2_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m2_buffer"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="N2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="m3_buffer">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m3_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="N3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="regc">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="regc"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="k_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="j_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="1" slack="0"/>
<pin id="50" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="i_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="N3_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N3_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="N2_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N2_read/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="trunc_ln6_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="10" slack="0"/>
<pin id="70" dir="0" index="1" bw="10" slack="0"/>
<pin id="71" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_read/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="trunc_ln6_1_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="10" slack="0"/>
<pin id="76" dir="0" index="1" bw="10" slack="0"/>
<pin id="77" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln6_1_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="N1_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N1_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="m1_buffer_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="10" slack="0"/>
<pin id="90" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m1_buffer_addr/5 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="10" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m1_buffer_load/5 "/>
</bind>
</comp>

<comp id="99" class="1004" name="m2_buffer_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="10" slack="0"/>
<pin id="103" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m2_buffer_addr/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="10" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m2_buffer_load/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="m3_buffer_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="10" slack="0"/>
<pin id="116" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m3_buffer_addr/9 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln35_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="10" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/9 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="i_2_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="1"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln26_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="1"/>
<pin id="146" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln26/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="k_load_load_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="1"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="1"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="trunc_ln17_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="trunc_ln17_1_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_1/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln17_2_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln17_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="icmp_ln30_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="k_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln33_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="1"/>
<pin id="181" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln33_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="1"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln37_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="1"/>
<pin id="197" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln37_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln38_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="32" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="i_3_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="0" index="1" bw="32" slack="1"/>
<pin id="213" dir="0" index="2" bw="32" slack="1"/>
<pin id="214" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_3/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="j_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="0" index="2" bw="32" slack="1"/>
<pin id="219" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln38_store_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2"/>
<pin id="224" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="store_ln38_store_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="2"/>
<pin id="229" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln38/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln29_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="zext_ln29_1_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="10" slack="0"/>
<pin id="237" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/5 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/7 "/>
</bind>
</comp>

<comp id="243" class="1004" name="regc_load_load_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="regc_load/9 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln31_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln31/9 "/>
</bind>
</comp>

<comp id="252" class="1004" name="select_ln30_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="7"/>
<pin id="254" dir="0" index="1" bw="32" slack="1"/>
<pin id="255" dir="0" index="2" bw="32" slack="0"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln30_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/9 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln35_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="4"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/9 "/>
</bind>
</comp>

<comp id="269" class="1007" name="grp_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="0" index="1" bw="10" slack="1"/>
<pin id="272" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29/2 add_ln29/4 "/>
</bind>
</comp>

<comp id="276" class="1007" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="1"/>
<pin id="279" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln29_1/2 add_ln29_1/4 "/>
</bind>
</comp>

<comp id="283" class="1007" name="grp_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="10" slack="0"/>
<pin id="285" dir="0" index="1" bw="10" slack="1"/>
<pin id="286" dir="0" index="2" bw="10" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="10" slack="4"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/4 "/>
</bind>
</comp>

<comp id="289" class="1005" name="k_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="297" class="1005" name="j_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="304" class="1005" name="i_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="0"/>
<pin id="306" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="311" class="1005" name="N3_read_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N3_read "/>
</bind>
</comp>

<comp id="316" class="1005" name="N2_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N2_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln6_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="10" slack="1"/>
<pin id="323" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_read "/>
</bind>
</comp>

<comp id="327" class="1005" name="trunc_ln6_1_read_reg_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="1"/>
<pin id="329" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln6_1_read "/>
</bind>
</comp>

<comp id="332" class="1005" name="N1_read_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N1_read "/>
</bind>
</comp>

<comp id="337" class="1005" name="i_2_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="1"/>
<pin id="339" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="342" class="1005" name="icmp_ln26_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="6"/>
<pin id="344" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln26 "/>
</bind>
</comp>

<comp id="346" class="1005" name="trunc_ln17_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="2"/>
<pin id="348" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln17 "/>
</bind>
</comp>

<comp id="352" class="1005" name="trunc_ln17_1_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="1"/>
<pin id="354" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_1 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln17_2_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="1"/>
<pin id="360" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln17_2 "/>
</bind>
</comp>

<comp id="364" class="1005" name="icmp_ln30_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="7"/>
<pin id="366" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="369" class="1005" name="icmp_ln33_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="373" class="1005" name="j_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="1"/>
<pin id="375" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="378" class="1005" name="icmp_ln37_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="1"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="384" class="1005" name="add_ln37_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="1"/>
<pin id="386" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="389" class="1005" name="m1_buffer_addr_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="1"/>
<pin id="391" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_addr "/>
</bind>
</comp>

<comp id="394" class="1005" name="m2_buffer_addr_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="1"/>
<pin id="396" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_addr "/>
</bind>
</comp>

<comp id="399" class="1005" name="add_ln35_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="4"/>
<pin id="401" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="add_ln35 "/>
</bind>
</comp>

<comp id="404" class="1005" name="m1_buffer_load_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="1"/>
<pin id="406" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m1_buffer_load "/>
</bind>
</comp>

<comp id="409" class="1005" name="m2_buffer_load_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="m2_buffer_load "/>
</bind>
</comp>

<comp id="414" class="1005" name="mul_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="18" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="55"><net_src comp="18" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="20" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="10" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="22" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="22" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="20" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="26" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="104"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="26" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="24" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="147"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="148" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="140" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="148" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="24" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="148" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="172" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="172" pin="2"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="151" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="18" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="188" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="203"><net_src comp="140" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="18" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="24" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="210" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="215" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="231" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="238"><net_src comp="235" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="246"><net_src comp="16" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="252" pin=2"/></net>

<net id="258"><net_src comp="252" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="16" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="274"><net_src comp="162" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="269" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="281"><net_src comp="158" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="282"><net_src comp="276" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="288"><net_src comp="162" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="292"><net_src comp="44" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="294"><net_src comp="289" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="295"><net_src comp="289" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="296"><net_src comp="289" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="300"><net_src comp="48" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="303"><net_src comp="297" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="307"><net_src comp="52" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="309"><net_src comp="304" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="310"><net_src comp="304" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="314"><net_src comp="56" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="194" pin=1"/></net>

<net id="319"><net_src comp="62" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="324"><net_src comp="68" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="326"><net_src comp="321" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="330"><net_src comp="74" pin="2"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="335"><net_src comp="80" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="340"><net_src comp="140" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="345"><net_src comp="143" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="154" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="351"><net_src comp="346" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="355"><net_src comp="158" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="361"><net_src comp="162" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="363"><net_src comp="358" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="367"><net_src comp="166" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="372"><net_src comp="178" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="188" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="381"><net_src comp="194" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="387"><net_src comp="199" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="392"><net_src comp="86" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="397"><net_src comp="99" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="402"><net_src comp="283" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="407"><net_src comp="93" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="412"><net_src comp="106" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="417"><net_src comp="239" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="252" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m3_buffer | {9 }
	Port: regc | {9 }
 - Input state : 
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6_1 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m1_buffer | {5 6 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : trunc_ln6 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : m2_buffer | {5 6 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N2 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : N3 | {1 }
	Port: matprod_Pipeline_VITIS_LOOP_26_1 : regc | {9 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln26 : 1
		br_ln26 : 2
		trunc_ln17 : 1
		trunc_ln17_1 : 1
		trunc_ln17_2 : 1
		mul_ln29 : 2
		mul_ln29_1 : 2
		icmp_ln30 : 1
		k_1 : 1
		icmp_ln33 : 2
		br_ln33 : 3
		store_ln33 : 2
		mul_ln35 : 2
		j_1 : 1
		icmp_ln37 : 2
		add_ln37 : 1
	State 3
		store_ln38 : 1
		store_ln38 : 1
	State 4
		add_ln29 : 1
		add_ln29_1 : 1
		add_ln35 : 1
	State 5
		zext_ln29 : 1
		m1_buffer_addr : 2
		m1_buffer_load : 3
		zext_ln29_1 : 1
		m2_buffer_addr : 2
		m2_buffer_load : 3
	State 6
	State 7
	State 8
	State 9
		add_ln31 : 1
		select_ln30 : 2
		store_ln30 : 3
		m3_buffer_addr : 1
		store_ln35 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |          grp_fu_239         |    3    |   165   |    50   |
|----------|-----------------------------|---------|---------|---------|
|          |          k_1_fu_172         |    0    |    0    |    39   |
|    add   |          j_1_fu_188         |    0    |    0    |    39   |
|          |       add_ln37_fu_199       |    0    |    0    |    39   |
|          |       add_ln31_fu_247       |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |          i_3_fu_210         |    0    |    0    |    32   |
|  select  |          j_2_fu_215         |    0    |    0    |    32   |
|          |      select_ln30_fu_252     |    0    |    0    |    32   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln26_fu_143      |    0    |    0    |    18   |
|   icmp   |       icmp_ln30_fu_166      |    0    |    0    |    18   |
|          |       icmp_ln33_fu_178      |    0    |    0    |    18   |
|          |       icmp_ln37_fu_194      |    0    |    0    |    18   |
|----------|-----------------------------|---------|---------|---------|
|          |          grp_fu_269         |    1    |    0    |    0    |
|  muladd  |          grp_fu_276         |    1    |    0    |    0    |
|          |          grp_fu_283         |    1    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      N3_read_read_fu_56     |    0    |    0    |    0    |
|          |      N2_read_read_fu_62     |    0    |    0    |    0    |
|   read   |  trunc_ln6_read_read_fu_68  |    0    |    0    |    0    |
|          | trunc_ln6_1_read_read_fu_74 |    0    |    0    |    0    |
|          |      N1_read_read_fu_80     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      trunc_ln17_fu_154      |    0    |    0    |    0    |
|   trunc  |     trunc_ln17_1_fu_158     |    0    |    0    |    0    |
|          |     trunc_ln17_2_fu_162     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       zext_ln29_fu_231      |    0    |    0    |    0    |
|   zext   |      zext_ln29_1_fu_235     |    0    |    0    |    0    |
|          |       zext_ln35_fu_265      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    6    |   165   |   374   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     N1_read_reg_332    |   32   |
|     N2_read_reg_316    |   32   |
|     N3_read_reg_311    |   32   |
|    add_ln35_reg_399    |   10   |
|    add_ln37_reg_384    |   32   |
|       i_2_reg_337      |   32   |
|        i_reg_304       |   32   |
|    icmp_ln26_reg_342   |    1   |
|    icmp_ln30_reg_364   |    1   |
|    icmp_ln33_reg_369   |    1   |
|    icmp_ln37_reg_378   |    1   |
|       j_1_reg_373      |   32   |
|        j_reg_297       |   32   |
|        k_reg_289       |   32   |
| m1_buffer_addr_reg_389 |   10   |
| m1_buffer_load_reg_404 |   32   |
| m2_buffer_addr_reg_394 |   10   |
| m2_buffer_load_reg_409 |   32   |
|       mul_reg_414      |   32   |
|  trunc_ln17_1_reg_352  |   10   |
|  trunc_ln17_2_reg_358  |   10   |
|   trunc_ln17_reg_346   |   10   |
|trunc_ln6_1_read_reg_327|   10   |
| trunc_ln6_read_reg_321 |   10   |
+------------------------+--------+
|          Total         |   468  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_93 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_106 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_269    |  p0  |   3  |  10  |   30   ||    13   |
|     grp_fu_276    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_276    |  p1  |   2  |  10  |   20   ||    9    |
|     grp_fu_283    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_283    |  p1  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   150  || 11.3024 ||    67   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   165  |   374  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   67   |
|  Register |    -   |    -   |   468  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |   11   |   633  |   441  |
+-----------+--------+--------+--------+--------+
