{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.1 Build 216 11/23/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 02 05:19:59 2012 " "Info: Processing started: Sat Jun 02 05:19:59 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do inputSync.v(10) " "Warning (10463): Verilog HDL Declaration warning at inputSync.v(10): \"do\" is SystemVerilog-2005 keyword" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 10 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsync.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file inputsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 coinSync " "Info (12023): Found entity 1: coinSync" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 inputSync " "Info (12023): Found entity 2: inputSync" {  } { { "inputSync.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_top.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_top " "Info (12023): Found entity 1: KP_top" {  } { { "KP/KP_top.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_smachine.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_smachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_sMachine " "Info (12023): Found entity 1: KP_sMachine" {  } { { "KP/KP_sMachine.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_sMachine.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_scan.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_scan.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Scan " "Info (12023): Found entity 1: KP_Scan" {  } { { "KP/KP_Scan.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Scan.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_read.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Read " "Info (12023): Found entity 1: KP_Read" {  } { { "KP/KP_Read.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Read.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_latch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Latch " "Info (12023): Found entity 1: KP_Latch" {  } { { "KP/KP_Latch.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Latch.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "kp/kp_key_bcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file kp/kp_key_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 KP_Key_BCD " "Info (12023): Found entity 1: KP_Key_BCD" {  } { { "KP/KP_Key_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_Key_BCD.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/priority_n_counter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/priority_n_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PRIORITY_N_COUNTER " "Info (12023): Found entity 1: PRIORITY_N_COUNTER" {  } { { "MultiplexedDisplay/PRIORITY_N_COUNTER.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/PRIORITY_N_COUNTER.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mux4_1x4.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/mux4_1x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4_1x4 " "Info (12023): Found entity 1: MUX4_1x4" {  } { { "MultiplexedDisplay/MUX4_1x4.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MUX4_1x4.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b MutiplexedDisplay.v(21) " "Info (10281): Verilog HDL Declaration information at MutiplexedDisplay.v(21): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/mutiplexeddisplay.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/mutiplexeddisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexedDisplay " "Info (12023): Found entity 1: MultiplexedDisplay" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexeddisplay/bcd_7seg.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file multiplexeddisplay/bcd_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEG " "Info (12023): Found entity 1: BCD_7SEG" {  } { { "MultiplexedDisplay/BCD_7SEG.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/BCD_7SEG.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.v 2 2 " "Info (12021): Found 2 design units, including 2 entities, in source file lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Info (12023): Found entity 1: Lab1" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 tristate " "Info (12023): Found entity 2: tristate" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_latch.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file data_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info (12023): Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/DATA_LATCH.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coin_bcd.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file coin_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 coin_BCD " "Info (12023): Found entity 1: coin_BCD" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coincounter.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file coincounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 CoinCounter " "Info (12023): Found entity 1: CoinCounter" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Info (12021): Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKDIV " "Info (12023): Found entity 1: CLKDIV" {  } { { "CLKDIV.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CLKDIV.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "second Lab1.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(90): created implicit net for \"second\"" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "key Lab1.v(90) " "Warning (10236): Verilog HDL Implicit Net warning at Lab1.v(90): created implicit net for \"key\"" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1 " "Info (12127): Elaborating entity \"Lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Lab1.v(81) " "Warning (10230): Verilog HDL assignment warning at Lab1.v(81): truncated value with size 32 to match size of target (8)" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_RIGHT Lab1.v(40) " "Warning (10034): Output port \"LED_RIGHT\" at Lab1.v(40) has no driver" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED_LEFT Lab1.v(41) " "Warning (10034): Output port \"LED_LEFT\" at Lab1.v(41) has no driver" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKDIV CLKDIV:divider " "Info (12128): Elaborating entity \"CLKDIV\" for hierarchy \"CLKDIV:divider\"" {  } { { "Lab1.v" "divider" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_top KP_top:kp " "Info (12128): Elaborating entity \"KP_top\" for hierarchy \"KP_top:kp\"" {  } { { "Lab1.v" "kp" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Scan KP_top:kp\|KP_Scan:sc " "Info (12128): Elaborating entity \"KP_Scan\" for hierarchy \"KP_top:kp\|KP_Scan:sc\"" {  } { { "KP/KP_top.v" "sc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_sMachine KP_top:kp\|KP_sMachine:stm " "Info (12128): Elaborating entity \"KP_sMachine\" for hierarchy \"KP_top:kp\|KP_sMachine:stm\"" {  } { { "KP/KP_top.v" "stm" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 KP_sMachine.v(49) " "Warning (10230): Verilog HDL assignment warning at KP_sMachine.v(49): truncated value with size 32 to match size of target (2)" {  } { { "KP/KP_sMachine.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_sMachine.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Latch KP_top:kp\|KP_Latch:lc " "Info (12128): Elaborating entity \"KP_Latch\" for hierarchy \"KP_top:kp\|KP_Latch:lc\"" {  } { { "KP/KP_top.v" "lc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KP_Key_BCD KP_top:kp\|KP_Key_BCD:as " "Info (12128): Elaborating entity \"KP_Key_BCD\" for hierarchy \"KP_top:kp\|KP_Key_BCD:as\"" {  } { { "KP/KP_top.v" "as" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/KP/KP_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tristate tristate:ts " "Info (12128): Elaborating entity \"tristate\" for hierarchy \"tristate:ts\"" {  } { { "Lab1.v" "ts" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinSync coinSync:csync " "Info (12128): Elaborating entity \"coinSync\" for hierarchy \"coinSync:csync\"" {  } { { "Lab1.v" "csync" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inputSync coinSync:csync\|inputSync:un " "Info (12128): Elaborating entity \"inputSync\" for hierarchy \"coinSync:csync\|inputSync:un\"" {  } { { "inputSync.v" "un" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/inputSync.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CoinCounter CoinCounter:ccnt " "Info (12128): Elaborating entity \"CoinCounter\" for hierarchy \"CoinCounter:ccnt\"" {  } { { "Lab1.v" "ccnt" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(24) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(24): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(25) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(25): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(26) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(26): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(27) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(27): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CoinCounter.v(28) " "Warning (10230): Verilog HDL assignment warning at CoinCounter.v(28): truncated value with size 32 to match size of target (6)" {  } { { "CoinCounter.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/CoinCounter.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_BCD coin_BCD:c_bcd " "Info (12128): Elaborating entity \"coin_BCD\" for hierarchy \"coin_BCD:c_bcd\"" {  } { { "Lab1.v" "c_bcd" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "63 0 63 coin_BCD.v(12) " "Warning (10850): Verilog HDL warning at coin_BCD.v(12): number of words (63) in memory file does not match the number of elements in the address range \[0:63\]" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.data_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.data_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.waddr_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.waddr_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "nickelrom.we_a 0 coin_BCD.v(10) " "Warning (10030): Net \"nickelrom.we_a\" at coin_BCD.v(10) has no driver or initial value, using a default initial value '0'" {  } { { "coin_BCD.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/coin_BCD.v" 10 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexedDisplay MultiplexedDisplay:lb " "Info (12128): Elaborating entity \"MultiplexedDisplay\" for hierarchy \"MultiplexedDisplay:lb\"" {  } { { "Lab1.v" "lb" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PRIORITY_N_COUNTER MultiplexedDisplay:lb\|PRIORITY_N_COUNTER:pc " "Info (12128): Elaborating entity \"PRIORITY_N_COUNTER\" for hierarchy \"MultiplexedDisplay:lb\|PRIORITY_N_COUNTER:pc\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "pc" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1x4 MultiplexedDisplay:lb\|MUX4_1x4:m " "Info (12128): Elaborating entity \"MUX4_1x4\" for hierarchy \"MultiplexedDisplay:lb\|MUX4_1x4:m\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "m" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_7SEG MultiplexedDisplay:lb\|BCD_7SEG:b " "Info (12128): Elaborating entity \"BCD_7SEG\" for hierarchy \"MultiplexedDisplay:lb\|BCD_7SEG:b\"" {  } { { "MultiplexedDisplay/MutiplexedDisplay.v" "b" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/MultiplexedDisplay/MutiplexedDisplay.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "9 " "Info (13014): Ignored 9 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "9 " "Info (13019): Ignored 9 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/db/Lab1.ram0_coin_BCD_7bb7ec3f.hdl.mif " "Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/db/Lab1.ram0_coin_BCD_7bb7ec3f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Warning (13024): Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[0\] GND " "Warning (13410): Pin \"LED_RIGHT\[0\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[1\] GND " "Warning (13410): Pin \"LED_RIGHT\[1\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[2\] GND " "Warning (13410): Pin \"LED_RIGHT\[2\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_RIGHT\[3\] GND " "Warning (13410): Pin \"LED_RIGHT\[3\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[0\] GND " "Warning (13410): Pin \"LED_LEFT\[0\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[1\] GND " "Warning (13410): Pin \"LED_LEFT\[1\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[2\] GND " "Warning (13410): Pin \"LED_LEFT\[2\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_LEFT\[3\] GND " "Warning (13410): Pin \"LED_LEFT\[3\]\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "DP GND " "Warning (13410): Pin \"DP\" is stuck at GND" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WMLS_MLS_STUCK_PIN" "COM4 VCC " "Warning (13410): Pin \"COM4\" is stuck at VCC" {  } { { "Lab1.v" "" { Text "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 19 " "Info (17049): 19 registers lost all their fanouts during netlist optimizations. The first 19 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~3 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~3\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state~4 " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state~4\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|load " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|load\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[3\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[3\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[2\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[2\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[1\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[7\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[7\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[6\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[6\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Latch:lc\|d_l\[5\] " "Info (17050): Register \"KP_top:kp\|KP_Latch:lc\|d_l\[5\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|count\[0\] " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|count\[0\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|count\[1\] " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|count\[1\]\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|latch " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|latch\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_second " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_second\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_back " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_back\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_Key_BCD:as\|state.s_first " "Info (17050): Register \"KP_top:kp\|KP_Key_BCD:as\|state.s_first\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_SCAN " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_SCAN\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_PRESSED " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_PRESSED\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_RELEASED " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_RELEASED\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "KP_top:kp\|KP_sMachine:stm\|state.s_DEBOUNCE " "Info (17050): Register \"KP_top:kp\|KP_sMachine:stm\|state.s_DEBOUNCE\" lost all its fanouts during netlist optimizations." {  } {  } 0 17050 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "142 " "Info (21057): Implemented 142 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info (21058): Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Info (21059): Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info (21060): Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "109 " "Info (21061): Implemented 109 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.map.smsg " "Info (144001): Generated suppressed messages file C:/altera/11.1sp1/QuartusProjects/APLD_CST_351/Lab3/Lab1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 32-bit " "Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "281 " "Info: Peak virtual memory: 281 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 02 05:20:00 2012 " "Info: Processing ended: Sat Jun 02 05:20:00 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
