
<html><head><title>PART 2: Xcelium Simulator Mixed-Signal Capabilities</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-11-04" />
<meta name="CreateTime" content="1572864920" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Virtuoso AMS Designer simulator, a mixed-signal simulator that supports the Verilog-AMS and VHDL-AMS language standards." />
<meta name="DocTitle" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="PART 2: Xcelium Simulator Mixed-Signal Capabilities" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="general" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed Signal,Analog Mixed Signal,Digital Mixed Signal,Explorer," />
<meta name="prod_subfeature" content="Documentation,Documentation,SV-MS,AMS Designer," />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="amssimug" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-11-04" />
<meta name="ModifiedTime" content="1572864920" />
<meta name="NextFile" content="SystemVerilog_Real_Number_Modeling.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="Debugging.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Functional Verification" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide -- PART 2: Xcelium Simulator Mixed-Signal Capabilities" />
<meta name="Version" content="19.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="amssimug2003" />
<meta name="confluence-version" content="6.13.3" />
<meta name="ecms-plugin-version" content="03.30.005" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    </head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="amssimugTOC.html">Contents</a></li><li><a class="prev" href="Debugging.html" title="Debugging">Debugging</a></li><li style="float: right;"><a class="viewPrint" href="amssimug.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="SystemVerilog_Real_Number_Modeling.html" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Spectre AMS Designer and Xcelium Simulator Mixed-Signal User Guide<br />Product Version 19.09, September 2019</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <div style="width: 100%; font-size: 32px; text-align: left;               font-weight: bold;">18</div>
<h1 style="margin: 4px 0 4px;"><span>PART 2: Xcelium Simulator Mixed-Signal Capabilities</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p><span class="confluence-anchor-link" id="PART2:XceliumSimulatorMixed-SignalCapabilities-1031356"></span></p>

<p>This section describes the AMS Designer features that can be run using the Xcelium simulator with mixed-signal option. It supports the simulation of languages, such as Verilog-AMS and VHDL-AMS, SystemVerilog Real Number Modeling (SVRNM), SV and mixed-signal (MS) capabilities along with SPICE or Verilog-A, and other digital-centric mixed-signal technologies like low power and MS, code coverage with MS, and so on.</p>
<div class="confluence-information-macro confluence-information-macro-note"><span class="aui-icon aui-icon-small aui-iconfont-warning confluence-information-macro-icon"></span><div class="confluence-information-macro-body">
<p>The features covered under the Spectre AMS Designer Simulator can also be run using the Xcelium mixed-signal simulator with mixed-signal option. For more information on these features, see&#160;<a href="PART_1__Spectre_AMS_Designer_Simulator_and_Xcelium_Simulator_with_Mixed-Signal_Option_Capabilities.html">PART 1: Spectre AMS Designer Simulator Capabilities</a>.</p>
</div>
</div>

<p>This part contains the following chapters:</p>
<ul><li><a href="SystemVerilog_Real_Number_Modeling.html#SystemVerilogRealNumberModeling-1031602"> SystemVerilog Real Number Modeling </a></li></ul><ul><li><a href="SystemVerilog_and_AMS_Extensions.html#SystemVerilogandAMSExtensions-1031602"> SystemVerilog and AMS extensions </a></li></ul><ul><li><a href="Low_Power_and_Mixed-Signal_Verification.html">Low Power and Mixed-Signal Verification</a></li></ul><ul><li><a href="SystemC_Integration_for_Mixed-Signal_Verification.html">SystemC Integration for Mixed-Signal Verification</a></li><li><a href="Incremental_Elaboration_for_Mixed-Signal.html">Incremental Elaboration for Mixed-Signal</a></li></ul>
                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Debugging.html" id="prev" title="Debugging">Debugging</a></em></b><b><em><a href="SystemVerilog_Real_Number_Modeling.html" id="nex" title="SystemVerilog_Real_Number_Modeling">SystemVerilog_Real_Number_Mode ...</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" /></body></html>