parent	,	V_50
ENOMEM	,	V_64
ICTLR_COP_IER_CLR	,	V_29
tegra_eoi	,	F_8
of_match_node	,	F_28
virq	,	V_41
"%s: no parent, giving up\n"	,	L_1
"%s: no valid regions, giving up\n"	,	L_3
hwirq	,	V_7
writel_relaxed	,	F_3
local_irq_save	,	F_14
ICTLR_CPU_IER	,	V_22
irq_domain_alloc_irqs_parent	,	F_24
enable	,	V_12
irq_domain	,	V_32
ICTLR_COP_IEP_CLASS	,	V_28
irq_chip_unmask_parent	,	F_7
index	,	V_14
tegra_ictlr_init	,	F_25
node	,	V_52
full_name	,	V_59
"%s: unable to obtain parent domain\n"	,	L_2
ICTLR_CPU_IEP_FIR_CLR	,	V_10
domain	,	V_40
pr_err	,	F_26
tegra_ictlr_write_mask	,	F_1
GFP_KERNEL	,	V_63
tegra_ictlr_domain_translate	,	F_20
irq_data	,	V_1
ENODEV	,	V_60
tegra_ictlr_resume	,	F_17
nr_irqs	,	V_42
kfree	,	F_35
flags	,	V_17
device_node	,	V_51
ICTLR_COP_IER	,	V_26
cop_iep	,	V_27
cop_ier	,	V_25
irq_hw_number_t	,	T_3
local_irq_restore	,	F_16
ictlr	,	V_20
num_ictlrs	,	V_19
tegra_ictlr_chip	,	V_49
chip_data	,	V_5
out_unmap	,	V_68
irq_domain_add_hierarchy	,	F_32
d	,	V_2
err	,	V_58
parent_fwspec	,	V_44
pr_info	,	F_33
irq	,	V_13
i	,	V_18
EINVAL	,	V_37
TEGRA_MAX_NUM_ICTLRS	,	V_65
cpu_iep	,	V_23
__init	,	T_4
of_iomap	,	F_30
cpu_ier	,	V_21
tegra_mask	,	F_4
irq_chip_mask_parent	,	F_5
tegra_ictlr_domain_ops	,	V_67
ICTLR_CPU_IEP_FIR_SET	,	V_11
"%s: %d interrupts forwarded to %s\n"	,	L_6
data	,	V_43
out_free	,	V_66
"%s: Found %u interrupt controllers in DT; expected %u.\n"	,	L_4
soc	,	V_57
__iomem	,	T_1
tegra_set_wake	,	F_12
lic	,	V_15
tegra_ictlr_info	,	V_45
ICTLR_CPU_IER_CLR	,	V_8
tegra_ictlr_soc	,	V_56
tegra_ictlr_suspend	,	F_13
reg	,	V_3
u32	,	T_2
ictlr_wake_mask	,	V_16
fwnode	,	V_35
info	,	V_46
ictlr_matches	,	V_62
param_count	,	V_36
GIC_SPI	,	V_48
WARN	,	F_31
readl_relaxed	,	F_15
IRQ_TYPE_SENSE_MASK	,	V_39
"%s: failed to allocated domain\n"	,	L_5
parent_domain	,	V_53
irq_chip_eoi_parent	,	F_9
iounmap	,	F_34
ENXIO	,	V_61
ICTLR_CPU_IER_SET	,	V_9
irq_chip_retrigger_hierarchy	,	F_11
param	,	V_38
kzalloc	,	F_29
tegra_unmask	,	F_6
host_data	,	V_47
of_device_id	,	V_54
fwspec	,	V_34
mask	,	V_6
tegra_ictlr_syscore_init	,	F_18
tegra_retrigger	,	F_10
is_of_node	,	F_21
match	,	V_55
BIT	,	F_2
ICTLR_CPU_IEP_CLASS	,	V_24
tegra_ictlr_domain_alloc	,	F_22
tegra_ictlr_syscore_ops	,	V_31
ICTLR_COP_IER_SET	,	V_30
irq_fwspec	,	V_33
irq_find_host	,	F_27
register_syscore_ops	,	F_19
base	,	V_4
irq_domain_set_hwirq_and_chip	,	F_23
