###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        51495   # Number of WRITE/WRITEP commands
num_reads_done                 =       534739   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       423854   # Number of read row buffer hits
num_read_cmds                  =       534739   # Number of READ/READP commands
num_writes_done                =        51495   # Number of read requests issued
num_write_row_hits             =        29275   # Number of write row buffer hits
num_act_cmds                   =       133554   # Number of ACT commands
num_pre_cmds                   =       133526   # Number of PRE commands
num_ondemand_pres              =       112496   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9322900   # Cyles of rank active rank.0
rank_active_cycles.1           =      8995495   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       677100   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1004505   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       545450   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5471   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1842   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2994   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2599   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          702   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          783   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1355   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2647   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2140   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20251   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            1   # Write cmd latency (cycles)
write_latency[20-39]           =           28   # Write cmd latency (cycles)
write_latency[40-59]           =           26   # Write cmd latency (cycles)
write_latency[60-79]           =          103   # Write cmd latency (cycles)
write_latency[80-99]           =          205   # Write cmd latency (cycles)
write_latency[100-119]         =          399   # Write cmd latency (cycles)
write_latency[120-139]         =          693   # Write cmd latency (cycles)
write_latency[140-159]         =         1038   # Write cmd latency (cycles)
write_latency[160-179]         =         1424   # Write cmd latency (cycles)
write_latency[180-199]         =         1813   # Write cmd latency (cycles)
write_latency[200-]            =        45765   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       239325   # Read request latency (cycles)
read_latency[40-59]            =        73608   # Read request latency (cycles)
read_latency[60-79]            =        75970   # Read request latency (cycles)
read_latency[80-99]            =        29577   # Read request latency (cycles)
read_latency[100-119]          =        21874   # Read request latency (cycles)
read_latency[120-139]          =        16862   # Read request latency (cycles)
read_latency[140-159]          =        10403   # Read request latency (cycles)
read_latency[160-179]          =         7846   # Read request latency (cycles)
read_latency[180-199]          =         6197   # Read request latency (cycles)
read_latency[200-]             =        53077   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.57063e+08   # Write energy
read_energy                    =  2.15607e+09   # Read energy
act_energy                     =  3.65404e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.25008e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.82162e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.81749e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.61319e+09   # Active standby energy rank.1
average_read_latency           =      92.9842   # Average read request latency (cycles)
average_interarrival           =      17.0573   # Average request interarrival latency (cycles)
total_energy                   =   1.5721e+10   # Total energy (pJ)
average_power                  =       1572.1   # Average power (mW)
average_bandwidth              =      5.00253   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        56710   # Number of WRITE/WRITEP commands
num_reads_done                 =       597052   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       479014   # Number of read row buffer hits
num_read_cmds                  =       597051   # Number of READ/READP commands
num_writes_done                =        56717   # Number of read requests issued
num_write_row_hits             =        31806   # Number of write row buffer hits
num_act_cmds                   =       143534   # Number of ACT commands
num_pre_cmds                   =       143504   # Number of PRE commands
num_ondemand_pres              =       120460   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9126632   # Cyles of rank active rank.0
rank_active_cycles.1           =      9096748   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       873368   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       903252   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       613939   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4721   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1874   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3006   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2465   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          639   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          807   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1368   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2694   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         2051   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20205   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           22   # Write cmd latency (cycles)
write_latency[40-59]           =           28   # Write cmd latency (cycles)
write_latency[60-79]           =          132   # Write cmd latency (cycles)
write_latency[80-99]           =          307   # Write cmd latency (cycles)
write_latency[100-119]         =          508   # Write cmd latency (cycles)
write_latency[120-139]         =          868   # Write cmd latency (cycles)
write_latency[140-159]         =         1086   # Write cmd latency (cycles)
write_latency[160-179]         =         1409   # Write cmd latency (cycles)
write_latency[180-199]         =         1603   # Write cmd latency (cycles)
write_latency[200-]            =        50747   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       244076   # Read request latency (cycles)
read_latency[40-59]            =        84133   # Read request latency (cycles)
read_latency[60-79]            =        83840   # Read request latency (cycles)
read_latency[80-99]            =        36778   # Read request latency (cycles)
read_latency[100-119]          =        26231   # Read request latency (cycles)
read_latency[120-139]          =        20084   # Read request latency (cycles)
read_latency[140-159]          =        13382   # Read request latency (cycles)
read_latency[160-179]          =        10019   # Read request latency (cycles)
read_latency[180-199]          =         7910   # Read request latency (cycles)
read_latency[200-]             =        70598   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.83096e+08   # Write energy
read_energy                    =  2.40731e+09   # Read energy
act_energy                     =  3.92709e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.19217e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.33561e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.69502e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.67637e+09   # Active standby energy rank.1
average_read_latency           =      106.158   # Average read request latency (cycles)
average_interarrival           =      15.2953   # Average request interarrival latency (cycles)
total_energy                   =  1.60119e+10   # Total energy (pJ)
average_power                  =      1601.19   # Average power (mW)
average_bandwidth              =      5.57883   # Average bandwidth
