<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Tue Jan 14 12:15:42 2025


Command Line:  synthesis -f counter_impl1_lattice.synproj -gui -msgset C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA256.
The -d option is LCMXO3LF-6900C.
Using package CABGA256.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-6900C

### Package : CABGA256

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = counter.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor (searchpath added)
-p C:/lscc/diamond/3.13/ispfpga/xo3c00f/data (searchpath added)
-p C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor/impl1 (searchpath added)
-p C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor (searchpath added)
Verilog design file = C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor/clk_gen.v
Verilog design file = C:/Facultate anul 3/Proiect electronica digitala/semafor_variantaB/semafor/counter.v
NGD file = counter_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/clk_gen.v. VERI-1482
Analyzing Verilog file c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.13/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): counter
INFO - synthesis: c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v(1): compiling module counter. VERI-1018
INFO - synthesis: c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v(117): compiling module clock_divider. VERI-1018
WARNING - synthesis: c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v(60): expression size 32 truncated to fit in target size 24. VERI-1209
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c6900.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.17.
Top-level module name = counter.
WARNING - synthesis: c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v(108): Register pulse_46 is stuck at Zero. VDB-5013
INFO - synthesis: Extracted state machine for register 'semafor_state' with gray encoding
original encoding -> new encoding (gray encoding)

 00 -> 00

 01 -> 01

 10 -> 11




WARNING - synthesis: c:/facultate anul 3/proiect electronica digitala/semafor_variantab/semafor/counter.v(108): Register led_in_i0_i6 is stuck at One. VDB-5014
GSR instance connected to net rst_c.
Duplicate register/latch removal. led_in_i0_i7 is a one-to-one match with led_in_i0_i3.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in counter_drc.log.
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file counter_impl1.ngd.

################### Begin Area Report (counter)######################
Number of register bits => 67 of 7485 (0 % )
CCU2D => 39
FD1P3AX => 4
FD1P3AY => 2
FD1P3IX => 27
FD1P3JX => 1
FD1S3AX => 1
FD1S3IX => 32
GSR => 1
IB => 3
LUT4 => 43
OB => 36
PFUMX => 2
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : clk_c, loads : 63
  Net : clk_div/slow_clk, loads : 9
Clock Enable Nets
Number of Clock Enables: 5
Top 5 highest fanout Clock Enables:
  Net : clk_c_enable_30, loads : 26
  Net : semafor_state_0, loads : 15
  Net : clk_c_enable_26, loads : 4
  Net : slow_clk_enable_3, loads : 2
  Net : slow_clk_enable_2, loads : 1
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : count_31__N_217, loads : 37
  Net : clk_c_enable_30, loads : 26
  Net : n2479, loads : 24
  Net : led_7_N_1_7, loads : 16
  Net : semafor_state_0, loads : 15
  Net : count_semafor_c_1, loads : 7
  Net : count_semafor_c_2, loads : 6
  Net : count_semafor_c_0, loads : 6
  Net : count_semafor_c_23, loads : 4
  Net : count_semafor_c_22, loads : 4
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets slow_clk]                |            -|            -|     0  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_c]                   |  200.000 MHz|   98.001 MHz|     9 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 74.563  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.438  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
