/*
* -------------------------------------------------------------------
* --                      Intel Proprietary
* --              Copyright (C) 2014 Intel Corporation
* --                    All Rights Reserved
* -------------------------------------------------------------------
* --           Auto-generated by /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl 
* --  i_csrs.pl Version 1.5 last modified on Tuesday 7/29/14 09:09:34
* --   /p/slx/pvesv/wfr_autogen/utils/scripts/i_csrs/i_csrs.pl -C -S fxr_tx_ci -o /p/slx/pvesv/fxr_autogen/fxr /p/slx/pvesv/fxr_autogen/Fox_River/xml/300_Memory_Map.xml /p/slx/pvesv/fxr_autogen/Fox_River/xml/320_Memory_Map_TX_CI.xml  
* --------------------------------------------------------------------
*/

#ifndef DEF_FXR_TX_CI_SW_DEF
#define DEF_FXR_TX_CI_SW_DEF

#define FXR_NUM_CONTEXTS						256
#define FXR_NUM_PIDS							4096
#define FXR_MAX_CONTEXT							255
#define FXR_TX_CONTEXT_ENTRIES						128
#define FXR_TX_CONTEXT_MAX						127
#define FXR_RX_CONTEXT_ENTRIES						16
#define FXR_RX_CONTEXT_MAX						15
#define FXR_NUM_SL							32
#define FXR_MAX_SL							31
#define FXR_TX_CI_RT_ENTRIES						65536
#define FXR_TX_CI_RT_MAX						65535
#define FXR_TX_CI_AUTH_ENTRIES						8
#define FXR_TX_CI_CSR_OFFSET						0x0000000
#define FXR_TX_CI_CQ_AUTH_OFFSET					0x0000000
#define FXR_TX_CI_CQ_CONFIG_OFFSET					16384
#define FXR_TX_CI_CQ_TAIL_OFFSET					2048
#define FXR_TX_CI_UPDATE_CNTRL_OFFSET					4096
#define FXR_TX_CI_SL0_TO_TC_OFFSET					4104
#define FXR_TX_CI_SL1_TO_TC_OFFSET					4112
#define FXR_TX_CI_SL2_TO_TC_OFFSET					4120
#define FXR_TX_CI_SL3_TO_TC_OFFSET					4128
#define FXR_TX_CI_SL4_TO_TC_OFFSET					4136
#define FXR_TX_CI_SL5_TO_TC_OFFSET					4144
#define FXR_TX_CI_SL6_TO_TC_OFFSET					4152
#define FXR_TX_CI_SL7_TO_TC_OFFSET					4160
#define FXR_TX_CI_DRAIN_OFFSET						4168
#define FXR_TX_CI_RESET_OFFSET						4176
#define FXR_TX_CI_TO_LIMIT_OFFSET					4184
#define FXR_TX_CI_DLID_GRAN_OFFSET					4192
#define FXR_TX_CI_ERROR_GENERAL_OFFSET					4200
#define FXR_TX_CI_CQ_OFFSET						0x0100000
#define FXR_TX_CI_RT_OFFSET						0x0300000
/*
* Table #3 of 320_Memory_Map_TX_CI.xml - TX_CQ_AUTHENTICATION_CSR
* This structure contains 8 entries per CQ, addressed by the command 
* authorization index together with the CQ number. Each entry contains an SRANK 
* and USER_ID.
*/
#define FXR_TX_CQ_AUTHENTICATION_CSR					(FXR_TX_CI + 0x000000000000)
#define FXR_TX_CQ_AUTHENTICATION_CSR_RESETCSR				0x0000000000000000ull
#define FXR_TX_CQ_AUTHENTICATION_CSR_SRANK_SHIFT			32
#define FXR_TX_CQ_AUTHENTICATION_CSR_SRANK_MASK				0xFFFFFFFFull
#define FXR_TX_CQ_AUTHENTICATION_CSR_SRANK_SMASK			0xFFFFFFFF00000000ull
#define FXR_TX_CQ_AUTHENTICATION_CSR_USER_ID_SHIFT			0
#define FXR_TX_CQ_AUTHENTICATION_CSR_USER_ID_MASK			0xFFFFFFFFull
#define FXR_TX_CQ_AUTHENTICATION_CSR_USER_ID_SMASK			0xFFFFFFFFull
/*
* Table #4 of 320_Memory_Map_TX_CI.xml - TX_CQ_CONFIG_CSR
* This is a per command queue CSR that controls how the CQ operates.
*/
#define FXR_TX_CQ_CONFIG_CSR						(FXR_TX_CI + 0x000000004000)
#define FXR_TX_CQ_CONFIG_CSR_RESETCSR					0x0000000000000000ull
#define FXR_TX_CQ_CONFIG_CSR_SL_ENABLE_SHIFT				32
#define FXR_TX_CQ_CONFIG_CSR_SL_ENABLE_MASK				0xFFFFFFFFull
#define FXR_TX_CQ_CONFIG_CSR_SL_ENABLE_SMASK				0xFFFFFFFF00000000ull
#define FXR_TX_CQ_CONFIG_CSR_DLID_BASE_SHIFT				16
#define FXR_TX_CQ_CONFIG_CSR_DLID_BASE_MASK				0xFFFFull
#define FXR_TX_CQ_CONFIG_CSR_DLID_BASE_SMASK				0xFFFF0000ull
#define FXR_TX_CQ_CONFIG_CSR_PHYS_DLID_SHIFT				15
#define FXR_TX_CQ_CONFIG_CSR_PHYS_DLID_MASK				0x1ull
#define FXR_TX_CQ_CONFIG_CSR_PHYS_DLID_SMASK				0x8000ull
#define FXR_TX_CQ_CONFIG_CSR_RETRANS_DISABLE_SHIFT			14
#define FXR_TX_CQ_CONFIG_CSR_RETRANS_DISABLE_MASK			0x1ull
#define FXR_TX_CQ_CONFIG_CSR_RETRANS_DISABLE_SMASK			0x4000ull
#define FXR_TX_CQ_CONFIG_CSR_ENABLE_SHIFT				13
#define FXR_TX_CQ_CONFIG_CSR_ENABLE_MASK				0x1ull
#define FXR_TX_CQ_CONFIG_CSR_ENABLE_SMASK				0x2000ull
#define FXR_TX_CQ_CONFIG_CSR_PRIV_LEVEL_SHIFT				12
#define FXR_TX_CQ_CONFIG_CSR_PRIV_LEVEL_MASK				0x1ull
#define FXR_TX_CQ_CONFIG_CSR_PRIV_LEVEL_SMASK				0x1000ull
#define FXR_TX_CQ_CONFIG_CSR_PID_SHIFT					0
#define FXR_TX_CQ_CONFIG_CSR_PID_MASK					0xFFFull
#define FXR_TX_CQ_CONFIG_CSR_PID_SMASK					0xFFFull
/*
* Table #5 of 320_Memory_Map_TX_CI.xml - TX_CQ_TAIL
* This is a per command queue entry for reading the CQ tail pointer. Hardware 
* does not have an explicit tail pointer, instead it keeps track of filled 
* slots. On reads, hardware will return a pointer to the first slot after its 
* head pointer that is not full. Writes are ignored.
*/
#define FXR_TX_CQ_TAIL							(FXR_TX_CI + 0x000000000800)
#define FXR_TX_CQ_TAIL_RESETCSR						0x0000000000000000ull
#define FXR_TX_CQ_TAIL_RSV_SHIFT					7
#define FXR_TX_CQ_TAIL_RSV_MASK						0x1FFFFFFFFFFFFFFull
#define FXR_TX_CQ_TAIL_RSV_SMASK					0xFFFFFFFFFFFFFF80ull
#define FXR_TX_CQ_TAIL_TAIL_SHIFT					0
#define FXR_TX_CQ_TAIL_TAIL_MASK					0x7Full
#define FXR_TX_CQ_TAIL_TAIL_SMASK					0x7Full
/*
* Table #6 of 320_Memory_Map_TX_CI.xml - TX_CQ_HEAD_UPDATE_CNTRL
* This CSR controls how often TX CQ head pointers are written to 
* memory.
*/
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL					(FXR_TX_CI + 0x000000001000)
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RESETCSR				0x0000000000000000ull
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RSV_SHIFT				2
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RSV_MASK				0x3FFFFFFFFFFFFFFFull
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RSV_SMASK				0xFFFFFFFFFFFFFFFCull
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RATE_CTRL_SHIFT			0
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RATE_CTRL_MASK			0x3ull
#define FXR_TX_CQ_HEAD_UPDATE_CNTRL_RATE_CTRL_SMASK			0x3ull
/*
* Table #7 of 320_Memory_Map_TX_CI.xml - TX_SL0_TO_TC
* For port 0, this CSR maps service levels 0-7 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL0_TO_TC						(FXR_TX_CI + 0x000000001008)
#define FXR_TX_SL0_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL0_TO_TC_SL7_P0_SC_SHIFT				59
#define FXR_TX_SL0_TO_TC_SL7_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL7_P0_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL0_TO_TC_SL7_P0_MC_SHIFT				58
#define FXR_TX_SL0_TO_TC_SL7_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL7_P0_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL0_TO_TC_SL7_P0_TC_SHIFT				56
#define FXR_TX_SL0_TO_TC_SL7_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL7_P0_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL0_TO_TC_SL6_P0_SC_SHIFT				51
#define FXR_TX_SL0_TO_TC_SL6_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL6_P0_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL0_TO_TC_SL6_P0_MC_SHIFT				50
#define FXR_TX_SL0_TO_TC_SL6_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL6_P0_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL0_TO_TC_SL6_P0_TC_SHIFT				48
#define FXR_TX_SL0_TO_TC_SL6_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL6_P0_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL0_TO_TC_SL5_P0_SC_SHIFT				43
#define FXR_TX_SL0_TO_TC_SL5_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL5_P0_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL0_TO_TC_SL5_P0_MC_SHIFT				42
#define FXR_TX_SL0_TO_TC_SL5_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL5_P0_MC_SMASK				0x40000000000ull
#define FXR_TX_SL0_TO_TC_SL5_P0_TC_SHIFT				40
#define FXR_TX_SL0_TO_TC_SL5_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL5_P0_TC_SMASK				0x30000000000ull
#define FXR_TX_SL0_TO_TC_SL4_P0_SC_SHIFT				35
#define FXR_TX_SL0_TO_TC_SL4_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL4_P0_SC_SMASK				0xF800000000ull
#define FXR_TX_SL0_TO_TC_SL4_P0_MC_SHIFT				34
#define FXR_TX_SL0_TO_TC_SL4_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL4_P0_MC_SMASK				0x400000000ull
#define FXR_TX_SL0_TO_TC_SL4_P0_TC_SHIFT				32
#define FXR_TX_SL0_TO_TC_SL4_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL4_P0_TC_SMASK				0x300000000ull
#define FXR_TX_SL0_TO_TC_SL3_P0_SC_SHIFT				27
#define FXR_TX_SL0_TO_TC_SL3_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL3_P0_SC_SMASK				0xF8000000ull
#define FXR_TX_SL0_TO_TC_SL3_P0_MC_SHIFT				26
#define FXR_TX_SL0_TO_TC_SL3_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL3_P0_MC_SMASK				0x4000000ull
#define FXR_TX_SL0_TO_TC_SL3_P0_TC_SHIFT				24
#define FXR_TX_SL0_TO_TC_SL3_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL3_P0_TC_SMASK				0x3000000ull
#define FXR_TX_SL0_TO_TC_SL2_P0_SC_SHIFT				19
#define FXR_TX_SL0_TO_TC_SL2_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL2_P0_SC_SMASK				0xF80000ull
#define FXR_TX_SL0_TO_TC_SL2_P0_MC_SHIFT				18
#define FXR_TX_SL0_TO_TC_SL2_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL2_P0_MC_SMASK				0x40000ull
#define FXR_TX_SL0_TO_TC_SL2_P0_TC_SHIFT				16
#define FXR_TX_SL0_TO_TC_SL2_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL2_P0_TC_SMASK				0x30000ull
#define FXR_TX_SL0_TO_TC_SL1_P0_SC_SHIFT				11
#define FXR_TX_SL0_TO_TC_SL1_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL1_P0_SC_SMASK				0xF800ull
#define FXR_TX_SL0_TO_TC_SL1_P0_MC_SHIFT				10
#define FXR_TX_SL0_TO_TC_SL1_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL1_P0_MC_SMASK				0x400ull
#define FXR_TX_SL0_TO_TC_SL1_P0_TC_SHIFT				8
#define FXR_TX_SL0_TO_TC_SL1_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL1_P0_TC_SMASK				0x300ull
#define FXR_TX_SL0_TO_TC_SL0_P0_SC_SHIFT				3
#define FXR_TX_SL0_TO_TC_SL0_P0_SC_MASK					0x1Full
#define FXR_TX_SL0_TO_TC_SL0_P0_SC_SMASK				0xF8ull
#define FXR_TX_SL0_TO_TC_SL0_P0_MC_SHIFT				2
#define FXR_TX_SL0_TO_TC_SL0_P0_MC_MASK					0x1ull
#define FXR_TX_SL0_TO_TC_SL0_P0_MC_SMASK				0x4ull
#define FXR_TX_SL0_TO_TC_SL0_P0_TC_SHIFT				0
#define FXR_TX_SL0_TO_TC_SL0_P0_TC_MASK					0x3ull
#define FXR_TX_SL0_TO_TC_SL0_P0_TC_SMASK				0x3ull
/*
* Table #8 of 320_Memory_Map_TX_CI.xml - TX_SL1_TO_TC
* For port 0, this CSR maps service levels 8-15 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL1_TO_TC						(FXR_TX_CI + 0x000000001010)
#define FXR_TX_SL1_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL1_TO_TC_SL15_P0_SC_SHIFT				59
#define FXR_TX_SL1_TO_TC_SL15_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL15_P0_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL1_TO_TC_SL15_P0_MC_SHIFT				58
#define FXR_TX_SL1_TO_TC_SL15_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL15_P0_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL1_TO_TC_SL15_P0_TC_SHIFT				56
#define FXR_TX_SL1_TO_TC_SL15_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL15_P0_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL1_TO_TC_SL14_P0_SC_SHIFT				51
#define FXR_TX_SL1_TO_TC_SL14_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL14_P0_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL1_TO_TC_SL14_P0_MC_SHIFT				50
#define FXR_TX_SL1_TO_TC_SL14_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL14_P0_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL1_TO_TC_SL14_P0_TC_SHIFT				48
#define FXR_TX_SL1_TO_TC_SL14_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL14_P0_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL1_TO_TC_SL13_P0_SC_SHIFT				43
#define FXR_TX_SL1_TO_TC_SL13_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL13_P0_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL1_TO_TC_SL13_P0_MC_SHIFT				42
#define FXR_TX_SL1_TO_TC_SL13_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL13_P0_MC_SMASK				0x40000000000ull
#define FXR_TX_SL1_TO_TC_SL13_P0_TC_SHIFT				40
#define FXR_TX_SL1_TO_TC_SL13_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL13_P0_TC_SMASK				0x30000000000ull
#define FXR_TX_SL1_TO_TC_SL12_P0_SC_SHIFT				35
#define FXR_TX_SL1_TO_TC_SL12_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL12_P0_SC_SMASK				0xF800000000ull
#define FXR_TX_SL1_TO_TC_SL12_P0_MC_SHIFT				34
#define FXR_TX_SL1_TO_TC_SL12_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL12_P0_MC_SMASK				0x400000000ull
#define FXR_TX_SL1_TO_TC_SL12_P0_TC_SHIFT				32
#define FXR_TX_SL1_TO_TC_SL12_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL12_P0_TC_SMASK				0x300000000ull
#define FXR_TX_SL1_TO_TC_SL11_P0_SC_SHIFT				27
#define FXR_TX_SL1_TO_TC_SL11_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL11_P0_SC_SMASK				0xF8000000ull
#define FXR_TX_SL1_TO_TC_SL11_P0_MC_SHIFT				26
#define FXR_TX_SL1_TO_TC_SL11_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL11_P0_MC_SMASK				0x4000000ull
#define FXR_TX_SL1_TO_TC_SL11_P0_TC_SHIFT				24
#define FXR_TX_SL1_TO_TC_SL11_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL11_P0_TC_SMASK				0x3000000ull
#define FXR_TX_SL1_TO_TC_SL10_P0_SC_SHIFT				19
#define FXR_TX_SL1_TO_TC_SL10_P0_SC_MASK				0x1Full
#define FXR_TX_SL1_TO_TC_SL10_P0_SC_SMASK				0xF80000ull
#define FXR_TX_SL1_TO_TC_SL10_P0_MC_SHIFT				18
#define FXR_TX_SL1_TO_TC_SL10_P0_MC_MASK				0x1ull
#define FXR_TX_SL1_TO_TC_SL10_P0_MC_SMASK				0x40000ull
#define FXR_TX_SL1_TO_TC_SL10_P0_TC_SHIFT				16
#define FXR_TX_SL1_TO_TC_SL10_P0_TC_MASK				0x3ull
#define FXR_TX_SL1_TO_TC_SL10_P0_TC_SMASK				0x30000ull
#define FXR_TX_SL1_TO_TC_SL9_P0_SC_SHIFT				11
#define FXR_TX_SL1_TO_TC_SL9_P0_SC_MASK					0x1Full
#define FXR_TX_SL1_TO_TC_SL9_P0_SC_SMASK				0xF800ull
#define FXR_TX_SL1_TO_TC_SL9_P0_MC_SHIFT				10
#define FXR_TX_SL1_TO_TC_SL9_P0_MC_MASK					0x1ull
#define FXR_TX_SL1_TO_TC_SL9_P0_MC_SMASK				0x400ull
#define FXR_TX_SL1_TO_TC_SL9_P0_TC_SHIFT				8
#define FXR_TX_SL1_TO_TC_SL9_P0_TC_MASK					0x3ull
#define FXR_TX_SL1_TO_TC_SL9_P0_TC_SMASK				0x300ull
#define FXR_TX_SL1_TO_TC_SL8_P0_SC_SHIFT				3
#define FXR_TX_SL1_TO_TC_SL8_P0_SC_MASK					0x1Full
#define FXR_TX_SL1_TO_TC_SL8_P0_SC_SMASK				0xF8ull
#define FXR_TX_SL1_TO_TC_SL8_P0_MC_SHIFT				2
#define FXR_TX_SL1_TO_TC_SL8_P0_MC_MASK					0x1ull
#define FXR_TX_SL1_TO_TC_SL8_P0_MC_SMASK				0x4ull
#define FXR_TX_SL1_TO_TC_SL8_P0_TC_SHIFT				0
#define FXR_TX_SL1_TO_TC_SL8_P0_TC_MASK					0x3ull
#define FXR_TX_SL1_TO_TC_SL8_P0_TC_SMASK				0x3ull
/*
* Table #9 of 320_Memory_Map_TX_CI.xml - TX_SL2_TO_TC
* For port 0, this CSR maps service levels 8-15 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL2_TO_TC						(FXR_TX_CI + 0x000000001018)
#define FXR_TX_SL2_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL2_TO_TC_SL23_P0_SC_SHIFT				59
#define FXR_TX_SL2_TO_TC_SL23_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL23_P0_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL2_TO_TC_SL23_P0_MC_SHIFT				58
#define FXR_TX_SL2_TO_TC_SL23_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL23_P0_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL2_TO_TC_SL23_P0_TC_SHIFT				56
#define FXR_TX_SL2_TO_TC_SL23_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL23_P0_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL2_TO_TC_SL22_P0_SC_SHIFT				51
#define FXR_TX_SL2_TO_TC_SL22_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL22_P0_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL2_TO_TC_SL22_P0_MC_SHIFT				50
#define FXR_TX_SL2_TO_TC_SL22_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL22_P0_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL2_TO_TC_SL22_P0_TC_SHIFT				48
#define FXR_TX_SL2_TO_TC_SL22_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL22_P0_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL2_TO_TC_SL21_P0_SC_SHIFT				43
#define FXR_TX_SL2_TO_TC_SL21_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL21_P0_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL2_TO_TC_SL21_P0_MC_SHIFT				42
#define FXR_TX_SL2_TO_TC_SL21_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL21_P0_MC_SMASK				0x40000000000ull
#define FXR_TX_SL2_TO_TC_SL21_P0_TC_SHIFT				40
#define FXR_TX_SL2_TO_TC_SL21_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL21_P0_TC_SMASK				0x30000000000ull
#define FXR_TX_SL2_TO_TC_SL20_P0_SC_SHIFT				35
#define FXR_TX_SL2_TO_TC_SL20_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL20_P0_SC_SMASK				0xF800000000ull
#define FXR_TX_SL2_TO_TC_SL20_P0_MC_SHIFT				34
#define FXR_TX_SL2_TO_TC_SL20_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL20_P0_MC_SMASK				0x400000000ull
#define FXR_TX_SL2_TO_TC_SL20_P0_TC_SHIFT				32
#define FXR_TX_SL2_TO_TC_SL20_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL20_P0_TC_SMASK				0x300000000ull
#define FXR_TX_SL2_TO_TC_SL19_P0_SC_SHIFT				27
#define FXR_TX_SL2_TO_TC_SL19_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL19_P0_SC_SMASK				0xF8000000ull
#define FXR_TX_SL2_TO_TC_SL19_P0_MC_SHIFT				26
#define FXR_TX_SL2_TO_TC_SL19_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL19_P0_MC_SMASK				0x4000000ull
#define FXR_TX_SL2_TO_TC_SL19_P0_TC_SHIFT				24
#define FXR_TX_SL2_TO_TC_SL19_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL19_P0_TC_SMASK				0x3000000ull
#define FXR_TX_SL2_TO_TC_SL18_P0_SC_SHIFT				19
#define FXR_TX_SL2_TO_TC_SL18_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL18_P0_SC_SMASK				0xF80000ull
#define FXR_TX_SL2_TO_TC_SL18_P0_MC_SHIFT				18
#define FXR_TX_SL2_TO_TC_SL18_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL18_P0_MC_SMASK				0x40000ull
#define FXR_TX_SL2_TO_TC_SL18_P0_TC_SHIFT				16
#define FXR_TX_SL2_TO_TC_SL18_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL18_P0_TC_SMASK				0x30000ull
#define FXR_TX_SL2_TO_TC_SL17_P0_SC_SHIFT				11
#define FXR_TX_SL2_TO_TC_SL17_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL17_P0_SC_SMASK				0xF800ull
#define FXR_TX_SL2_TO_TC_SL17_P0_MC_SHIFT				10
#define FXR_TX_SL2_TO_TC_SL17_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL17_P0_MC_SMASK				0x400ull
#define FXR_TX_SL2_TO_TC_SL17_P0_TC_SHIFT				8
#define FXR_TX_SL2_TO_TC_SL17_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL17_P0_TC_SMASK				0x300ull
#define FXR_TX_SL2_TO_TC_SL16_P0_SC_SHIFT				3
#define FXR_TX_SL2_TO_TC_SL16_P0_SC_MASK				0x1Full
#define FXR_TX_SL2_TO_TC_SL16_P0_SC_SMASK				0xF8ull
#define FXR_TX_SL2_TO_TC_SL16_P0_MC_SHIFT				2
#define FXR_TX_SL2_TO_TC_SL16_P0_MC_MASK				0x1ull
#define FXR_TX_SL2_TO_TC_SL16_P0_MC_SMASK				0x4ull
#define FXR_TX_SL2_TO_TC_SL16_P0_TC_SHIFT				0
#define FXR_TX_SL2_TO_TC_SL16_P0_TC_MASK				0x3ull
#define FXR_TX_SL2_TO_TC_SL16_P0_TC_SMASK				0x3ull
/*
* Table #10 of 320_Memory_Map_TX_CI.xml - TX_SL3_TO_TC
* For port 0, this CSR maps service levels 16-23 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL3_TO_TC						(FXR_TX_CI + 0x000000001020)
#define FXR_TX_SL3_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL3_TO_TC_SL31_P0_SC_SHIFT				59
#define FXR_TX_SL3_TO_TC_SL31_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL31_P0_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL3_TO_TC_SL31_P0_MC_SHIFT				58
#define FXR_TX_SL3_TO_TC_SL31_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL31_P0_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL3_TO_TC_SL31_P0_TC_SHIFT				56
#define FXR_TX_SL3_TO_TC_SL31_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL31_P0_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL3_TO_TC_SL30_P0_SC_SHIFT				51
#define FXR_TX_SL3_TO_TC_SL30_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL30_P0_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL3_TO_TC_SL30_P0_MC_SHIFT				50
#define FXR_TX_SL3_TO_TC_SL30_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL30_P0_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL3_TO_TC_SL30_P0_TC_SHIFT				48
#define FXR_TX_SL3_TO_TC_SL30_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL30_P0_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL3_TO_TC_SL29_P0_SC_SHIFT				43
#define FXR_TX_SL3_TO_TC_SL29_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL29_P0_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL3_TO_TC_SL29_P0_MC_SHIFT				42
#define FXR_TX_SL3_TO_TC_SL29_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL29_P0_MC_SMASK				0x40000000000ull
#define FXR_TX_SL3_TO_TC_SL29_P0_TC_SHIFT				40
#define FXR_TX_SL3_TO_TC_SL29_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL29_P0_TC_SMASK				0x30000000000ull
#define FXR_TX_SL3_TO_TC_SL28_P0_SC_SHIFT				35
#define FXR_TX_SL3_TO_TC_SL28_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL28_P0_SC_SMASK				0xF800000000ull
#define FXR_TX_SL3_TO_TC_SL28_P0_MC_SHIFT				34
#define FXR_TX_SL3_TO_TC_SL28_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL28_P0_MC_SMASK				0x400000000ull
#define FXR_TX_SL3_TO_TC_SL28_P0_TC_SHIFT				32
#define FXR_TX_SL3_TO_TC_SL28_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL28_P0_TC_SMASK				0x300000000ull
#define FXR_TX_SL3_TO_TC_SL27_P0_SC_SHIFT				27
#define FXR_TX_SL3_TO_TC_SL27_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL27_P0_SC_SMASK				0xF8000000ull
#define FXR_TX_SL3_TO_TC_SL27_P0_MC_SHIFT				26
#define FXR_TX_SL3_TO_TC_SL27_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL27_P0_MC_SMASK				0x4000000ull
#define FXR_TX_SL3_TO_TC_SL27_P0_TC_SHIFT				24
#define FXR_TX_SL3_TO_TC_SL27_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL27_P0_TC_SMASK				0x3000000ull
#define FXR_TX_SL3_TO_TC_SL26_P0_SC_SHIFT				19
#define FXR_TX_SL3_TO_TC_SL26_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL26_P0_SC_SMASK				0xF80000ull
#define FXR_TX_SL3_TO_TC_SL26_P0_MC_SHIFT				18
#define FXR_TX_SL3_TO_TC_SL26_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL26_P0_MC_SMASK				0x40000ull
#define FXR_TX_SL3_TO_TC_SL26_P0_TC_SHIFT				16
#define FXR_TX_SL3_TO_TC_SL26_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL26_P0_TC_SMASK				0x30000ull
#define FXR_TX_SL3_TO_TC_SL25_P0_SC_SHIFT				11
#define FXR_TX_SL3_TO_TC_SL25_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL25_P0_SC_SMASK				0xF800ull
#define FXR_TX_SL3_TO_TC_SL25_P0_MC_SHIFT				10
#define FXR_TX_SL3_TO_TC_SL25_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL25_P0_MC_SMASK				0x400ull
#define FXR_TX_SL3_TO_TC_SL25_P0_TC_SHIFT				8
#define FXR_TX_SL3_TO_TC_SL25_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL25_P0_TC_SMASK				0x300ull
#define FXR_TX_SL3_TO_TC_SL24_P0_SC_SHIFT				3
#define FXR_TX_SL3_TO_TC_SL24_P0_SC_MASK				0x1Full
#define FXR_TX_SL3_TO_TC_SL24_P0_SC_SMASK				0xF8ull
#define FXR_TX_SL3_TO_TC_SL24_P0_MC_SHIFT				2
#define FXR_TX_SL3_TO_TC_SL24_P0_MC_MASK				0x1ull
#define FXR_TX_SL3_TO_TC_SL24_P0_MC_SMASK				0x4ull
#define FXR_TX_SL3_TO_TC_SL24_P0_TC_SHIFT				0
#define FXR_TX_SL3_TO_TC_SL24_P0_TC_MASK				0x3ull
#define FXR_TX_SL3_TO_TC_SL24_P0_TC_SMASK				0x3ull
/*
* Table #11 of 320_Memory_Map_TX_CI.xml - TX_SL4_TO_TC
* For port 1, this CSR maps service levels 0-7 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL4_TO_TC						(FXR_TX_CI + 0x000000001028)
#define FXR_TX_SL4_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL4_TO_TC_SL7_P1_SC_SHIFT				59
#define FXR_TX_SL4_TO_TC_SL7_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL7_P1_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL4_TO_TC_SL7_P1_MC_SHIFT				58
#define FXR_TX_SL4_TO_TC_SL7_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL7_P1_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL4_TO_TC_SL7_P1_TC_SHIFT				56
#define FXR_TX_SL4_TO_TC_SL7_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL7_P1_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL4_TO_TC_SL6_P1_SC_SHIFT				51
#define FXR_TX_SL4_TO_TC_SL6_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL6_P1_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL4_TO_TC_SL6_P1_MC_SHIFT				50
#define FXR_TX_SL4_TO_TC_SL6_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL6_P1_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL4_TO_TC_SL6_P1_TC_SHIFT				48
#define FXR_TX_SL4_TO_TC_SL6_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL6_P1_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL4_TO_TC_SL5_P1_SC_SHIFT				43
#define FXR_TX_SL4_TO_TC_SL5_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL5_P1_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL4_TO_TC_SL5_P1_MC_SHIFT				42
#define FXR_TX_SL4_TO_TC_SL5_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL5_P1_MC_SMASK				0x40000000000ull
#define FXR_TX_SL4_TO_TC_SL5_P1_TC_SHIFT				40
#define FXR_TX_SL4_TO_TC_SL5_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL5_P1_TC_SMASK				0x30000000000ull
#define FXR_TX_SL4_TO_TC_SL4_P1_SC_SHIFT				35
#define FXR_TX_SL4_TO_TC_SL4_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL4_P1_SC_SMASK				0xF800000000ull
#define FXR_TX_SL4_TO_TC_SL4_P1_MC_SHIFT				34
#define FXR_TX_SL4_TO_TC_SL4_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL4_P1_MC_SMASK				0x400000000ull
#define FXR_TX_SL4_TO_TC_SL4_P1_TC_SHIFT				32
#define FXR_TX_SL4_TO_TC_SL4_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL4_P1_TC_SMASK				0x300000000ull
#define FXR_TX_SL4_TO_TC_SL3_P1_SC_SHIFT				27
#define FXR_TX_SL4_TO_TC_SL3_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL3_P1_SC_SMASK				0xF8000000ull
#define FXR_TX_SL4_TO_TC_SL3_P1_MC_SHIFT				26
#define FXR_TX_SL4_TO_TC_SL3_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL3_P1_MC_SMASK				0x4000000ull
#define FXR_TX_SL4_TO_TC_SL3_P1_TC_SHIFT				24
#define FXR_TX_SL4_TO_TC_SL3_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL3_P1_TC_SMASK				0x3000000ull
#define FXR_TX_SL4_TO_TC_SL2_P1_SC_SHIFT				19
#define FXR_TX_SL4_TO_TC_SL2_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL2_P1_SC_SMASK				0xF80000ull
#define FXR_TX_SL4_TO_TC_SL2_P1_MC_SHIFT				18
#define FXR_TX_SL4_TO_TC_SL2_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL2_P1_MC_SMASK				0x40000ull
#define FXR_TX_SL4_TO_TC_SL2_P1_TC_SHIFT				16
#define FXR_TX_SL4_TO_TC_SL2_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL2_P1_TC_SMASK				0x30000ull
#define FXR_TX_SL4_TO_TC_SL1_P1_SC_SHIFT				11
#define FXR_TX_SL4_TO_TC_SL1_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL1_P1_SC_SMASK				0xF800ull
#define FXR_TX_SL4_TO_TC_SL1_P1_MC_SHIFT				10
#define FXR_TX_SL4_TO_TC_SL1_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL1_P1_MC_SMASK				0x400ull
#define FXR_TX_SL4_TO_TC_SL1_P1_TC_SHIFT				8
#define FXR_TX_SL4_TO_TC_SL1_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL1_P1_TC_SMASK				0x300ull
#define FXR_TX_SL4_TO_TC_SL0_P1_SC_SHIFT				3
#define FXR_TX_SL4_TO_TC_SL0_P1_SC_MASK					0x1Full
#define FXR_TX_SL4_TO_TC_SL0_P1_SC_SMASK				0xF8ull
#define FXR_TX_SL4_TO_TC_SL0_P1_MC_SHIFT				2
#define FXR_TX_SL4_TO_TC_SL0_P1_MC_MASK					0x1ull
#define FXR_TX_SL4_TO_TC_SL0_P1_MC_SMASK				0x4ull
#define FXR_TX_SL4_TO_TC_SL0_P1_TC_SHIFT				0
#define FXR_TX_SL4_TO_TC_SL0_P1_TC_MASK					0x3ull
#define FXR_TX_SL4_TO_TC_SL0_P1_TC_SMASK				0x3ull
/*
* Table #12 of 320_Memory_Map_TX_CI.xml - TX_SL5_TO_TC
* For port 1, this CSR maps service levels 8-15 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL5_TO_TC						(FXR_TX_CI + 0x000000001030)
#define FXR_TX_SL5_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL5_TO_TC_SL15_P1_SC_SHIFT				59
#define FXR_TX_SL5_TO_TC_SL15_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL15_P1_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL5_TO_TC_SL15_P1_MC_SHIFT				58
#define FXR_TX_SL5_TO_TC_SL15_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL15_P1_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL5_TO_TC_SL15_P1_TC_SHIFT				56
#define FXR_TX_SL5_TO_TC_SL15_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL15_P1_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL5_TO_TC_SL14_P1_SC_SHIFT				51
#define FXR_TX_SL5_TO_TC_SL14_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL14_P1_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL5_TO_TC_SL14_P1_MC_SHIFT				50
#define FXR_TX_SL5_TO_TC_SL14_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL14_P1_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL5_TO_TC_SL14_P1_TC_SHIFT				48
#define FXR_TX_SL5_TO_TC_SL14_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL14_P1_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL5_TO_TC_SL13_P1_SC_SHIFT				43
#define FXR_TX_SL5_TO_TC_SL13_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL13_P1_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL5_TO_TC_SL13_P1_MC_SHIFT				42
#define FXR_TX_SL5_TO_TC_SL13_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL13_P1_MC_SMASK				0x40000000000ull
#define FXR_TX_SL5_TO_TC_SL13_P1_TC_SHIFT				40
#define FXR_TX_SL5_TO_TC_SL13_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL13_P1_TC_SMASK				0x30000000000ull
#define FXR_TX_SL5_TO_TC_SL12_P1_SC_SHIFT				35
#define FXR_TX_SL5_TO_TC_SL12_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL12_P1_SC_SMASK				0xF800000000ull
#define FXR_TX_SL5_TO_TC_SL12_P1_MC_SHIFT				34
#define FXR_TX_SL5_TO_TC_SL12_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL12_P1_MC_SMASK				0x400000000ull
#define FXR_TX_SL5_TO_TC_SL12_P1_TC_SHIFT				32
#define FXR_TX_SL5_TO_TC_SL12_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL12_P1_TC_SMASK				0x300000000ull
#define FXR_TX_SL5_TO_TC_SL11_P1_SC_SHIFT				27
#define FXR_TX_SL5_TO_TC_SL11_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL11_P1_SC_SMASK				0xF8000000ull
#define FXR_TX_SL5_TO_TC_SL11_P1_MC_SHIFT				26
#define FXR_TX_SL5_TO_TC_SL11_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL11_P1_MC_SMASK				0x4000000ull
#define FXR_TX_SL5_TO_TC_SL11_P1_TC_SHIFT				24
#define FXR_TX_SL5_TO_TC_SL11_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL11_P1_TC_SMASK				0x3000000ull
#define FXR_TX_SL5_TO_TC_SL10_P1_SC_SHIFT				19
#define FXR_TX_SL5_TO_TC_SL10_P1_SC_MASK				0x1Full
#define FXR_TX_SL5_TO_TC_SL10_P1_SC_SMASK				0xF80000ull
#define FXR_TX_SL5_TO_TC_SL10_P1_MC_SHIFT				18
#define FXR_TX_SL5_TO_TC_SL10_P1_MC_MASK				0x1ull
#define FXR_TX_SL5_TO_TC_SL10_P1_MC_SMASK				0x40000ull
#define FXR_TX_SL5_TO_TC_SL10_P1_TC_SHIFT				16
#define FXR_TX_SL5_TO_TC_SL10_P1_TC_MASK				0x3ull
#define FXR_TX_SL5_TO_TC_SL10_P1_TC_SMASK				0x30000ull
#define FXR_TX_SL5_TO_TC_SL9_P1_SC_SHIFT				11
#define FXR_TX_SL5_TO_TC_SL9_P1_SC_MASK					0x1Full
#define FXR_TX_SL5_TO_TC_SL9_P1_SC_SMASK				0xF800ull
#define FXR_TX_SL5_TO_TC_SL9_P1_MC_SHIFT				10
#define FXR_TX_SL5_TO_TC_SL9_P1_MC_MASK					0x1ull
#define FXR_TX_SL5_TO_TC_SL9_P1_MC_SMASK				0x400ull
#define FXR_TX_SL5_TO_TC_SL9_P1_TC_SHIFT				8
#define FXR_TX_SL5_TO_TC_SL9_P1_TC_MASK					0x3ull
#define FXR_TX_SL5_TO_TC_SL9_P1_TC_SMASK				0x300ull
#define FXR_TX_SL5_TO_TC_SL8_P1_SC_SHIFT				3
#define FXR_TX_SL5_TO_TC_SL8_P1_SC_MASK					0x1Full
#define FXR_TX_SL5_TO_TC_SL8_P1_SC_SMASK				0xF8ull
#define FXR_TX_SL5_TO_TC_SL8_P1_MC_SHIFT				2
#define FXR_TX_SL5_TO_TC_SL8_P1_MC_MASK					0x1ull
#define FXR_TX_SL5_TO_TC_SL8_P1_MC_SMASK				0x4ull
#define FXR_TX_SL5_TO_TC_SL8_P1_TC_SHIFT				0
#define FXR_TX_SL5_TO_TC_SL8_P1_TC_MASK					0x3ull
#define FXR_TX_SL5_TO_TC_SL8_P1_TC_SMASK				0x3ull
/*
* Table #13 of 320_Memory_Map_TX_CI.xml - TX_SL6_TO_TC
* For port 1, this CSR maps service levels 16-23 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL6_TO_TC						(FXR_TX_CI + 0x000000001038)
#define FXR_TX_SL6_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL6_TO_TC_SL23_P1_SC_SHIFT				59
#define FXR_TX_SL6_TO_TC_SL23_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL23_P1_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL6_TO_TC_SL23_P1_MC_SHIFT				58
#define FXR_TX_SL6_TO_TC_SL23_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL23_P1_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL6_TO_TC_SL23_P1_TC_SHIFT				56
#define FXR_TX_SL6_TO_TC_SL23_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL23_P1_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL6_TO_TC_SL22_P1_SC_SHIFT				51
#define FXR_TX_SL6_TO_TC_SL22_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL22_P1_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL6_TO_TC_SL22_P1_MC_SHIFT				50
#define FXR_TX_SL6_TO_TC_SL22_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL22_P1_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL6_TO_TC_SL22_P1_TC_SHIFT				48
#define FXR_TX_SL6_TO_TC_SL22_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL22_P1_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL6_TO_TC_SL21_P1_SC_SHIFT				43
#define FXR_TX_SL6_TO_TC_SL21_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL21_P1_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL6_TO_TC_SL21_P1_MC_SHIFT				42
#define FXR_TX_SL6_TO_TC_SL21_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL21_P1_MC_SMASK				0x40000000000ull
#define FXR_TX_SL6_TO_TC_SL21_P1_TC_SHIFT				40
#define FXR_TX_SL6_TO_TC_SL21_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL21_P1_TC_SMASK				0x30000000000ull
#define FXR_TX_SL6_TO_TC_SL20_P1_SC_SHIFT				35
#define FXR_TX_SL6_TO_TC_SL20_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL20_P1_SC_SMASK				0xF800000000ull
#define FXR_TX_SL6_TO_TC_SL20_P1_MC_SHIFT				34
#define FXR_TX_SL6_TO_TC_SL20_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL20_P1_MC_SMASK				0x400000000ull
#define FXR_TX_SL6_TO_TC_SL20_P1_TC_SHIFT				32
#define FXR_TX_SL6_TO_TC_SL20_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL20_P1_TC_SMASK				0x300000000ull
#define FXR_TX_SL6_TO_TC_SL19_P1_SC_SHIFT				27
#define FXR_TX_SL6_TO_TC_SL19_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL19_P1_SC_SMASK				0xF8000000ull
#define FXR_TX_SL6_TO_TC_SL19_P1_MC_SHIFT				26
#define FXR_TX_SL6_TO_TC_SL19_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL19_P1_MC_SMASK				0x4000000ull
#define FXR_TX_SL6_TO_TC_SL19_P1_TC_SHIFT				24
#define FXR_TX_SL6_TO_TC_SL19_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL19_P1_TC_SMASK				0x3000000ull
#define FXR_TX_SL6_TO_TC_SL18_P1_SC_SHIFT				19
#define FXR_TX_SL6_TO_TC_SL18_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL18_P1_SC_SMASK				0xF80000ull
#define FXR_TX_SL6_TO_TC_SL18_P1_MC_SHIFT				18
#define FXR_TX_SL6_TO_TC_SL18_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL18_P1_MC_SMASK				0x40000ull
#define FXR_TX_SL6_TO_TC_SL18_P1_TC_SHIFT				16
#define FXR_TX_SL6_TO_TC_SL18_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL18_P1_TC_SMASK				0x30000ull
#define FXR_TX_SL6_TO_TC_SL17_P1_SC_SHIFT				11
#define FXR_TX_SL6_TO_TC_SL17_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL17_P1_SC_SMASK				0xF800ull
#define FXR_TX_SL6_TO_TC_SL17_P1_MC_SHIFT				10
#define FXR_TX_SL6_TO_TC_SL17_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL17_P1_MC_SMASK				0x400ull
#define FXR_TX_SL6_TO_TC_SL17_P1_TC_SHIFT				8
#define FXR_TX_SL6_TO_TC_SL17_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL17_P1_TC_SMASK				0x300ull
#define FXR_TX_SL6_TO_TC_SL16_P1_SC_SHIFT				3
#define FXR_TX_SL6_TO_TC_SL16_P1_SC_MASK				0x1Full
#define FXR_TX_SL6_TO_TC_SL16_P1_SC_SMASK				0xF8ull
#define FXR_TX_SL6_TO_TC_SL16_P1_MC_SHIFT				2
#define FXR_TX_SL6_TO_TC_SL16_P1_MC_MASK				0x1ull
#define FXR_TX_SL6_TO_TC_SL16_P1_MC_SMASK				0x4ull
#define FXR_TX_SL6_TO_TC_SL16_P1_TC_SHIFT				0
#define FXR_TX_SL6_TO_TC_SL16_P1_TC_MASK				0x3ull
#define FXR_TX_SL6_TO_TC_SL16_P1_TC_SMASK				0x3ull
/*
* Table #14 of 320_Memory_Map_TX_CI.xml - TX_SL7_TO_TC
* For port 1, this CSR maps service levels 24-31 to a service class, message 
* class, and traffic class.
*/
#define FXR_TX_SL7_TO_TC						(FXR_TX_CI + 0x000000001040)
#define FXR_TX_SL7_TO_TC_RESETCSR					0x0000000000000000ull
#define FXR_TX_SL7_TO_TC_SL31_P1_SC_SHIFT				59
#define FXR_TX_SL7_TO_TC_SL31_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL31_P1_SC_SMASK				0xF800000000000000ull
#define FXR_TX_SL7_TO_TC_SL31_P1_MC_SHIFT				58
#define FXR_TX_SL7_TO_TC_SL31_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL31_P1_MC_SMASK				0x400000000000000ull
#define FXR_TX_SL7_TO_TC_SL31_P1_TC_SHIFT				56
#define FXR_TX_SL7_TO_TC_SL31_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL31_P1_TC_SMASK				0x300000000000000ull
#define FXR_TX_SL7_TO_TC_SL30_P1_SC_SHIFT				51
#define FXR_TX_SL7_TO_TC_SL30_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL30_P1_SC_SMASK				0xF8000000000000ull
#define FXR_TX_SL7_TO_TC_SL30_P1_MC_SHIFT				50
#define FXR_TX_SL7_TO_TC_SL30_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL30_P1_MC_SMASK				0x4000000000000ull
#define FXR_TX_SL7_TO_TC_SL30_P1_TC_SHIFT				48
#define FXR_TX_SL7_TO_TC_SL30_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL30_P1_TC_SMASK				0x3000000000000ull
#define FXR_TX_SL7_TO_TC_SL29_P1_SC_SHIFT				43
#define FXR_TX_SL7_TO_TC_SL29_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL29_P1_SC_SMASK				0xF80000000000ull
#define FXR_TX_SL7_TO_TC_SL29_P1_MC_SHIFT				42
#define FXR_TX_SL7_TO_TC_SL29_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL29_P1_MC_SMASK				0x40000000000ull
#define FXR_TX_SL7_TO_TC_SL29_P1_TC_SHIFT				40
#define FXR_TX_SL7_TO_TC_SL29_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL29_P1_TC_SMASK				0x30000000000ull
#define FXR_TX_SL7_TO_TC_SL28_P1_SC_SHIFT				35
#define FXR_TX_SL7_TO_TC_SL28_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL28_P1_SC_SMASK				0xF800000000ull
#define FXR_TX_SL7_TO_TC_SL28_P1_MC_SHIFT				34
#define FXR_TX_SL7_TO_TC_SL28_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL28_P1_MC_SMASK				0x400000000ull
#define FXR_TX_SL7_TO_TC_SL28_P1_TC_SHIFT				32
#define FXR_TX_SL7_TO_TC_SL28_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL28_P1_TC_SMASK				0x300000000ull
#define FXR_TX_SL7_TO_TC_SL27_P1_SC_SHIFT				27
#define FXR_TX_SL7_TO_TC_SL27_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL27_P1_SC_SMASK				0xF8000000ull
#define FXR_TX_SL7_TO_TC_SL27_P1_MC_SHIFT				26
#define FXR_TX_SL7_TO_TC_SL27_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL27_P1_MC_SMASK				0x4000000ull
#define FXR_TX_SL7_TO_TC_SL27_P1_TC_SHIFT				24
#define FXR_TX_SL7_TO_TC_SL27_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL27_P1_TC_SMASK				0x3000000ull
#define FXR_TX_SL7_TO_TC_SL26_P1_SC_SHIFT				19
#define FXR_TX_SL7_TO_TC_SL26_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL26_P1_SC_SMASK				0xF80000ull
#define FXR_TX_SL7_TO_TC_SL26_P1_MC_SHIFT				18
#define FXR_TX_SL7_TO_TC_SL26_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL26_P1_MC_SMASK				0x40000ull
#define FXR_TX_SL7_TO_TC_SL26_P1_TC_SHIFT				16
#define FXR_TX_SL7_TO_TC_SL26_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL26_P1_TC_SMASK				0x30000ull
#define FXR_TX_SL7_TO_TC_SL25_P1_SC_SHIFT				11
#define FXR_TX_SL7_TO_TC_SL25_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL25_P1_SC_SMASK				0xF800ull
#define FXR_TX_SL7_TO_TC_SL25_P1_MC_SHIFT				10
#define FXR_TX_SL7_TO_TC_SL25_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL25_P1_MC_SMASK				0x400ull
#define FXR_TX_SL7_TO_TC_SL25_P1_TC_SHIFT				8
#define FXR_TX_SL7_TO_TC_SL25_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL25_P1_TC_SMASK				0x300ull
#define FXR_TX_SL7_TO_TC_SL24_P1_SC_SHIFT				3
#define FXR_TX_SL7_TO_TC_SL24_P1_SC_MASK				0x1Full
#define FXR_TX_SL7_TO_TC_SL24_P1_SC_SMASK				0xF8ull
#define FXR_TX_SL7_TO_TC_SL24_P1_MC_SHIFT				2
#define FXR_TX_SL7_TO_TC_SL24_P1_MC_MASK				0x1ull
#define FXR_TX_SL7_TO_TC_SL24_P1_MC_SMASK				0x4ull
#define FXR_TX_SL7_TO_TC_SL24_P1_TC_SHIFT				0
#define FXR_TX_SL7_TO_TC_SL24_P1_TC_MASK				0x3ull
#define FXR_TX_SL7_TO_TC_SL24_P1_TC_SMASK				0x3ull
/*
* Table #15 of 320_Memory_Map_TX_CI.xml - TX_CQ_DRAIN
* A write to this CSR initiates a drain operation for one transmit CQ. Starting 
* from specified CQ's current head pointer until the specified drain slot, 
* commands that are complete are sent into the TX pipeline as usual.The first 
* incomplete command and all following commands are discarded.
*/
#define FXR_TX_CQ_DRAIN							(FXR_TX_CI + 0x000000001048)
#define FXR_TX_CQ_DRAIN_RESETCSR					0x0000000000000000ull
#define FXR_TX_CQ_DRAIN_RSV_63_SHIFT					18
#define FXR_TX_CQ_DRAIN_RSV_63_MASK					0x3FFFFFFFFFFFull
#define FXR_TX_CQ_DRAIN_RSV_63_SMASK					0xFFFFFFFFFFFC0000ull
#define FXR_TX_CQ_DRAIN_DRAIN_DONE_SHIFT				17
#define FXR_TX_CQ_DRAIN_DRAIN_DONE_MASK					0x1ull
#define FXR_TX_CQ_DRAIN_DRAIN_DONE_SMASK				0x20000ull
#define FXR_TX_CQ_DRAIN_DRAIN_ACTIVE_SHIFT				16
#define FXR_TX_CQ_DRAIN_DRAIN_ACTIVE_MASK				0x1ull
#define FXR_TX_CQ_DRAIN_DRAIN_ACTIVE_SMASK				0x10000ull
#define FXR_TX_CQ_DRAIN_RSV_SHIFT					15
#define FXR_TX_CQ_DRAIN_RSV_MASK					0x1ull
#define FXR_TX_CQ_DRAIN_RSV_SMASK					0x8000ull
#define FXR_TX_CQ_DRAIN_DRAIN_SLOT_SHIFT				8
#define FXR_TX_CQ_DRAIN_DRAIN_SLOT_MASK					0x7Full
#define FXR_TX_CQ_DRAIN_DRAIN_SLOT_SMASK				0x7F00ull
#define FXR_TX_CQ_DRAIN_DRAIN_CQ_SHIFT					0
#define FXR_TX_CQ_DRAIN_DRAIN_CQ_MASK					0xFFull
#define FXR_TX_CQ_DRAIN_DRAIN_CQ_SMASK					0xFFull
/*
* Table #16 of 320_Memory_Map_TX_CI.xml - TX_CQ_RESET
* A write to this CSR resets the specified CQ. The head pointer and all slot 
* full counts are cleared.
*/
#define FXR_TX_CQ_RESET							(FXR_TX_CI + 0x000000001050)
#define FXR_TX_CQ_RESET_RESETCSR					0x0000000000000000ull
#define FXR_TX_CQ_RESET_RSV_SHIFT					8
#define FXR_TX_CQ_RESET_RSV_MASK					0xFFFFFFFFFFFFFFull
#define FXR_TX_CQ_RESET_RSV_SMASK					0xFFFFFFFFFFFFFF00ull
#define FXR_TX_CQ_RESET_RESET_CQ_SHIFT					0
#define FXR_TX_CQ_RESET_RESET_CQ_MASK					0xFFull
#define FXR_TX_CQ_RESET_RESET_CQ_SMASK					0xFFull
/*
* Table #17 of 320_Memory_Map_TX_CI.xml - TX_CQ_TO_LIMIT
* Specifies the amount of time for a command, once started, to finish writing a 
* CQ.
*/
#define FXR_TX_CQ_TO_LIMIT						(FXR_TX_CI + 0x000000001058)
#define FXR_TX_CQ_TO_LIMIT_RESETCSR					0x0000000000000000ull
#define FXR_TX_CQ_TO_LIMIT_RSV_63_SHIFT					37
#define FXR_TX_CQ_TO_LIMIT_RSV_63_MASK					0x7FFFFFFull
#define FXR_TX_CQ_TO_LIMIT_RSV_63_SMASK					0xFFFFFFE000000000ull
#define FXR_TX_CQ_TO_LIMIT_TO_LIMIT_SHIFT				20
#define FXR_TX_CQ_TO_LIMIT_TO_LIMIT_MASK				0x1FFFFull
#define FXR_TX_CQ_TO_LIMIT_TO_LIMIT_SMASK				0x1FFFF00000ull
#define FXR_TX_CQ_TO_LIMIT_RSV_SHIFT					0
#define FXR_TX_CQ_TO_LIMIT_RSV_MASK					0xFFFFFull
#define FXR_TX_CQ_TO_LIMIT_RSV_SMASK					0xFFFFFull
/*
* Table #18 of 320_Memory_Map_TX_CI.xml - TX_DLID_GRANULARITY
* Specifies the DLID relocation table per entry block size. For systems that use 
* 16 or fewer bits for LID addresses, the granularity should be set to 0. For 
* greater than 16 bit LID addressing, the granularity should be set to the 
* number of LID addresses - 16.
*/
#define FXR_TX_DLID_GRANULARITY						(FXR_TX_CI + 0x000000001060)
#define FXR_TX_DLID_GRANULARITY_RESETCSR				0x0000000000000000ull
#define FXR_TX_DLID_GRANULARITY_RSV_SHIFT				4
#define FXR_TX_DLID_GRANULARITY_RSV_MASK				0xFFFFFFFFFFFFFFFull
#define FXR_TX_DLID_GRANULARITY_RSV_SMASK				0xFFFFFFFFFFFFFFF0ull
#define FXR_TX_DLID_GRANULARITY_GRANULARITY_SHIFT			0
#define FXR_TX_DLID_GRANULARITY_GRANULARITY_MASK			0xFull
#define FXR_TX_DLID_GRANULARITY_GRANULARITY_SMASK			0xFull
/*
* Table #19 of 320_Memory_Map_TX_CI.xml - TX_CQ_CSR
* This CSR is used to describe the address region that is mapped to the transmit 
* command queues and uses the CSR access path.
*/
#define FXR_TX_CQ_CSR							(FXR_TX_CI + 0x000000100000)
#define FXR_TX_CQ_CSR_RESETCSR						0x0000000000000000ull
#define FXR_TX_CQ_CSR_TX_CQ_QWORD_SHIFT					0
#define FXR_TX_CQ_CSR_TX_CQ_QWORD_MASK					0xFFFFFFFFFFFFFFFFull
#define FXR_TX_CQ_CSR_TX_CQ_QWORD_SMASK					0xFFFFFFFFFFFFFFFFull
/*
* Table #20 of 320_Memory_Map_TX_CI.xml - TX_DLID_RT
* This CSR is used to describe the address region that is mapped to the DLID 
* relocation table.
*/
#define FXR_TX_DLID_RT							(FXR_TX_CI + 0x000000300000)
#define FXR_TX_DLID_RT_RESETCSR						0x0000000000000000ull
#define FXR_TX_DLID_RT_RSV_SHIFT					61
#define FXR_TX_DLID_RT_RSV_MASK						0x7ull
#define FXR_TX_DLID_RT_RSV_SMASK					0xE000000000000000ull
#define FXR_TX_DLID_RT_SINGLE_PORT_SHIFT				60
#define FXR_TX_DLID_RT_SINGLE_PORT_MASK					0x1ull
#define FXR_TX_DLID_RT_SINGLE_PORT_SMASK				0x1000000000000000ull
#define FXR_TX_DLID_RT_PORT_ONE_SHIFT					59
#define FXR_TX_DLID_RT_PORT_ONE_MASK					0x1ull
#define FXR_TX_DLID_RT_PORT_ONE_SMASK					0x800000000000000ull
#define FXR_TX_DLID_RT_RPLC_BLK_SIZE_SHIFT				56
#define FXR_TX_DLID_RT_RPLC_BLK_SIZE_MASK				0x7ull
#define FXR_TX_DLID_RT_RPLC_BLK_SIZE_SMASK				0x700000000000000ull
#define FXR_TX_DLID_RT_RPLC_MATCH_SHIFT					48
#define FXR_TX_DLID_RT_RPLC_MATCH_MASK					0xFFull
#define FXR_TX_DLID_RT_RPLC_MATCH_SMASK					0xFF000000000000ull
#define FXR_TX_DLID_RT_RPLC_PHYS_DLID_SHIFT				24
#define FXR_TX_DLID_RT_RPLC_PHYS_DLID_MASK				0xFFFFFFull
#define FXR_TX_DLID_RT_RPLC_PHYS_DLID_SMASK				0xFFFFFF000000ull
#define FXR_TX_DLID_RT_BLK_PHYS_DLID_SHIFT				0
#define FXR_TX_DLID_RT_BLK_PHYS_DLID_MASK				0xFFFFFFull
#define FXR_TX_DLID_RT_BLK_PHYS_DLID_SMASK				0xFFFFFFull
/*
* Table #21 of 320_Memory_Map_TX_CI.xml - TXCI_CQ_ERROR_GENERAL
* TXCI_CQ_ERROR_GENERAL
*/
#define FXR_TXCI_CQ_ERROR_GENERAL					(FXR_TX_CI + 0x000000001068)
#define FXR_TXCI_CQ_ERROR_GENERAL_RESETCSR				0x0000000000000000ull
#define FXR_TXCI_CQ_ERROR_GENERAL_CQ_NUM_SHIFT				24
#define FXR_TXCI_CQ_ERROR_GENERAL_CQ_NUM_MASK				0xFFull
#define FXR_TXCI_CQ_ERROR_GENERAL_CQ_NUM_SMASK				0xFF000000ull
#define FXR_TXCI_CQ_ERROR_GENERAL_ADDRESS_SHIFT				16
#define FXR_TXCI_CQ_ERROR_GENERAL_ADDRESS_MASK				0x7Full
#define FXR_TXCI_CQ_ERROR_GENERAL_ADDRESS_SMASK				0x7F0000ull
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_INACTIVE_SHIFT		1
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_INACTIVE_MASK		0x1ull
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_INACTIVE_SMASK		0x2ull
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_FLUSH_SHIFT			0
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_FLUSH_MASK			0x1ull
#define FXR_TXCI_CQ_ERROR_GENERAL_INV_WRITE_FLUSH_SMASK			0x1ull
/*
* Table #22 of 320_Memory_Map_TX_CI.xml - TXCI_CSR_MBE
* TXCI_CSR_ERROR_MBE
*/
#define FXR_TXCI_CSR_MBE						(FXR_TX_CI + 0x000000001070)
#define FXR_TXCI_CSR_MBE_RESETCSR					0x0000000000000000ull
#define FXR_TXCI_CSR_MBE_CQ_NUM_COMMAND_QUEUE_CSR_SHIFT			8
#define FXR_TXCI_CSR_MBE_CQ_NUM_COMMAND_QUEUE_CSR_MASK			0x3Full
#define FXR_TXCI_CSR_MBE_CQ_NUM_COMMAND_QUEUE_CSR_SMASK			0x3F00ull
#define FXR_TXCI_CSR_MBE_SYNDROME_COMMAND_QUEUECSR_SHIFT		0
#define FXR_TXCI_CSR_MBE_SYNDROME_COMMAND_QUEUECSR_MASK			0xFFull
#define FXR_TXCI_CSR_MBE_SYNDROME_COMMAND_QUEUECSR_SMASK		0xFFull
/*
* Table #23 of 320_Memory_Map_TX_CI.xml - TXCI_CQ_ERROR_MBE
* TXCI_CQ_ERROR_MBE
*/
#define FXR_TXCI_CQ_ERROR_MBE						(FXR_TX_CI + 0x000000001078)
#define FXR_TXCI_CQ_ERROR_MBE_RESETCSR					0x0000000000000000ull
#define FXR_TXCI_CQ_ERROR_MBE_CNT_SHIFT					32
#define FXR_TXCI_CQ_ERROR_MBE_CNT_MASK					0xFFull
#define FXR_TXCI_CQ_ERROR_MBE_CNT_SMASK					0xFF00000000ull
#define FXR_TXCI_CQ_ERROR_MBE_CQ_NUM_SHIFT				24
#define FXR_TXCI_CQ_ERROR_MBE_CQ_NUM_MASK				0xFFull
#define FXR_TXCI_CQ_ERROR_MBE_CQ_NUM_SMASK				0xFF000000ull
#define FXR_TXCI_CQ_ERROR_MBE_QWORD_SHIFT				16
#define FXR_TXCI_CQ_ERROR_MBE_QWORD_MASK				0xFull
#define FXR_TXCI_CQ_ERROR_MBE_QWORD_SMASK				0xF0000ull
#define FXR_TXCI_CQ_ERROR_MBE_ADDRESS_SHIFT				8
#define FXR_TXCI_CQ_ERROR_MBE_ADDRESS_MASK				0x7Full
#define FXR_TXCI_CQ_ERROR_MBE_ADDRESS_SMASK				0x7F00ull
#define FXR_TXCI_CQ_ERROR_MBE_SYNDROME_QWORD0_SHIFT			0
#define FXR_TXCI_CQ_ERROR_MBE_SYNDROME_QWORD0_MASK			0xFFull
#define FXR_TXCI_CQ_ERROR_MBE_SYNDROME_QWORD0_SMASK			0xFFull
/*
* Table #24 of 320_Memory_Map_TX_CI.xml - TXCI_ST_ERROR_MBE
* TXCI_ST_ERROR_MBE
*/
#define FXR_TXCI_ST_ERROR_MBE						(FXR_TX_CI + 0x000000001080)
#define FXR_TXCI_ST_ERROR_MBE_RESETCSR					0x0000000000000000ull
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_FULL_TRACKING_SHIFT		40
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_FULL_TRACKING_MASK		0x7Full
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_FULL_TRACKING_SMASK		0x7F0000000000ull
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_FULL_TRACKING_SHIFT		36
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_FULL_TRACKING_MASK		0xFull
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_FULL_TRACKING_SMASK		0xF000000000ull
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_FULL_TRACKING_SHIFT		32
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_FULL_TRACKING_MASK		0xFull
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_FULL_TRACKING_SMASK		0xF00000000ull
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_QWORD_TRACKING_SHIFT		16
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_QWORD_TRACKING_MASK		0x7Full
#define FXR_TXCI_ST_ERROR_MBE_CQ_NUM_SLOT_QWORD_TRACKING_SMASK		0x7F0000ull
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_QWORD_TRACKING_SHIFT		8
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_QWORD_TRACKING_MASK		0x3Full
#define FXR_TXCI_ST_ERROR_MBE_ADDRESS_SLOT_QWORD_TRACKING_SMASK		0x3F00ull
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_QWORD_TRACKING_SHIFT	0
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_QWORD_TRACKING_MASK		0xFFull
#define FXR_TXCI_ST_ERROR_MBE_SYNDROME_SLOT_QWORD_TRACKING_SMASK	0xFFull
/*
* Table #25 of 320_Memory_Map_TX_CI.xml - TXCI_DLID_ERROR_MBE
* TXCI_DLID_ERROR_MBE
*/
#define FXR_TXCI_DLID_ERROR_MBE						(FXR_TX_CI + 0x000000001088)
#define FXR_TXCI_DLID_ERROR_MBE_RESETCSR				0x0000000000000000ull
#define FXR_TXCI_DLID_ERROR_MBE_ADDRESS_SHIFT				8
#define FXR_TXCI_DLID_ERROR_MBE_ADDRESS_MASK				0xFFull
#define FXR_TXCI_DLID_ERROR_MBE_ADDRESS_SMASK				0xFF00ull
#define FXR_TXCI_DLID_ERROR_MBE_SYNDROME_QWORD0_SHIFT			0
#define FXR_TXCI_DLID_ERROR_MBE_SYNDROME_QWORD0_MASK			0xFFull
#define FXR_TXCI_DLID_ERROR_MBE_SYNDROME_QWORD0_SMASK			0xFFull

#endif 		/* DEF_FXR_TX_CI_SW_DEF */
