<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Register Details</title></head>
<body>
<h1><a name="idp21380552"></a>Register Details</h1>
<h2><a name="H3-sect1-reg-DWC_otg_map_DWC_otg_intreg"></a>DWC_otg_intreg Register Details</h2>
<p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL"></a>GOTGCTL</p>
<ul><li>Name:Control and Status Register</li><li>Description:The OTG Control and Status register controls the behavior and reflects the status of the OTG function of the controller.</li><li>Size:32 bits</li><li>Offset:0x0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GOTGCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_27_22">27:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_14_8">14:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_1_0">1:0</a></td>
</tr>
<tr><td>Testmode_corr_eUSB2</td>
<td>Rsvd</td>
<td>eUSB2_phy_disc_supp</td>
<td>Rsvd</td>
<td>CurMod</td>
<td>OTGVer</td>
<td>BSesVld</td>
<td>ASesVld</td>
<td>DbncTime</td>
<td>ConIDSts</td>
<td>DbnceFltrBypass</td>
<td>Rsvd</td>
<td>BvalidOvVal</td>
<td>BvalidOvEn</td>
<td>AvalidOvVal</td>
<td>AvalidOvEn</td>
<td>VbvalidOvVal</td>
<td>VbvalidOvEn</td>
<td>Rsvd</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GOTGCTL"></a><p class="title">Table�1.�Fields for Register: GOTGCTL</p>
<table summary="Fields for Register: GOTGCTL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_31"></a>31</p>
</td>
<td>Testmode_corr_eUSB2</td>
<td>R/W</td>
<td><p>UTMI IF correction for eUSB2 PHY during Test mode</p>
<p class="BLANK"></p>
<p>This bit is used to modify the behavior of UTMI 8-bit interface signals during test J and test K sequences when eUSB2 PHY is used.</p>
<p class="BLANK"></p>
<p>When this bit is set to 1'b1, the controller asserts utmi_txvalid and utmi_opmode in the same cycle during test J or test K sequence execution.</p>
<p class="BLANK"></p>
<p>Note:This bit is applicable only if eUSB2 PHY is used with 8-bit UTMI interface.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (eUSB2_corr_disable): The controller asserts utmi_txvalid one cycle later than utmi_opmode.</li><li>0x1 (eUSB2_corr_enable): The controller asserts utmi_txvalid and utmi_opmode in the same cycle.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_30_29"></a>30:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_28"></a>28</p>
</td>
<td>eUSB2_phy_disc_supp</td>
<td>R/W</td>
<td><p>This field is only applicable to Device mode and must be set to 1'b1 if eUSB2 PHY is used.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Device disconnect detection using GINTSTS.USBRst interrupt when not in hibernation and GPWRDN.ResetDetected when in hibernation</li><li>0x1 (ENABLED): Device disconnect detection using GOTGINT.SesEEndDet interrupt when not in hibernation and GPWRDN.StsChngInt when in hibernation</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_27_22"></a>27:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_21"></a>21</p>
</td>
<td>CurMod</td>
<td>R</td>
<td><p>Current Mode of Operation (CurMod)</p>
<p class="BLANK"></p>
<p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Indicates the current mode.</p>
<ul><li>1'b0: Device mode</li><li>1'b1: Host mode</li></ul><p>Reset:</p>
<ul><li>1'b1 in Host-only mode (OTG_MODE=5 or 6)</li><li>1'b0 in all other configurations</li></ul><p>Note:The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DEVICEMODE): Current mode is device mode.</li><li>0x1 (HOSTMODE): Current mode is host mode.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_20"></a>20</p>
</td>
<td>OTGVer</td>
<td>R/W</td>
<td><p>OTG Version (OTGVer)</p>
<p class="BLANK"></p>
<p>Indicates the OTG revision.</p>
<ul><li>1'b0: OTG Version 1.3. In this version the core supports Data line pulsing and VBus pulsing for SRP.</li><li>1'b1: OTG Version 2.0. In this version the core supports only Data line pulsing for SRP.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (VER13): Supports OTG Version 1.3</li><li>0x1 (VER20): Supports OTG Version 2.0</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_19"></a>19</p>
</td>
<td>BSesVld</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>B-Session Valid (BSesVld)</p>
<p class="BLANK"></p>
<p>Indicates the Device mode transceiver status.</p>
<ul><li>1'b0: B-session is not valid.</li><li>1'b1: B-session is valid.</li></ul><p>In OTG mode, you can use this bit to determine if the device is connected or disconnected.</p>
<p class="BLANK"></p>
<p>Note:</p>
<ul><li>If you do not enable OTG features (such as SRP and HNP), the read reset value will be 1.The vbus assigns the values internally for non- SRP or non-HNP configurations.</li><li>In case of OTG_MODE="0," the reset value of this bit is 1'b0.</li><li>The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTVALID): B-session is not valid.</li><li>0x1 (VALID): B-session is valid.</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_18"></a>18</p>
</td>
<td>ASesVld</td>
<td>R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>A-Session Valid (ASesVld)</p>
<p class="BLANK"></p>
<p>Indicates the Host mode transceiver status.</p>
<ul><li>1'b0: A-session is not valid</li><li>1'b1: A-session is valid</li></ul><p>Note:If you do not enabled OTG features (such as SRP and HNP), the read reset value will be 1. The vbus assigns the values internally for non-SRP or non-HNP configurations.</p>
<p class="BLANK"></p>
<p>In case of OTG_MODE="0," the reset value of this bit is 1'b0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTVALID): A-session is not valid.</li><li>0x1 (VALID): A-session is valid.</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_17"></a>17</p>
</td>
<td>DbncTime</td>
<td>R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Long/Short Debounce Time (DbncTime)</p>
<p class="BLANK"></p>
<p>Indicates the debounce time of a detected connection.</p>
<ul><li>1'b0: Long debounce time, used for physical connections (100 ms + 2.5 micro-sec)</li><li>1'b1: Short debounce time, used for soft connections (2.5 micro-sec)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (LONG): Long debounce time, used for physical connections (100 ms + 2.5 micro-sec)</li><li>0x1 (SHORT): Short debounce time, used for soft connections (2.5 micro-sec)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_16"></a>16</p>
</td>
<td>ConIDSts</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Connector ID Status (ConIDSts)</p>
<p class="BLANK"></p>
<p>Indicates the connector ID status on a connect event.</p>
<ul><li>1'b0: The core is in A-Device mode.</li><li>1'b1: The core is in B-Device mode.</li></ul><p></p>
<p class="BLANK"></p>
<p>Note:The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.Reset:</p>
<ul><li>1'b0: in host only mode (OTG_MODE = 5 or 6)</li><li>1'b1: in all other configurations</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MODEA): The core is in A-Device mode.</li><li>0x1 (MODEB): The core is in B-Device mode.</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_15"></a>15</p>
</td>
<td>DbnceFltrBypass</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Debounce Filter Bypass</p>
<p class="BLANK"></p>
<p>Bypass Debounce filters for avalid, bvalid, vbusvalid, sessend, iddig signals when enabled.</p>
<ul><li>1'b0: Disabled</li><li>1'b1: Enabled</li></ul><p></p>
<p class="BLANK"></p>
<p>Note:This register bit is valid only when debounce filters are present in core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Debounce Filter Bypass is disabled.</li><li>0x1 (ENABLED): Debounce Filter Bypass is enabled.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_14_8"></a>14:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_7"></a>7</p>
</td>
<td>BvalidOvVal</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>B-Peripheral Session Valid OverrideValue (BvalidOvVal)</p>
<p class="BLANK"></p>
<p>This bit is used to set Override value for Bvalid signal when GOTGCTL.BvalidOvEn is set.</p>
<ul><li>1'b0 : Bvalid value is 1'b0 when GOTGCTL.BvalidOvEn =1</li><li>1'b1 : Bvalid value is 1'b1 when GOTGCTL.BvalidOvEn =1</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (VALUE0): Bvalid value when GOTGCTL.BvalidOvEn =1</li><li>0x1 (VALUE1): Bvalid value when GOTGCTL.BvalidOvEn =1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_6"></a>6</p>
</td>
<td>BvalidOvEn</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>B-Peripheral Session Valid Override Value (BvalidOvEn)</p>
<p class="BLANK"></p>
<p>This bit is used to enable/disable the software to override the Bvalid signal using the GOTGCTL.BvalidOvVal.</p>
<ul><li>1'b1 : Internally Bvalid received from the PHY is overridden with GOTGCTL.BvalidOvVal.</li><li>1'b0 : Override is disabled and bvalid signal from the respective PHY selected is used internally by the force</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Override is disabled and bvalid signal from the respective PHY selected is used internally by the core</li><li>0x1 (ENABLED): Internally Bvalid received from the PHY is overridden with GOTGCTL.BvalidOvVal</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_5"></a>5</p>
</td>
<td>AvalidOvVal</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>A-Peripheral Session Valid OverrideValue (AvalidOvVal)</p>
<p class="BLANK"></p>
<p>This bit is used to set Override value for Avalid signal when GOTGCTL.AvalidOvEn is set.</p>
<ul><li>1'b0 : Avalid value is 1'b0 when GOTGCTL.AvalidOvEn =1</li><li>1'b1 : Avalid value is 1'b1 when GOTGCTL.AvalidOvEn =1</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (VALUE0): Avalid value is 1'b0 when GOTGCTL.AvalidOvEn =1</li><li>0x1 (VALUE1): Avalid value is 1'b1 when GOTGCTL.AvalidOvEn =1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_4"></a>4</p>
</td>
<td>AvalidOvEn</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>A-Peripheral Session Valid Override Enable (AvalidOvEn)</p>
<p class="BLANK"></p>
<p>This bit is used to enable/disable the software to override the Avalid signal using the GOTGCTL.AvalidOvVal.</p>
<ul><li>1'b1: Internally Avalid received from the PHY is overridden with GOTGCTL.AvalidOvVal.</li><li>1'b0: Override is disabled and avalid signal from the respective PHY selected is used internally by the core</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Derive AValid from PHY</li><li>0x1 (ENABLED): Derive Avalid from GOTGCTL.AvalidOvVal</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_3"></a>3</p>
</td>
<td>VbvalidOvVal</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>VBUS Valid OverrideValue (VbvalidOvVal)</p>
<p class="BLANK"></p>
<p>This bit is used to set Override value for vbusvalid signal when GOTGCTL.VbvalidOvEn is set.</p>
<ul><li>1'b0 : vbusvalid value is 1'b0 when GOTGCTL.VbvalidOvEn =1</li><li>1'b1 : vbusvalid value is 1'b1 when GOTGCTL.VbvalidOvEn =1</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (SET0): vbusvalid value when GOTGCTL.VbvalidOvEn = 1</li><li>0x1 (SET1): vbusvalid value when GOTGCTL.VbvalidOvEn is 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_2"></a>2</p>
</td>
<td>VbvalidOvEn</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>VBUS Valid Override Enable (VbvalidOvEn)</p>
<p class="BLANK"></p>
<p>This bit is used to enable/disable the software to override the Bvalid signal using the GOTGCTL.VbvalidOvVal.</p>
<ul><li>1'b1 : Internally Bvalid received from the PHY is overridden with GOTGCTL.VbvalidOvVal.</li><li>1'b0 : Override is disabled and bvalid signal from the respective PHY selected is used internally by the controller.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Override is disabled and bvalid signal from the respective PHY selected is used internally by the controller</li><li>0x1 (ENABLED): The vbus-valid signal received from the PHY is overridden with GOTGCTL.VbvalidOvVal</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGCTL_F_1_0"></a>1:0</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT"></a>GOTGINT</p>
<ul><li>Name:Interrupt Register</li><li>Description:The application reads this register whenever there is an OTG interrupt and clears the bits in this register to clear the OTG interrupt.</li><li>Size:32 bits</li><li>Offset:0x4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GOTGINT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_16_10">16:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_7_3">7:3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_1_0">1:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DbnceDone</td>
<td>ADevTOUTChg</td>
<td>HstNegDet</td>
<td>Rsvd</td>
<td>HstNegSucStsChng</td>
<td>SesReqSucStsChng</td>
<td>Rsvd</td>
<td>SesEndDet</td>
<td>Rsvd</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GOTGINT"></a><p class="title">Table�2.�Fields for Register: GOTGINT</p>
<table summary="Fields for Register: GOTGINT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_31_20"></a>31:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_19"></a>19</p>
</td>
<td>DbnceDone</td>
<td>R/W1C</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Debounce Done (DbnceDone)</p>
<p class="BLANK"></p>
<p>The core sets this bit when the debounce is completed after the device connect. The application can start driving USB reset after seeing this interrupt. This bit is only valid when the HNP Capable or SRP Capable bit is SET in the Core USB Configuration register (GUSBCFG.HNPCap or GUSBCFG.SRPCap, respectively). This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): After Connect waiting for Debounce to complete</li><li>0x1 (ACTIVE): Debounce completed</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_18"></a>18</p>
</td>
<td>ADevTOUTChg</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>A-Device Timeout Change (ADevTOUTChg)</p>
<p class="BLANK"></p>
<p>The core sets this bit to indicate that the A-device has timed out while waiting for the B-device to connect.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No A-Device Timeout</li><li>0x1 (ACTIVE): A-Device Timeout</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_17"></a>17</p>
</td>
<td>HstNegDet</td>
<td>R/W1C</td>
<td><p>Mode:Host and Device</p>
<p class="BLANK"></p>
<p>Host Negotiation Detected (HstNegDet)</p>
<p class="BLANK"></p>
<p>The core sets this bit when it detects a host negotiation request on the USB. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Active HNP Request</li><li>0x1 (ACTIVE): Active HNP request detected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_16_10"></a>16:10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_9"></a>9</p>
</td>
<td>HstNegSucStsChng</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Host Negotiation Success Status Change (HstNegSucStsChng)</p>
<p class="BLANK"></p>
<p>The core sets this bit on the success or failure of a USB host negotiation request. The application must read the Host Negotiation Success bit of the OTG Control and Status register (GOTGCTL.HstNegScs) to check for success or failure. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Change</li><li>0x1 (ACTIVE): Host Negotiation Status Change</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_8"></a>8</p>
</td>
<td>SesReqSucStsChng</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Session Request Success Status Change (SesReqSucStsChng)</p>
<p class="BLANK"></p>
<p>The core sets this bit on the success or failure of a session request. The application must read the Session Request Success bit in the OTG Control and Status register (GOTGCTL.SesReqScs) to check for success or failure. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Change in Session Request Status</li><li>0x1 (ACTIVE): Session Request Status has changed</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_7_3"></a>7:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_2"></a>2</p>
</td>
<td>SesEndDet</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Session End Detected (SesEndDet)</p>
<p class="BLANK"></p>
<p>The controller sets this bit when the utmiotg_bvalid signal is deasserted. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Session is Active</li><li>0x1 (ACTIVE): SessionEnd utmiotg_bvalid signal is deasserted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GOTGINT_F_1_0"></a>1:0</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG"></a>GAHBCFG</p>
<ul><li>Name:AHB Configuration Register</li><li>Description:This register can be used to configure the core after power-on or a change in mode. This register mainly contains AHB system-related configuration parameters. Do not change this register after the initial programming. The application must program this register before starting any transactions on either the AHB or the USB.</li><li>Size:32 bits</li><li>Offset:0x8</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GAHBCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_28_27">28:27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_26_25">26:25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_24">24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_22">22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_20_9">20:9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_4_1">4:1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>LOA_EOP_CHECK_CLKS_WORD</td>
<td>LOA_EOP_CHECK_CLKS_BYTE</td>
<td>InvDescEndianess</td>
<td>AHBSingle</td>
<td>NotiAllDmaWrit</td>
<td>RemMemSupp</td>
<td>Rsvd</td>
<td>PTxFEmpLvl</td>
<td>NPTxFEmpLvl</td>
<td>Rsvd</td>
<td>DMAEn</td>
<td>HBstLen</td>
<td>GlblIntrMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GAHBCFG"></a><p class="title">Table�3.�Fields for Register: GAHBCFG</p>
<table summary="Fields for Register: GAHBCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_28_27"></a>28:27</p>
</td>
<td>LOA_EOP_CHECK_CLKS_WORD</td>
<td>R/W</td>
<td><p>Mode: Host</p>
<p class="BLANK"></p>
<p>Number of clock cycles to check for EOP SE0 for LOA logic</p>
<p class="BLANK"></p>
<p>Note:</p>
<ul><li>This field only affects USB2.0 FS operation in UTMI 16bit mode. The mac_prt logic checks for the programmed number of clocks of SE0 to validate an EOP for a packet.</li><li>The actual number of clocks checked will be the value programmed plus 1. So a value 1 results in checking for 2 clocks of SE0. Value of 3 checks 4 clocks of SE0 and so on.</li><li>The default value is 1, which results in 2 clocks of SE0 check.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ONE): Check for 2 clocks of EOP SE0</li><li>0x2 (TWO): Check for 3 clocks of EOP SE0</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_26_25"></a>26:25</p>
</td>
<td>LOA_EOP_CHECK_CLKS_BYTE</td>
<td>R/W</td>
<td><p>Mode: Host</p>
<p class="BLANK"></p>
<p>Number of clock cycles to check for EOP SE0 for LOA logic</p>
<p class="BLANK"></p>
<p>Note:</p>
<ul><li>This field only affects USB2.0 FS operation in UTMI 8bit mode. The mac_prt logic checks for the programmed number of clocks of SE0 to validate an EOP for a packet.</li><li>The actual number of clocks checked will be the value programmed plus 1. So a value 1 results in checking for 2 clocks of SE0. Value of 3 checks 4 clocks of SE0 and so on.</li><li>The default value is 1, which results in 2 clocks of SE0 check.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ONE): Check for 2 clocks of EOP SE0</li><li>0x2 (TWO): Check for 3 clocks of EOP SE0</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_24"></a>24</p>
</td>
<td>InvDescEndianess</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Invert Descriptor Endianess (InvDescEndianess)</p>
<ul><li>1'b0: Descriptor Endianness is same as AHB Requester Endianness.</li><li>1'b1:<ul><li>If the AHB Requester endianness is Big Endian, the Descriptor Endianness is Little Endian.</li><li>If the AHB Requester endianness is Little Endian, the Descriptor Endianness is Big Endian.</li></ul></li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): Descriptor Endianness is same as AHB Requester Endianness</li><li>0x1 (ENABLE): Descriptor Endianness is opposite to AHB Requester Endianness</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_23"></a>23</p>
</td>
<td>AHBSingle</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>AHB Single Support (AHBSingle)</p>
<p class="BLANK"></p>
<p>This bit when programmed supports Single transfers for the remaining data in a transfer when the core is operating in DMA mode.</p>
<ul><li>1'b0: The remaining data in the transfer is sent using INCR burst size.</li><li>1'b1: The remaining data in the transfer is sent using Single burst size.</li></ul><p>Note:If this feature is enabled, the AHB RETRY and SPLIT transfers still have INCR burst type. Enable this feature when the AHB Completer connected to the core does not support INCR burst (and when Split, and Retry transactions are not being used in the bus).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INCRBURST): The remaining data in the transfer is sent using INCR burst size</li><li>0x1 (SINGLEBURST): The remaining data in the transfer is sent using Single burst size</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_22"></a>22</p>
</td>
<td>NotiAllDmaWrit</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Notify All DMA Write Transactions (NotiAllDmaWrit)</p>
<p class="BLANK"></p>
<p>This bit is programmed to enable the System DMA Done functionality for all the DMA write Transactions corresponding to the Channel/Endpoint. This bit is valid only when GAHBCFG.RemMemSupp is set to 1.</p>
<ul><li>GAHBCFG.NotiAllDmaWrit = 1<p class="BLANK"></p>
The core asserts int_dma_req for all the DMA write transactions on the AHB interface along with int_dma_done, chep_last_transact and chep_number signal informations. The core waits for sys_dma_done signal for all the DMA write transactions in order to complete the transfer of a particular Channel/Endpoint.</li><li>GAHBCFG.NotiAllDmaWrit = 0<p class="BLANK"></p>
The core asserts int_dma_req signal only for the last transaction of DMA write transfer corresponding to a particular Channel/Endpoint. Similarly, the core waits for sys_dma_done signal only for that transaction of DMA write to complete the transfer of a particular Channel/Endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ALLTRANS): The core asserts int_dma_req for all the DMA write transactions on the AHB interface along with int_dma_done, chep_last_transact and chep_number signal informations. The core waits for sys_dma_done signal for all the DMA write transactions in order to complete the transfer of a particular Channel/Endpoint</li><li>0x0 (LASTTRANS)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_21"></a>21</p>
</td>
<td>RemMemSupp</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Remote Memory Support (RemMemSupp)</p>
<p class="BLANK"></p>
<p>This bit is programmed to enable the functionality to wait for the system DMA Done Signal for the DMA Write Transfers.</p>
<ul><li>GAHBCFG.RemMemSupp=1<p class="BLANK"></p>
The int_dma_req output signal is asserted when the DMA starts write transfer to the external memory. When the core is done with the Transfers it asserts int_dma_done signal to flag the completion of DMA writes from the controller. The core then waits for sys_dma_done signal from the system to proceed further and complete the Data Transfer corresponding to a particular Channel/Endpoint.</li><li>GAHBCFG.RemMemSupp=0<p class="BLANK"></p>
The int_dma_req and int_dma_done signals are not asserted and the core proceeds with the assertion of the XferComp interrupt as soon as the DMA write transfer is done at the Core Boundary and it does not wait for the sys_dma_done signal to complete the DATA transfers.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Remote Memory Support Feature disabled</li><li>0x1 (ENABLED): Remote Memory Support Feature enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_20_9"></a>20:9</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_8"></a>8</p>
</td>
<td>PTxFEmpLvl</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Periodic TxFIFO Empty Level (PTxFEmpLvl)</p>
<p class="BLANK"></p>
<p>Indicates when the Periodic TxFIFO Empty Interrupt bit in the Core Interrupt register (GINTSTS.PTxFEmp) is triggered. This bit is used only in Completer mode.</p>
<ul><li>1'b0: GINTSTS.PTxFEmp interrupt indicates that the Periodic TxFIFO is half empty</li><li>1'b1: GINTSTS.PTxFEmp interrupt indicates that the Periodic TxFIFO is completely empty</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HALFEMPTY): GINTSTS.PTxFEmp interrupt indicates that the Periodic TxFIFO is half empty.</li><li>0x1 (EMPTY): GINTSTS.PTxFEmp interrupt indicates that the Periodic TxFIFO is completely empty.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_7"></a>7</p>
</td>
<td>NPTxFEmpLvl</td>
<td>R/W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>Non-Periodic TxFIFO Empty Level (NPTxFEmpLvl)</p>
<p class="BLANK"></p>
<p>This bit is used only in Completer mode. In host mode and with Shared FIFO with device mode, this bit indicates when the Non-Periodic TxFIFO Empty Interrupt bit in the Core Interrupt register (GINTSTS.NPTxFEmp) is triggered.</p>
<p class="BLANK"></p>
<p>With dedicated FIFO in device mode, this bit indicates when IN endpoint Transmit FIFO empty interrupt (DIEPINTn.TxFEmp) is triggered.</p>
<p class="BLANK"></p>
<p>Host mode and with Shared FIFO with device mode:</p>
<ul><li>1'b0: GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is half empty</li><li>1'b1: GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is completely empty</li></ul><p>Dedicated FIFO in device mode:</p>
<ul><li>1'b0: DIEPINTn.TxFEmp interrupt indicates that the IN Endpoint TxFIFO is half empty</li><li>1'b1: DIEPINTn.TxFEmp interrupt indicates that the IN Endpoint TxFIFO is completely empty</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HALFEMPTY): DIEPINTn.TxFEmp interrupt indicates that the Non-Periodic TxFIFO is half empty or that the IN Endpoint TxFIFO is half empty.</li><li>0x1 (EMPTY): GINTSTS.NPTxFEmp interrupt indicates that the Non-Periodic TxFIFO is completely empty or that the IN Endpoint TxFIFO is completely empty.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_6"></a>6</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_5"></a>5</p>
</td>
<td>DMAEn</td>
<td>R/W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>DMA Enable (DMAEn)</p>
<p class="BLANK"></p>
<p>This bit is always 0 when Completer-Only mode has been selected.</p>
<p class="BLANK"></p>
<p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (COMPLETERMODE): Core operates in Completer mode</li><li>0x1 (DMAMODE): Core operates in a DMA mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_4_1"></a>4:1</p>
</td>
<td>HBstLen</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>Burst Length/Type (HBstLen)</p>
<p class="BLANK"></p>
<p>This field is used in both External and Internal DMA modes. In External DMA mode, these bits appear on dma_burst[3:0] ports, which can be used by an external wrapper to interface the External DMA Controller interface to Synopsys DW_ahb_dmac or ARM PrimeCell.</p>
<p class="BLANK"></p>
<p>External DMA Mode defines the DMA burst length in terms of 32-bit words:</p>
<ul><li>4'b0000: 1 word</li><li>4'b0001: 4 words</li><li>4'b0010: 8 words</li><li>4'b0011: 16 words</li><li>4'b0100: 32 words</li><li>4'b0101: 64 words</li><li>4'b0110: 128 words</li><li>4'b0111: 256 words</li><li>Others: Reserved</li></ul><p>Internal DMA Mode AHB Requester burst type:</p>
<ul><li>4'b0000 Single</li><li>4'b0001 INCR</li><li>4'b0011 INCR4</li><li>4'b0101 INCR8</li><li>4'b0111 INCR16</li><li>Others: Reserved</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (WORD1ORSINGLE): 1 word or single</li><li>0x1 (WORD4ORINCR): 4 words or INCR</li><li>0x2 (WORD8): 8 words</li><li>0x3 (WORD16ORINCR4): 16 words or INCR4</li><li>0x4 (WORD32): 32 words</li><li>0x5 (WORD64ORINCR8): 64 words or INCR8</li><li>0x6 (WORD128): 128 words</li><li>0x7 (WORD256ORINCR16): 256 words or INCR16</li><li>0x8 (WORDX): Others reserved</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GAHBCFG_F_0"></a>0</p>
</td>
<td>GlblIntrMsk</td>
<td>R/W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>Global Interrupt Mask (GlblIntrMsk)</p>
<p class="BLANK"></p>
<p>The application uses this bit to mask or unmask the interrupt line assertion to itself. Irrespective of this bit's setting, the interrupt status registers are updated by the controller.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask the interrupt assertion to the application</li><li>0x1 (NOMASK): Unmask the interrupt assertion to the application.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG"></a>GUSBCFG</p>
<ul><li>Name:USB Configuration Register</li><li>Description:This register can be used to configure the core after power-on or when changing to Host mode or Device mode. It contains USB and USB-PHY related configuration parameters. The application must program this register before starting any transactions on either the AHB or the USB. If you are using the HSIC interface, HSIC PHY must be in reset while programming this register. Do not make changes to this register after the initial programming.</li><li>Size:32 bits</li><li>Offset:0xc</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GUSBCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_25_23">25:23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_22">22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_21_16">21:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_13_10">13:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_9_7">9:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_2_0">2:0</a></td>
</tr>
<tr><td>CorruptTxPkt</td>
<td>ForceDevMode</td>
<td>ForceHstMode</td>
<td>TxEndDelay</td>
<td>Rsvd</td>
<td>IC_USBCap</td>
<td>Rsvd</td>
<td>TermSelDLPulse</td>
<td>Rsvd</td>
<td>PhyLPwrClkSel</td>
<td>Rsvd</td>
<td>USBTrdTim</td>
<td>Rsvd</td>
<td>PHYSel</td>
<td>FSIntf</td>
<td>ULPI_UTMI_Sel</td>
<td>PHYIf</td>
<td>TOutCal</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GUSBCFG"></a><p class="title">Table�4.�Fields for Register: GUSBCFG</p>
<table summary="Fields for Register: GUSBCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_31"></a>31</p>
</td>
<td>CorruptTxPkt</td>
<td>W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>Corrupt Tx packet (CorruptTxPkt)</p>
<p class="BLANK"></p>
<p>This bit is for debug purposes only. Never Set this bit to 1. The application must always write 1'b0 to this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NODEBUG): Normal Mode</li><li>0x1 (DEBUG): Debug Mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_30"></a>30</p>
</td>
<td>ForceDevMode</td>
<td>R/W</td>
<td><p>Mode:Host and device</p>
<p class="BLANK"></p>
<p>Force Device Mode (ForceDevMode)</p>
<p class="BLANK"></p>
<p>Writing a 1 to this bit forces the controller to device mode irrespective of utmiotg_iddig input pin.</p>
<ul><li>1'b0 : Normal Mode.</li><li>1'b1 : Force Device Mode.</li></ul><p>After setting the force bit, the application must wait at least 25 ms before the change to take effect. When the simulation is in scale down mode, waiting for 500 micro sec is sufficient. This bit is valid only when OTG_MODE = 0, 1 or 2. In all other cases, this bit reads 0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Normal Mode</li><li>0x1 (ENABLED): Force Device Mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_29"></a>29</p>
</td>
<td>ForceHstMode</td>
<td>R/W</td>
<td><p>Mode: Host and device</p>
<p class="BLANK"></p>
<p>Force Host Mode (ForceHstMode)</p>
<p class="BLANK"></p>
<p>Writing a 1 to this bit forces the core to host mode irrespective of utmiotg_iddig input pin.</p>
<ul><li>1'b0 : Normal Mode.</li><li>1'b1 : Force Host Mode.</li></ul><p>After setting the force bit, the application must wait at least 25 ms before the change to take effect. When the simulation is in scale down mode, waiting for 500 micro sec is sufficient. This bit is valid only when OTG_MODE = 0, 1 or 2. In all other cases, this bit reads 0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Normal Mode</li><li>0x1 (ENABLED): Force Host Mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_28"></a>28</p>
</td>
<td>TxEndDelay</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Tx End Delay (TxEndDelay)</p>
<p class="BLANK"></p>
<p>Setting this bit to 1'b1 enables the controller to follow the TxEndDelay timings as per UTMI+ specification 1.05 section 4.1.5 for opmode signal during remote wakeup.</p>
<ul><li>1'b0 : Normal Mode.</li><li>1'b1 : Tx End delay.</li></ul><p>The default value of this field is 1'b1 and it is not recommended to program it to 1'b0. The option to set it to 1'b0 (Normal Mode) is present only for debug purpose.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Normal Mode</li><li>0x1 (ENABLED): Tx End delay</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_27"></a>27</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_26"></a>26</p>
</td>
<td>IC_USBCap</td>
<td>{OTG_ENABLE_IC_USB == 1 &amp; OTG_FSPHY_INTERFACE != 0 ? R/W : R}</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>IC_USB-Capable (IC_USBCap)</p>
<p class="BLANK"></p>
<p>The application uses this bit to control the core's IC_USB capabilities.</p>
<ul><li>1'b0: IC_USB PHY Interface is not selected.</li><li>1'b1: IC_USB PHY Interface is selected.</li></ul><p>This bit is writable only if OTG_ENABLE_IC_USB="1" and OTG_FSPHY_INTERFACE!=0.</p>
<p class="BLANK"></p>
<p>The reset value depends on the configuration parameter OTG_SELECT_IC_USB when OTG_ENABLE_IC_USB = 1. In all other cases, this bit is set to 1'b0 and the bit is read only.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTSELECTED): IC_USB PHY Interface is not selected</li><li>0x1 (SELECTED): IC_USB PHY Interface is selected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_25_23"></a>25:23</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_22"></a>22</p>
</td>
<td>TermSelDLPulse</td>
<td>OTG_HSPHY_INTERFACE!=0 ? R/W : R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>TermSel DLine Pulsing Selection (TermSelDLPulse)</p>
<p class="BLANK"></p>
<p>This bit selects utmi_termselect to drive data line pulse during SRP.</p>
<ul><li>1'b0: Data line pulsing using utmi_txvalid (Default).</li><li>1'b1: Data line pulsing using utmi_termsel.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXVALID): Data line pulsing using utmi_txvalid</li><li>0x1 (TERMSEL): Data line pulsing using utmi_termsel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_21_16"></a>21:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_15"></a>15</p>
</td>
<td>PhyLPwrClkSel</td>
<td>R/W</td>
<td><p>PHY Low-Power Clock Select (PhyLPwrClkSel)</p>
<p class="BLANK"></p>
<p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Selects either 480-MHz or 48-MHz (low-power) PHY mode. In FS and LS modes, the PHY can usually operate on a 48-MHz clock to save power.</p>
<ul><li>1'b0: 480-MHz Internal PLL clock</li><li>1'b1: 48-MHz External Clock</li></ul><p>In 480 MHz mode, the UTMI interface operates at either 60 or 30-MHz, depending upon whether 8- or 16-bit data width is selected.
In 48-MHz mode, the UTMI interface operates at 48 MHz in FS mode and at either 48 or 6 MHz in LS mode (depending on the PHY vendor). This bit drives the utmi_fsls_low_power core output signal, and is valid only for UTMI+ PHYs.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INTPLLCLK): 480-MHz Internal PLL clock</li><li>0x1 (EXTCLK): 48-MHz External Clock</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_14"></a>14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_13_10"></a>13:10</p>
</td>
<td>USBTrdTim</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>USB Turnaround Time (USBTrdTim)</p>
<p class="BLANK"></p>
<p>Sets the turnaround time in PHY clocks. Specifies the response time for a MAC request to the Packet FIFO Controller (PFC) to fetch data from the DFIFO (SPRAM). This must be programmed to</p>
<ul><li>4'h5 : When the MAC interface is 16-bit UTMI+</li><li>4'h9 : When the MAC interface is 8-bit UTMI+</li></ul><p>Note:Refer to Programming Guide Section "Choosing the Value of GUSBCFG.USBTrdTim" for the turnaround time calculation. During the AHB Clock Frequency selection, it is recommended to consider mis-sampling into account for USBTrdTim. USB turnaround time is critical for certification where long cables and 5-Hubs are used. If you need the AHB to run at less than 30 MHz (or less than 42MHz when operating in 16-bit UTMI mode in HS speed), and if USB turnaround time is not critical, these bits can be programmed to a larger value.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x9 (TURNTIME8BIT): MAC interface is 8-bit UTMI+.</li><li>0x5 (TURNTIME16BIT): MAC interface is 16-bit UTMI+.</li></ul><p></p>
<p>Value After Reset:0x5</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_9_7"></a>9:7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_6"></a>6</p>
</td>
<td>PHYSel</td>
<td>OTG_HSPHY_INTERFACE!=0 &amp; OTG_FSPHY_INTERFACE!=0 ? R/W : R</td>
<td><p>PHYSel</p>
<p class="BLANK"></p>
<p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>USB 2.0 High-Speed PHY or USB 1.1 Full-Speed Serial Transceiver Select (PHYSel)</p>
<p class="BLANK"></p>
<p>The application uses this bit to select either a high-speed UTMI+ or ULPI PHY, or a full-speed transceiver.</p>
<ul><li>1'b0: USB 2.0 high-speed UTMI+ or ULPI PHY</li><li>1'b1: USB 1.1 full-speed serial transceiver</li></ul><p>If a USB 1.1 Full-Speed Serial Transceiver interface was not selected in, this bit is always 0, with Write Only access.</p>
<p class="BLANK"></p>
<p>If a high-speed PHY interface was not selected in, this bit is always 1, with Write Only access.</p>
<p class="BLANK"></p>
<p>If both interface types were selected (parameters have non-zero values), the application uses this bit to select which interface is active, and access is Read and Write.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (USB20): USB 2.0 high-speed UTMI+ or ULPI PHY is selected</li><li>0x1 (USB11): USB 1.1 full-speed serial transceiver is selected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_5"></a>5</p>
</td>
<td>FSIntf</td>
<td>OTG_FSPHY_INTERFACE!=0 ? R/W : R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Full-Speed Serial Interface Select (FSIntf)</p>
<p class="BLANK"></p>
<p>The application uses this bit to select either a unidirectional or bidirectional USB 1.1 full-speed serial transceiver interface.</p>
<ul><li>1'b0: 6-pin unidirectional full-speed serial interface</li><li>1'b1: 3-pin bidirectional full-speed serial interface</li></ul><p>If a USB 1.1 Full-Speed Serial Transceiver interface was not selected, this bit is always 0, with Write Only access. If a USB 1.1 FS interface was selected, Then the application can Set this bit to select between the 3- and 6-pin interfaces, and access is Read and Write.</p>
<p class="BLANK"></p>
<p>Note:For supporting the new 4-pin bi-directional interface, you need to select 6-pin unidirectional FS serial mode, and add an external control to convert it to a 4-pin interface.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (FS6PIN): 6-pin unidirectional full-speed serial interface</li><li>0x1 (FS3PIN): 3-pin bidirectional full-speed serial interface</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_4"></a>4</p>
</td>
<td>ULPI_UTMI_Sel</td>
<td>(OTG_HSPHY_INTERFACE) == 3) ? R/W : ((OTG_HSPHY_INTERFACE] == 2) &amp; (OTG_FSPHY_INTERFACE == 3))? R/W:R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>ULPI or UTMI+ Select (ULPI_UTMI_Sel)</p>
<p class="BLANK"></p>
<p>The application uses this bit to select either a UTMI+ interface or ULPI Interface.</p>
<ul><li>1'b0: UTMI+ Interface</li><li>1'b1: ULPI Interface</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (UTMI): UTMI+ Interface</li><li>0x1 (ULPI): ULPI Interface</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_3"></a>3</p>
</td>
<td>PHYIf</td>
<td>OTG_HSPHY_DWIDTH==2 ? R/W : R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>PHY Interface (PHYIf)</p>
<p class="BLANK"></p>
<p>The application uses this bit to configure the core to support a UTMI+ PHY with an 8- or 16-bit interface. When a ULPI PHY is chosen, this must be Set to 8-bit mode.</p>
<ul><li>1'b0: 8 bits</li><li>1'b1: 16 bits</li></ul><p>This bit is writable only If UTMI+ and ULPI were selected. Otherwise, this bit returns the value for the power-on interface selected during configuration.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (BITS8): PHY 8bit Mode</li><li>0x1 (BITS16): PHY 16bit Mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GUSBCFG_F_2_0"></a>2:0</p>
</td>
<td>TOutCal</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>HS/FS Timeout Calibration (TOutCal)</p>
<p class="BLANK"></p>
<p>The number of PHY clocks that the application programs in this field is added to the high-speed/full-speed interpacket timeout duration in the core to account for any additional delays introduced by the PHY. This can be required, because the delay introduced by the PHY in generating the linestate condition can vary from one PHY to another.</p>
<p class="BLANK"></p>
<p>The USB standard timeout value for high-speed operation is 736 to 816 (inclusive) bit times. The USB standard timeout value for full-speed operation is 16 to 18 (inclusive) bit times. The application must program this field based on the speed of enumeration. The number of bit times added per PHY clock are as follows:</p>
<p class="BLANK"></p>
<p>High-speed operation:</p>
<ul><li>One 30-MHz PHY clock = 16 bit times</li><li>One 60-MHz PHY clock = 8 bit times</li></ul><p>Full-speed operation:</p>
<ul><li>One 30-MHz PHY clock = 0.4 bit times</li><li>One 60-MHz PHY clock = 0.2 bit times</li><li>One 48-MHz PHY clock = 0.25 bit times</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ZERO): Add 0 PHY clocks</li><li>0x1 (ONE): Add 1 PHY clocks</li><li>0x2 (TWO): Add 2 PHY clocks</li><li>0x3 (THREE): Add 3 PHY clocks</li><li>0x4 (FOUR): Add 4 PHY clocks</li><li>0x5 (FIVE): Add 5 PHY clocks</li><li>0x6 (SIX): Add 6 PHY clocks</li><li>0x7 (SEVEN): Add 7 PHY clocks</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL"></a>GRSTCTL</p>
<ul><li>Name:Reset Register</li><li>Description:The application uses this register to reset various hardware features inside the controller.</li><li>Size:32 bits</li><li>Offset:0x10</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GRSTCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_28_14">28:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_13_11">13:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_10_6">10:6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_0">0</a></td>
</tr>
<tr><td>AHBIdle</td>
<td>DMAReq</td>
<td>CSftRstDone</td>
<td>Rsvd</td>
<td>Clock_switch_timer</td>
<td>TxFNum</td>
<td>TxFFlsh</td>
<td>RxFFlsh</td>
<td>Rsvd</td>
<td>FrmCntrRst</td>
<td>PIUFSSftRst</td>
<td>CSftRst</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GRSTCTL"></a><p class="title">Table�5.�Fields for Register: GRSTCTL</p>
<table summary="Fields for Register: GRSTCTL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_31"></a>31</p>
</td>
<td>AHBIdle</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>AHB Requester Idle (AHBIdle)</p>
<p class="BLANK"></p>
<p>Indicates that the AHB Requester State Machine is in the IDLE condition.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not Idle</li><li>0x1 (ACTIVE): AHB Requester Idle</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_30"></a>30</p>
</td>
<td>DMAReq</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>DMA Request Signal (DMAReq)</p>
<p class="BLANK"></p>
<p>Indicates that the DMA request is in progress. Used for debug.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No DMA request</li><li>0x1 (ACTIVE): DMA request is in progress</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_29"></a>29</p>
</td>
<td>CSftRstDone</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Core Soft Reset Done (CSftRstDone)</p>
<p class="BLANK"></p>
<p>The core sets this bit when all the necessary logic is reset in the core.This bit is cleared by the application along with GRSTCTL.CSftRst (bit 0)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No reset</li><li>0x1 (ACTIVE): Core Soft Reset is done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_28_14"></a>28:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_13_11"></a>13:11</p>
</td>
<td>Clock_switch_timer</td>
<td>R/W</td>
<td><p>This field is applicable if the controller is configured with multiple PHY interfaces.</p>
<p class="BLANK"></p>
<p>It must be programmed before programming the required PHY interface in GUSBCFG register.</p>
<p class="BLANK"></p>
<p>Host Mode:</p>
<p class="BLANK"></p>
<p>Set this field to 3'b111 if:</p>
<ul><li>The clock from the previous PHY is OFF before switching to the new PHY.<p class="BLANK"></p>
</li></ul><p>Set this field to 3'b010 if all the below conditions are satisfied:</p>
<ul><li>(OTG_FSPHY_INTERFACE != 0 &amp;&amp; OTG_HSPHY_INTERFACE !=0)</li><li>USB1.1 FS Serial PHY will be used (i.e., GUSBCFG.PHYSel = 1'b1).</li><li>Clock from previous PHY is not OFF before switching to the new PHY.<p class="BLANK"></p>
</li></ul><p>This field need not be programmed in other cases.</p>
<p class="BLANK"></p>
<p>Device Mode:</p>
<p class="BLANK"></p>
<p>Set this field to 3'b111 if:</p>
<ul><li>The clock from the previous PHY is off before switching to the new PHY.<p class="BLANK"></p>
</li></ul><p>Set this field to 3'b010 if all the below conditions are satisfied:</p>
<ul><li>(OTG_FSPHY_INTERFACE != 0 &amp;&amp; OTG_HSPHY_INTERFACE !=0)</li><li>USB1.1 FS Serial PHY will be used (i.e., GUSBCFG.PHYSel = 1'b1)</li><li>DCFG.DevSpd = 2'b10.</li><li>Clock from previous PHY is not OFF before switching to the new PHY.<p class="BLANK"></p>
</li></ul><p>This field need not be programmed in other cases.</p>
<p class="BLANK"></p>
<p>Note: This field is not required to be programmed if Shared PHY interface is not configured.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TimerValue_19): timer value set to 19</li><li>0x1 (TimerValue_15): timer value set to 15</li><li>0x2 (TimerValue_147): timer value set to 147</li><li>0x3 (TimerValue_50): timer value set to 50</li><li>0x4 (TimerValue_100): timer value set to 100</li><li>0x5 (TimerValue_125): timer value set to 125</li><li>0x6 (TimerValue_200): timer value set to 200</li><li>0x7 (TimerDisabled): timer is disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_10_6"></a>10:6</p>
</td>
<td>TxFNum</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>TxFIFO Number (TxFNum)</p>
<p class="BLANK"></p>
<p>This is the FIFO number that must be flushed using the TxFIFO Flush bit. This field must not be changed until the core clears the TxFIFO Flush bit.</p>
<ul><li>5'h0:<ul><li>Non-periodic TxFIFO flush in Host mode</li><li>Non-periodic TxFIFO flush in device mode when in shared FIFO operation</li><li>Tx FIFO 0 flush in device mode when in dedicated FIFO mode</li></ul></li><li>5'h1:<ul><li>Periodic TxFIFO flush in Host mode</li><li>Periodic TxFIFO 1 flush in Device mode when in shared FIFO operation</li><li>TXFIFO 1 flush in device mode when in dedicated FIFO mode</li></ul></li><li>5'h2:<ul><li>Periodic TxFIFO 2 flush in Device mode when in shared FIFO operation</li><li>TXFIFO 2 flush in device mode when in dedicated FIFO mode</li></ul></li></ul><p>...</p>
<ul><li>5'hF<ul><li>Periodic TxFIFO 15 flush in Device mode when in shared FIFO operation</li><li>TXFIFO 15 flush in device mode when in dedicated FIFO mode</li></ul></li><li>5'h10: Flush all the transmit FIFOs in device or host mode</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXF0): -Periodic TxFIFO flush in host mode -Periodic TxFIFO 0 flush in device mode when in shared FIFO operation -TXFIFO 0 flush in device mode when in dedicated FIFO mode</li><li>0x1 (TXF1): -Periodic TxFIFO flush in host mode -Periodic TxFIFO 1 flush in device mode when in shared FIFO operation -TXFIFO 1 flush in device mode when in dedicated FIFO mode</li><li>0x2 (TXF2): -Periodic TxFIFO 2 flush in device mode when in shared FIFO operation -TXFIFO 2 flush in device mode when in dedicated FIFO mode</li><li>0x3 (TXF3): -Periodic TxFIFO 3 flush in device mode when in shared FIFO operation -TXFIFO 3 flush in device mode when in dedicated FIFO mode</li><li>0x4 (TXF4): -Periodic TxFIFO 4 flush in device mode when in shared FIFO operation -TXFIFO 4 flush in device mode when in dedicated FIFO mode</li><li>0x5 (TXF5): -Periodic TxFIFO 5 flush in device mode when in shared FIFO operation -TXFIFO 5 flush in device mode when in dedicated FIFO mode</li><li>0x6 (TXF6): -Periodic TxFIFO 6 flush in device mode when in shared FIFO operation -TXFIFO 6 flush in device mode when in dedicated FIFO mode</li><li>0x7 (TXF7): -Periodic TxFIFO 7 flush in device mode when in shared FIFO operation -TXFIFO 7 flush in device mode when in dedicated FIFO mode</li><li>0x8 (TXF8): -Periodic TxFIFO 8 flush in device mode when in shared FIFO operation -TXFIFO 8 flush in device mode when in dedicated FIFO mode</li><li>0x9 (TXF9): -Periodic TxFIFO 9 flush in device mode when in shared FIFO operation -TXFIFO 9 flush in device mode when in dedicated FIFO mode</li><li>0xa (TXF10): -Periodic TxFIFO 10 flush in device mode when in shared FIFO operation -TXFIFO 10 flush in device mode when in dedicated FIFO mode</li><li>0xb (TXF11): -Periodic TxFIFO 11 flush in device mode when in shared FIFO operation -TXFIFO 11 flush in device mode when in dedicated FIFO mode</li><li>0xc (TXF12): -Periodic TxFIFO 12 flush in device mode when in shared FIFO operation -TXFIFO 12 flush in device mode when in dedicated FIFO mode</li><li>0xd (TXF13): -Periodic TxFIFO 13 flush in Device mode when in shared FIFO operation -TXFIFO 13 flush in device mode when in dedicated FIFO mode</li><li>0xe (TXF14): -Periodic TxFIFO 14 flush in Device mode when in shared FIFO operation -TXFIFO 14 flush in device mode when in dedicated FIFO mode</li><li>0xf (TXF15): -Periodic TxFIFO 15 flush in Device mode when in shared FIFO operation - TXFIFO 15 flush in device mode when in dedicated FIFO mode</li><li>0x10 (TXF16): Flush all the transmit FIFOs in device or host mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_5"></a>5</p>
</td>
<td>TxFFlsh</td>
<td>R/W1S</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>TxFIFO Flush (TxFFlsh)</p>
<p class="BLANK"></p>
<p>This bit selectively flushes a single or all transmit FIFOs, but cannot do so If the core is in the midst of a transaction.</p>
<p class="BLANK"></p>
<p>The application must write this bit only after checking that the core is neither writing to the TxFIFO nor reading from the TxFIFO.</p>
<p class="BLANK"></p>
<p>Verify using these registers:</p>
<ul><li>ReadNAK Effective Interrupt ensures the core is not reading from the FIFO</li><li>WriteGRSTCTL.AHBIdle ensures the core is not writing anything to the FIFO.</li></ul><p>Flushing is normally recommended when FIFOs are reconfigured or when switching between Shared FIFO and Dedicated Transmit FIFO operation. FIFO flushing is also recommended during device endpoint disable. The application must wait until the core clears this bit before performing any operations. This bit takes eight clocks to clear, using the slower clock of phy_clk or hclk.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Flush</li><li>0x1 (ACTIVE): Selectively flushes a single or all transmit FIFOs</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_4"></a>4</p>
</td>
<td>RxFFlsh</td>
<td>R/W1S</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>RxFIFO Flush (RxFFlsh)</p>
<p class="BLANK"></p>
<p>The application can flush the entire RxFIFO using this bit, but must first ensure that the core is not in the middle of a transaction.</p>
<p class="BLANK"></p>
<p>The application must only write to this bit after checking that the controller is neither reading from the RxFIFO nor writing to the RxFIFO.</p>
<p class="BLANK"></p>
<p>The application must wait until the bit is cleared before performing any other operations. This bit requires eight clocks (slowest of PHY or AHB clock) to clear.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Does not flush the entire RxFIFO</li><li>0x1 (ACTIVE): Flushes the entire RxFIFO</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_3"></a>3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_2"></a>2</p>
</td>
<td>FrmCntrRst</td>
<td>R/W1S</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Host Frame Counter Reset (FrmCntrRst)</p>
<p class="BLANK"></p>
<p>The application writes this bit to reset the (micro)Frame number counter inside the core. When the (micro)Frame counter is reset, the subsequent SOF sent out by the core has a (micro)Frame number of 0.</p>
<p class="BLANK"></p>
<p>When application writes 1 to the bit, it might not be able to read back the value as it gets cleared by the core in a few clock cycles.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTACTIVE): No reset</li><li>0x1 (ACTIVE): Host Frame Counter Reset</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_1"></a>1</p>
</td>
<td>PIUFSSftRst</td>
<td>R/W1S</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>PIU FS Dedicated Controller Soft Reset (PIUFSSftRst)</p>
<p class="BLANK"></p>
<p>Resets the PIU FS Dedicated Controller</p>
<p class="BLANK"></p>
<p>All module state machines in FS Dedicated Controller of PIU are reset to the IDLE state. Used to reset the FS Dedicated controller in PIU in case of any PHY Errors like Loss of activity or Babble Error resulting in the PHY remaining in RX state for more than one frame boundary.</p>
<p class="BLANK"></p>
<p>This is a self clearing bit and core clears this bit after all the necessary logic is reset in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESET_INACTIVE): No Reset</li><li>0x1 (RESET_ACTIVE): PIU FS Dedicated Controller Soft Reset</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRSTCTL_F_0"></a>0</p>
</td>
<td>CSftRst</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Core Soft Reset (CSftRst)</p>
<p class="BLANK"></p>
<p>Resets the hclk and phy_clock domains as follows:</p>
<ul><li>Clears the interrupts and all the CSR registers except the following register bits:<ul><li>PCGCCTL.RstPdwnModule</li><li>PCGCCTL.GateHclk</li><li>PCGCCTL.PwrClmp</li><li>PCGCCTL.StopPPhyLPwrClkSelclk</li><li>GUSBCFG.ForceDevMode</li><li>GUSBCFG.ForceHstMode</li><li>GUSBCFG.PhyLPwrClkSel</li><li>GUSBCFG.DDRSel</li><li>GUSBCFG.PHYSel</li><li>GUSBCFG.FSIntf</li><li>GUSBCFG.ULPI_UTMI_Sel</li><li>GUSBCFG.PHYIf</li><li>GUSBCFG.TxEndDelay</li><li>GUSBCFG.TermSelDLPulse</li><li>GUSBCFG.ULPIClkSusM</li><li>GUSBCFG.ULPIAutoRes</li><li>GUSBCFG.ULPIFsLs</li><li>GGPIO</li><li>GPWRDN</li><li>GADPCTL</li><li>HCFG.FSLSPclkSel</li><li>DCFG.DevSpd</li><li>DCTL.SftDiscon</li></ul></li><li>All module state machines</li><li>All module state machines (except the AHB Completer Unit) are reset to the IDLE state, and all the transmit FIFOs and the receive FIFO are flushed.</li><li>Any transactions on the AHB Requester are terminated as soon as possible, after gracefully completing the last data phase of an AHB transfer. Any transactions on the USB are terminated immediately.</li><li>When Hibernation or ADP feature is enabled, the PMU module is not reset by the Core Soft Reset.</li></ul><p>The application can write to this bit any time it wants to reset the core. The application must clear this bit after checking the bit 29 of this register (Core Soft Reset Done). Software must also must check that bit 31 of this register is 1 (AHB Requester is IDLE) before starting any operation.</p>
<p class="BLANK"></p>
<p>Typically software reset is used during software development and also when you dynamically change the PHY selection bits in the USB configuration registers listed above. When you change the PHY, the corresponding clock for the PHY is selected and used in the PHY domain. Once a new clock is selected, the PHY domain has to be reset for proper operation.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTACTIVE): No reset</li><li>0x1 (ACTIVE): Resets hclk and phy_clock domains</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS"></a>GINTSTS</p>
<ul><li>Name:Interrupt STATUS Register</li><li>Description:This register interrupts the application for system-level events in the current mode (Device mode or Host mode).<p class="BLANK"></p>
Some of the bits in this register are valid only in Host mode, while others are valid in Device mode only. This register also indicates the current mode. To clear the interrupt status bits of type R_SS_WC, the application must write 1'b1 to the bit.<p class="BLANK"></p>
The FIFO status interrupts are read only; once software reads from or writes to the FIFO while servicing these interrupts, FIFO interrupt conditions are cleared automatically.<p class="BLANK"></p>
The application must clear the GINTSTS register at initialization before unmasking the interrupt bit to avoid any interrupts generated prior to initialization.<p class="BLANK"></p>
Note:Read the reset value of GINTSTS.CurMod only after the following conditions:<ul><li>If IDDIG_FILTER is disabled, read only after PHY clock is stable.</li><li>If IDDIG_FILTER is enabled, read only after the filter timer expires.</li></ul></li><li>Size:32 bits</li><li>Offset:0x14</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GINTSTS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_25">25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_24">24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_22">22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_9_8">9:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_0">0</a></td>
</tr>
<tr><td>WkUpInt</td>
<td>SessReqInt</td>
<td>DisconnInt</td>
<td>ConIDStsChng</td>
<td>LPM_Int</td>
<td>PTxFEmp</td>
<td>HChInt</td>
<td>PrtInt</td>
<td>ResetDet</td>
<td>FetSusp</td>
<td>incomplP</td>
<td>incompISOIN</td>
<td>OEPInt</td>
<td>IEPInt</td>
<td>EPMis</td>
<td>Rsvd</td>
<td>EOPF</td>
<td>ISOOutDrop</td>
<td>EnumDone</td>
<td>USBRst</td>
<td>USBSusp</td>
<td>ErlySusp</td>
<td>Rsvd</td>
<td>GOUTNakEff</td>
<td>GINNakEff</td>
<td>NPTxFEmp</td>
<td>RxFLvl</td>
<td>Sof</td>
<td>OTGInt</td>
<td>ModeMis</td>
<td>CurMod</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GINTSTS"></a><p class="title">Table�6.�Fields for Register: GINTSTS</p>
<table summary="Fields for Register: GINTSTS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_31"></a>31</p>
</td>
<td>WkUpInt</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Resume/Remote Wakeup Detected Interrupt (WkUpInt)</p>
<p class="BLANK"></p>
<p>Wakeup Interrupt during Suspend(L2) or LPM(L1) state.</p>
<ul><li>During Suspend(L2):<ul><li>Device Mode: This interrupt is asserted only when Host Initiated Resume is detected on USB.</li><li>Host Mode: This interrupt is asserted only when Device Initiated Remote Wakeup is detected on USB.</li></ul></li></ul><p>For more information, see 'Partial Power-Down and Clock Gating Programming Model' in the Programming Guide.</p>
<ul><li>During LPM(L1):<ul><li>Device Mode: This interrupt is asserted for either Host Initiated Resume or Device Initiated Remote Wakeup on USB.</li><li>Host Mode: This interrupt is asserted for either Host Initiated Resume or Device Initiated Remote Wakeup on USB.</li></ul></li></ul><p>For more information, see 'LPM Entry and Exit Programming Model' in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Resume or Remote Wakeup Detected Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_30"></a>30</p>
</td>
<td>SessReqInt</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Session Request/New Session Detected Interrupt (SessReqInt)</p>
<p class="BLANK"></p>
<p>In Host mode, this interrupt is asserted when a session request is detected from the device. In Host mode, this interrupt is asserted when a session request is detected from the device.</p>
<p class="BLANK"></p>
<p>In Device mode, this interrupt is asserted when the utmisrp_bvalid signal goes high.</p>
<p class="BLANK"></p>
<p>For more information on how to use this interrupt, see 'Partial Power-Down and Clock Gating Programming Model' in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Session Request New Session Detected Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_29"></a>29</p>
</td>
<td>DisconnInt</td>
<td>R/W1C</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Disconnect Detected Interrupt (DisconnInt)</p>
<p class="BLANK"></p>
<p>Asserted when a device disconnect is detected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Disconnect Detected Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_28"></a>28</p>
</td>
<td>ConIDStsChng</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Connector ID Status Change (ConIDStsChng)</p>
<p class="BLANK"></p>
<p>The core sets this bit when there is a change in connector ID status.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not Active</li><li>0x1 (ACTIVE): Connector ID Status Change</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_27"></a>27</p>
</td>
<td>LPM_Int</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>LPM Transaction Received Interrupt (LPM_Int).</p>
<ul><li>Device Mode: This interrupt is asserted when the device receives an LPM transaction and responds with a non-ERRORed response.</li><li>Host Mode: This interrupt is asserted when the device responds to an LPM transaction with a non-ERRORed response or when the host core</li></ul><p>has completed LPM transactions for the programmed number of times (GLPMCFG.RetryCnt).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not Active</li><li>0x1 (ACTIVE): LPM Transaction Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_26"></a>26</p>
</td>
<td>PTxFEmp</td>
<td>R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Periodic TxFIFO Empty (PTxFEmp)</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the Periodic Transmit FIFO is either half or completely empty and there is space for at least one entry to be written in the Periodic Request Queue. The half or completely empty status is determined by the Periodic TxFIFO Empty Level bit in the Core AHB Configuration register (GAHBCFG.PTxFEmpLvl).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Periodic TxFIFO Empty</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_25"></a>25</p>
</td>
<td>HChInt</td>
<td>R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Host Channels Interrupt (HChInt)</p>
<p class="BLANK"></p>
<p>The core sets this bit to indicate that an interrupt is pending on one of the channels of the core (in Host mode). The application must read the Host All Channels Interrupt (HAINT) register to determine the exact number of the channel on which the interrupt occurred, and Then read the corresponding Host
Channel-n Interrupt (HCINTn) register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the HCINTn register to clear this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Host Channels Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_24"></a>24</p>
</td>
<td>PrtInt</td>
<td>R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Host Port Interrupt (PrtInt)</p>
<p class="BLANK"></p>
<p>The core sets this bit to indicate a change in port status of one of the controller ports in Host mode. The application must read the Host Port Control and Status (HPRT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the Host Port
Control and Status register to clear this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Host Port Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_23"></a>23</p>
</td>
<td>ResetDet</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Reset detected Interrupt (ResetDet)</p>
<p class="BLANK"></p>
<p>In Device mode, this interrupt is asserted when a reset is detected on the USB in partial power-down mode when the device is in Suspend.</p>
<p class="BLANK"></p>
<p>In Host mode, this interrupt is not asserted.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Reset detected Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_22"></a>22</p>
</td>
<td>FetSusp</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Data Fetch Suspended (FetSusp)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only in DMA mode. This interrupt indicates that the core has stopped fetching data. For IN endpoints due to the unavailability of TxFIFO space or Request Queue space. This interrupt is used by the application for an endpoint mismatch algorithm.</p>
<p class="BLANK"></p>
<p>For example, after detecting an endpoint mismatch, the application:</p>
<ul><li>Sets a Global non-periodic IN NAK handshake</li><li>Disables IN endpoints</li><li>Flushes the FIFO</li><li>Determines the token sequence from the IN Token Sequence Learning Queue</li><li>Re-enables the endpoints</li><li>Clears the Global non-periodic IN NAK handshake</li></ul><p>If the Global non-periodic IN NAK is cleared, the core has not yet fetched data for the IN endpoint, and the IN token is received. The core generates an 'IN token received when FIFO empty' interrupt. It then sends the host a NAK response. To avoid this scenario, the application can check the GINTSTS.FetSusp interrupt, which ensures that the FIFO is full before clearing a Global NAK handshake.</p>
<p class="BLANK"></p>
<p>Alternatively, the application can mask the IN token received when FIFO empty interrupt when clearing a Global IN NAK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Data Fetch Suspended</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_21"></a>21</p>
</td>
<td>incomplP</td>
<td>R/W1C</td>
<td><p>Incomplete Periodic Transfer (incomplP)</p>
<p class="BLANK"></p>
<p>Mode: Host only</p>
<p class="BLANK"></p>
<p>In Host mode, the core sets this interrupt bit when there are incomplete periodic transactions still pending which are scheduled for the current microframe.</p>
<p class="BLANK"></p>
<p>Incomplete Isochronous OUT Transfer (incompISOOUT)</p>
<p class="BLANK"></p>
<p>Mode: Device only</p>
<p class="BLANK"></p>
<p>The Device mode, the core sets this interrupt to indicate that there is at least one isochronous OUT endpoint on which the transfer is not completed in the current microframe. This interrupt is asserted along with the End of Periodic Frame Interrupt (EOPF) bit in this register.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Incomplete Periodic Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_20"></a>20</p>
</td>
<td>incompISOIN</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Incomplete Isochronous IN Transfer (incompISOIN)</p>
<p class="BLANK"></p>
<p>The core sets this interrupt to indicate that there is at least one isochronous IN endpoint on which the transfer is not completed in the current microframe. This interrupt is asserted along with the End of Periodic Frame Interrupt (EOPF) bit in this register.</p>
<p class="BLANK"></p>
<p>Note:This interrupt is not asserted in Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Incomplete Isochronous IN Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_19"></a>19</p>
</td>
<td>OEPInt</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>OUT Endpoints Interrupt (OEPInt)</p>
<p class="BLANK"></p>
<p>The controller sets this bit to indicate that an interrupt is pending on one of the OUT endpoints of the core (in Device mode). The application must read the Device All Endpoints Interrupt (DAINT) register to determine the exact number of the OUT endpoint on which the interrupt occurred, and then read the corresponding Device OUT Endpoint-n Interrupt (DOEPINTn) register to determine the exact cause of the interrupt. The application must
clear the appropriate status bit in the corresponding DOEPINTn register to clear this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): OUT Endpoints Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_18"></a>18</p>
</td>
<td>IEPInt</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>IN Endpoints Interrupt (IEPInt)</p>
<p class="BLANK"></p>
<p>The core sets this bit to indicate that an interrupt is pending on one of the IN endpoints of the core (in Device mode). The application must read the Device All Endpoints Interrupt (DAINT) register to determine the exact number of the IN endpoint on Device IN Endpoint-n Interrupt (DIEPINTn) register to determine the exact cause of the interrupt. The application must clear the appropriate status bit in the corresponding DIEPINTn register to
clear this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): IN Endpoints Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_17"></a>17</p>
</td>
<td>EPMis</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Endpoint Mismatch Interrupt (EPMis)</p>
<p class="BLANK"></p>
<p>Note:This interrupt is valid only in shared FIFO operation.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token has been received for a non-periodic endpoint, but the data for another endpoint is present in the top of the Non-periodic Transmit FIFO and the IN endpoint mismatch count programmed by the application has expired.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Endpoint Mismatch Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_15"></a>15</p>
</td>
<td>EOPF</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>End of Periodic Frame Interrupt (EOPF)</p>
<p class="BLANK"></p>
<p>Indicates that the period specified in the Periodic Frame Interval field of the Device Configuration register (DCFG.PerFrInt) has been reached in the current microframe.
In case of Non-Ignore Frame Number Scatter/Gather (Descriptor DMA) mode, the controller internally handles the following scenarios based on EOPF:</p>
<p class="BLANK"></p>
<p>Read Flush:At the EOPF, the controller checks if there are any pending packets in the FIFO corresponding to the current (micro)Frame.</p>
<ul><li>If there are any pending packets, then the controller initiates read flush, due to which the read pointer is updated to the starting location of the next micro-frame packet.</li><li>If there are no pending packets corresponding to the current (micro)Frame, the controller does not take any action.</li></ul><p>Write Flush:At the EOPF, if the controller is still fetching the current micro-frame data, then the controller stops pushing data into the TXFIFO but keeps fetching the complete packet from the System Memory. After completing the scheduled packet size fetch, the controller updates the Status Quadlet Fields (Transmit Status to BUFFLUSH) and closes the Descriptor. During the descriptor close, the controller initiates write flush, due to which the write pointer is updated to the starting location of the next micro-frame packet. Because the controller stops pushing the packet to the TxFIFO after EOPF, to bring the write pointer to the starting location of the next micro-frame, write flush is done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): End of Periodic Frame Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_14"></a>14</p>
</td>
<td>ISOOutDrop</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Isochronous OUT Packet Dropped Interrupt (ISOOutDrop)</p>
<p class="BLANK"></p>
<p>The controller sets this bit when it fails to write an isochronous OUT packet into the RxFIFO because the RxFIFO does not have enough space to accommodate a maximum packet size packet for the isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Isochronous OUT Packet Dropped Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_13"></a>13</p>
</td>
<td>EnumDone</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Enumeration Done (EnumDone)</p>
<p class="BLANK"></p>
<p>The core sets this bit to indicate that speed enumeration is complete. The application must read the Device Status (DSTS) register to obtain the enumerated speed.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Enumeration Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_12"></a>12</p>
</td>
<td>USBRst</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>USB Reset (USBRst)</p>
<p class="BLANK"></p>
<p>The controller sets this bit to indicate that a reset is detected on the USB.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): USB Reset</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_11"></a>11</p>
</td>
<td>USBSusp</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>USB Suspend (USBSusp)</p>
<p class="BLANK"></p>
<p>The controller sets this bit to indicate that a suspend was detected on the USB. The controller enters the Suspended state when there is no activity on the linestate signal for an extended period of time.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not Active</li><li>0x1 (ACTIVE): USB Suspend</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_10"></a>10</p>
</td>
<td>ErlySusp</td>
<td>R/W1C</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Early Suspend (ErlySusp)</p>
<p class="BLANK"></p>
<p>The controller sets this bit to indicate that an Idle state has been detected on the USB for 3 ms.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Idle state detected</li><li>0x1 (ACTIVE): 3ms of Idle state detected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_9_8"></a>9:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_7"></a>7</p>
</td>
<td>GOUTNakEff</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Global OUT NAK Effective (GOUTNakEff)</p>
<p class="BLANK"></p>
<p>Indicates that the Set Global OUT NAK bit in the Device Control register (DCTL.SGOUTNak), Set by the application, has taken effect in the core. This bit can be cleared by writing the Clear Global OUT NAK bit in the Device Control register (DCTL.CGOUTNak).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not Active</li><li>0x1 (ACTIVE): Global OUT NAK Effective</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_6"></a>6</p>
</td>
<td>GINNakEff</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Global IN Non-periodic NAK Effective (GINNakEff)</p>
<p class="BLANK"></p>
<p>Indicates that the Set Global Non-periodic IN NAK bit in the Device Control register (DCTL.SGNPInNak) set by the application, has taken effect in the core. That is, the core has sampled the Global IN NAK bit Set by the application. This bit can be cleared by clearing the Clear Global Non-periodic IN NAK bit in the Device Control register (DCTL.CGNPInNak). This interrupt does not necessarily mean that a NAK handshake
is sent out on the USB. The STALL bit takes precedence over the NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Global Non-periodic IN NAK not active</li><li>0x1 (ACTIVE): Set Global Non-periodic IN NAK bit</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_5"></a>5</p>
</td>
<td>NPTxFEmp</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Non-periodic TxFIFO Empty (NPTxFEmp)</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the Non-periodic TxFIFO is either half or completely empty, and there is space for at least one Entry to be written to the Non-periodic Transmit Request Queue. The half or completely empty status is determined by the Non-periodic TxFIFO Empty Level bit in the Core AHB Configuration register (GAHBCFG.NPTxFEmpLvl).</p>
<p class="BLANK"></p>
<p>In host mode, the application can use GINTSTS.NPTxFEmp with the OTG_EN_DED_TX_FIFO parameter set to either 1 or 0.</p>
<p class="BLANK"></p>
<p>In device mode, the application uses GINTSTS.NPTxFEmp when OTG_EN_DED_TX_FIFO="0." When OTG_EN_DED_TX_FIFO="1," the application uses DIEPINTn.TxFEmp.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Non-periodic TxFIFO is not empty</li><li>0x1 (ACTIVE): Non-periodic TxFIFO is empty</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_4"></a>4</p>
</td>
<td>RxFLvl</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>RxFIFO Non-Empty (RxFLvl)</p>
<p class="BLANK"></p>
<p>Indicates that there is at least one packet pending to be read from the RxFIFO.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Rx Fifo is empty</li><li>0x1 (ACTIVE): Rx Fifo is not empty</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_3"></a>3</p>
</td>
<td>Sof</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Start of (micro)Frame (Sof)</p>
<p class="BLANK"></p>
<p>In Host mode, the core sets this bit to indicate that an SOF (FS), micro-SOF (HS), or Keep-Alive (LS) is transmitted on the USB. The application must write a 1 to this bit to clear the interrupt.</p>
<p class="BLANK"></p>
<p>In Device mode, the controller sets this bit to indicate that an SOF token has been received on the USB. The application can read the Device Status register to get the current (micro)Frame number. This interrupt is seen only when the core is operating at either HS or FS. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Note:This register may return 1'b1 if read immediately after power-on reset.
If the register bit reads 1'b1 immediately after power-on reset, it does not indicate that an SOF has been sent (in case of host mode) or SOF has been received (in case of device mode).
The read value of this interrupt is valid only after a valid connection between host and device is established. If the bit is set after power on reset the application can clear the bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INTACTIVE): No Start of Frame</li><li>0x1 (ACTIVE): Start of Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_2"></a>2</p>
</td>
<td>OTGInt</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>OTG Interrupt (OTGInt)</p>
<p class="BLANK"></p>
<p>The controller sets this bit to indicate an OTG protocol event. The application must read the OTG Interrupt Status (GOTGINT) register to determine the exact event that caused this interrupt. The application must clear the appropriate status bit in the GOTGINT register to clear this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): OTG Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_1"></a>1</p>
</td>
<td>ModeMis</td>
<td>R/W1C</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Mode Mismatch Interrupt (ModeMis)</p>
<p class="BLANK"></p>
<p>The core sets this bit when the application is trying to access:</p>
<ul><li>A Host mode register, when the controller is operating in Device mode</li><li>A Device mode register, when the controller is operating in Host mode</li></ul><p>The register access is completed on the AHB with an OKAY response, but is ignored by the controller internally and does not affect the operation of the controller.</p>
<p class="BLANK"></p>
<p>This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Mode Mismatch Interrupt</li><li>0x1 (ACTIVE): Mode Mismatch Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTSTS_F_0"></a>0</p>
</td>
<td>CurMod</td>
<td>R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Current Mode of Operation (CurMod)</p>
<p class="BLANK"></p>
<p>Indicates the current mode.</p>
<ul><li>1'b0: Device mode</li><li>1'b1: Host mode</li></ul><p></p>
<p class="BLANK"></p>
<p>Note:The reset value of this register field can be read only after the PHY clock is stable, or if IDDIG_FILTER is enabled, wait for the filter timer to expire to read the correct reset value which ever event is later.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DEVICE): Device mode</li><li>0x1 (HOST): Host mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK"></a>GINTMSK</p>
<ul><li>Name:Interrupt Mask Register</li><li>Description:This register works with the Interrupt Register (GINTSTS) to interrupt the application. When an interrupt bit is masked, the interrupt associated with that bit is not generated. However, the GINTSTS register bit corresponding to that interrupt is still set.<p class="BLANK"></p>
Note:The fields of this register change depending on host or device mode.</li><li>Size:32 bits</li><li>Offset:0x18</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GINTMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_25">25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_24">24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_22">22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_9_8">9:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_0">0</a></td>
</tr>
<tr><td>WkUpIntMsk</td>
<td>SessReqIntMsk</td>
<td>DisconnIntMsk</td>
<td>ConIDStsChngMsk</td>
<td>LPM_IntMsk</td>
<td>PTxFEmpMsk</td>
<td>HChIntMsk</td>
<td>PrtIntMsk</td>
<td>ResetDetMsk</td>
<td>FetSuspMsk</td>
<td>incomplPMsK</td>
<td>Rsvd</td>
<td>OEPIntMsk</td>
<td>IEPIntMsk</td>
<td>EPMisMsk</td>
<td>Rsvd</td>
<td>EOPFMsk</td>
<td>ISOOutDropMsk</td>
<td>EnumDoneMsk</td>
<td>USBRstMsk</td>
<td>USBSuspMsk</td>
<td>ErlySuspMsk</td>
<td>Rsvd</td>
<td>GOUTNakEffMsk</td>
<td>GINNakEffMsk</td>
<td>NPTxFEmpMsk</td>
<td>RxFLvlMsk</td>
<td>SofMsk</td>
<td>OTGIntMsk</td>
<td>ModeMisMsk</td>
<td>Rsvd</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GINTMSK"></a><p class="title">Table�7.�Fields for Register: GINTMSK</p>
<table summary="Fields for Register: GINTMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_31"></a>31</p>
</td>
<td>WkUpIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Resume/Remote Wakeup Detected Interrupt Mask (WkUpIntMsk)</p>
<p class="BLANK"></p>
<p>The WakeUp bit is used for LPM state wake up in a way similar to that of wake up in suspend state.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Resume or Remote Wakeup Detected Interrupt Mask</li><li>0x1 (NOMASK): Unmask Resume Remote Wakeup Detected Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_30"></a>30</p>
</td>
<td>SessReqIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Session Request/New Session Detected Interrupt Mask (SessReqIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Session Request or New Session Detected Interrupt Mask</li><li>0x1 (NOMASK): No Session Request or New Session Detected Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_29"></a>29</p>
</td>
<td>DisconnIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Disconnect Detected Interrupt Mask (DisconnIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Disconnect Detected Interrupt Mask</li><li>0x1 (NOMASK): No Disconnect Detected Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_28"></a>28</p>
</td>
<td>ConIDStsChngMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Connector ID Status Change Mask (ConIDStsChngMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Connector ID Status Change Mask</li><li>0x1 (NOMASK): No Connector ID Status Change Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_27"></a>27</p>
</td>
<td>LPM_IntMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>LPM Transaction Received Interrupt (LPM_Int)</p>
<p class="BLANK"></p>
<p>LPM Transaction received interrupt Mask</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): LPM Transaction received interrupt Mask</li><li>0x1 (NOMASK): No LPM Transaction received interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_26"></a>26</p>
</td>
<td>PTxFEmpMsk</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Periodic TxFIFO Empty Mask (PTxFEmpMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Periodic TxFIFO Empty Mask</li><li>0x1 (NOMASK): No Periodic TxFIFO Empty Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_25"></a>25</p>
</td>
<td>HChIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Host Channels Interrupt Mask (HChIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Host Channels Interrupt Mask</li><li>0x1 (NOMASK): No Host Channels Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_24"></a>24</p>
</td>
<td>PrtIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Host Port Interrupt Mask (PrtIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Host Port Interrupt Mask</li><li>0x1 (NOMASK): No Host Port Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_23"></a>23</p>
</td>
<td>ResetDetMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Reset detected Interrupt Mask (ResetDetMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Reset detected Interrupt Mask</li><li>0x1 (NOMASK): No Reset detected Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_22"></a>22</p>
</td>
<td>FetSuspMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Data Fetch Suspended Mask (FetSuspMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Data Fetch Suspended Mask</li><li>0x1 (NOMASK): No Data Fetch Suspended Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_21"></a>21</p>
</td>
<td>incomplPMsK</td>
<td>R/W</td>
<td><p>Incomplete Periodic Transfer Mask (incomplPMsk)</p>
<p class="BLANK"></p>
<p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Incomplete Isochronous OUT Transfer Interrupt Mask (incompISOOUTMsk)</p>
<p class="BLANK"></p>
<p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Incomplete Periodic Transfer Mask</li><li>0x1 (NOMASK): No Incomplete Periodic Transfer Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_19"></a>19</p>
</td>
<td>OEPIntMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>OUT Endpoints Interrupt Mask (OEPIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): OUT Endpoints Interrupt Mask</li><li>0x1 (NOMASK): No OUT Endpoints Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_18"></a>18</p>
</td>
<td>IEPIntMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>IN Endpoints Interrupt Mask (IEPIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): IN Endpoints Interrupt Mask</li><li>0x1 (NOMASK): No IN Endpoints Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_17"></a>17</p>
</td>
<td>EPMisMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Endpoint Mismatch Interrupt Mask (EPMisMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Endpoint Mismatch Interrupt Mask</li><li>0x1 (NOMASK): No Endpoint Mismatch Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_15"></a>15</p>
</td>
<td>EOPFMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>End of Periodic Frame Interrupt Mask (EOPFMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): End of Periodic Frame Interrupt Mask</li><li>0x1 (NOMASK): No End of Periodic Frame Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_14"></a>14</p>
</td>
<td>ISOOutDropMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Isochronous OUT Packet Dropped Interrupt Mask (ISOOutDropMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Isochronous OUT Packet Dropped Interrupt Mask</li><li>0x1 (NOMASK): No Isochronous OUT Packet Dropped Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_13"></a>13</p>
</td>
<td>EnumDoneMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Enumeration Done Mask (EnumDoneMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Enumeration Done Mask</li><li>0x1 (NOMASK): No Enumeration Done Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_12"></a>12</p>
</td>
<td>USBRstMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>USB Reset Mask (USBRstMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): USB Reset Mask</li><li>0x1 (NOMASK): No USB Reset Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_11"></a>11</p>
</td>
<td>USBSuspMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>USB Suspend Mask (USBSuspMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): USB Suspend Mask</li><li>0x1 (NOMASK): No USB Suspend Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_10"></a>10</p>
</td>
<td>ErlySuspMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Early Suspend Mask (ErlySuspMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Early Suspend Mask</li><li>0x1 (NOMASK): No Early Suspend Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_9_8"></a>9:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_7"></a>7</p>
</td>
<td>GOUTNakEffMsk</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Global OUT NAK Effective Mask (GOUTNakEffMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Global OUT NAK Effective Mask</li><li>0x1 (NOMASK): No Global OUT NAK Effective Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_6"></a>6</p>
</td>
<td>GINNakEffMsk</td>
<td>R/W</td>
<td><p>Mode: Device only,</p>
<p class="BLANK"></p>
<p>Global Non-periodic IN NAK Effective Mask (GINNakEffMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Global Non-periodic IN NAK Effective Mask</li><li>0x1 (NOMASK): No Global Non-periodic IN NAK Effective Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_5"></a>5</p>
</td>
<td>NPTxFEmpMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Non-periodic TxFIFO Empty Mask (NPTxFEmpMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Non-periodic TxFIFO Empty Mask</li><li>0x1 (NOMASK): No Non-periodic TxFIFO Empty Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_4"></a>4</p>
</td>
<td>RxFLvlMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Receive FIFO Non-Empty Mask (RxFLvlMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Receive FIFO Non-Empty Mask</li><li>0x1 (NOMASK): No Receive FIFO Non-Empty Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_3"></a>3</p>
</td>
<td>SofMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Start of (micro)Frame Mask (SofMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Start of Frame Mask</li><li>0x1 (NOMASK): No Start of Frame Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_2"></a>2</p>
</td>
<td>OTGIntMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>OTG Interrupt Mask (OTGIntMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): OTG Interrupt Mask</li><li>0x1 (NOMASK): No OTG Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_1"></a>1</p>
</td>
<td>ModeMisMsk</td>
<td>R/W</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>Mode Mismatch Interrupt Mask (ModeMisMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mode Mismatch Interrupt Mask</li><li>0x1 (NOMASK): No Mode Mismatch Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GINTMSK_F_0"></a>0</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR"></a>GRXSTSR</p>
<ul><li>Name:Receive Status Debug Read Register</li><li>Description:A read to the Receive Status Debug Read register returns the contents of the top of the Receive FIFO.<p class="BLANK"></p>
The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status read when the receive FIFO is empty and returns a value of 32'h0000_0000.<p class="BLANK"></p>
Note:<ul><li>Use of these fields vary based on whether the core is functioning as a host or a device.</li><li>Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation.</li></ul></li><li>Size:32 bits</li><li>Offset:0x1c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GRXSTSR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_31_25">31:25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_24_21">24:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_20_17">20:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_16_15">16:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_14_4">14:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_3_0">3:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>FN</td>
<td>PktSts</td>
<td>DPID</td>
<td>BCnt</td>
<td>ChNum</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GRXSTSR"></a><p class="title">Table�8.�Fields for Register: GRXSTSR</p>
<table summary="Fields for Register: GRXSTSR" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_31_25"></a>31:25</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_24_21"></a>24:21</p>
</td>
<td>FN</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Frame Number (FN)</p>
<p class="BLANK"></p>
<p>This is the least significant 4 bits of the (micro)Frame number in which the packet is received on the USB. This field is supported only when isochronous OUT endpoints are supported.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_20_17"></a>20:17</p>
</td>
<td>PktSts</td>
<td>R</td>
<td><p>Packet Status (PktSts) indicates the status of the received packet.
In host mode,</p>
<ul><li>4'b0010: IN data packet received</li><li>4'b0011: IN transfer completed (triggers an interrupt)</li><li>4'b0101: Data toggle error (triggers an interrupt)</li><li>4'b0111: Channel halted (triggers an interrupt)</li><li>Others: Reserved</li></ul><p>Reset:4'b0</p>
<p class="BLANK"></p>
<p>In device mode,</p>
<ul><li>4'b0001: Global OUT NAK (triggers an interrupt)</li><li>4'b0010: OUT data packet received</li><li>4'b0011: OUT transfer completed (triggers an interrupt)</li><li>4'b0100: SETUP transaction completed (triggers an interrupt)</li><li>4'b0110: SETUP data packet received</li><li>Others: Reserved</li></ul><p>Reset:4'h0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (OUTNAK): Global OUT NAK in device mode (triggers an interrupt)</li><li>0x2 (INOUTDPRX): IN data packet received in host mode and OUT data packet received in device mode</li><li>0x3 (INOUTTRCOM): IN or OUT transfer completed in both host and device mode (triggers an interrupt)</li><li>0x4 (DSETUPCOM): SETUP transaction completed in device mode (triggers an interrupt)</li><li>0x5 (DTTOG): Data toggle error (triggers an interrupt) in host mode</li><li>0x6 (DSETUPRX): SETUP data packet received in device mode</li><li>0x7 (CHHALT): Channel halted in host mode (triggers an interrupt)</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_16_15"></a>16:15</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p>Data PID (DPID)</p>
<p class="BLANK"></p>
<p>In host mode, indicates the Data PID of the received packet. In device mode, indicates the Data PID of the received OUT data packet.</p>
<ul><li>2'b00: DATA0</li><li>2'b10: DATA1</li><li>2'b01: DATA2</li><li>2'b11: MDATA</li></ul><p>Reset:2'h0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x2 (DATA1): DATA1</li><li>0x1 (DATA2): DATA2</li><li>0x3 (MDATA): MDATA</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_14_4"></a>14:4</p>
</td>
<td>BCnt</td>
<td>R</td>
<td><p>Byte Count (BCnt)</p>
<p class="BLANK"></p>
<p>In host mode, indicates the byte count of the received IN data packet.</p>
<p class="BLANK"></p>
<p>In device mode, indicates the byte count of the received data packet.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSR_F_3_0"></a>3:0</p>
</td>
<td>ChNum</td>
<td>R</td>
<td><p>Channel Number (ChNum)</p>
<p class="BLANK"></p>
<p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Indicates the channel number to which the current received packet belongs.</p>
<p class="BLANK"></p>
<p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number to which the current received packet belongs.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CHEP0): Channel or EndPoint 0</li><li>0x1 (CHEP1): Channel or EndPoint 1</li><li>0x2 (CHEP2): Channel or EndPoint 2</li><li>0x3 (CHEP3): Channel or EndPoint 3</li><li>0x4 (CHEP4): Channel or EndPoint 4</li><li>0x5 (CHEP5): Channel or EndPoint 5</li><li>0x6 (CHEP6): Channel or EndPoint 6</li><li>0x7 (CHEP7): Channel or EndPoint 7</li><li>0x8 (CHEP8): Channel or EndPoint 8</li><li>0x9 (CHEP9): Channel or EndPoint 9</li><li>0xa (CHEP10): Channel or EndPoint 10</li><li>0xb (CHEP11): Channel or EndPoint 11</li><li>0xc (CHEP12): Channel or EndPoint 12</li><li>0xd (CHEP13): Channel or EndPoint 13</li><li>0xe (CHEP14): Channel or EndPoint 14</li><li>0xf (CHEP15): Channel or EndPoint 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP"></a>GRXSTSP</p>
<ul><li>Name:Receive Status Read/Pop Register</li><li>Description:A read to the Receive Status Read and Pop register returns the contents of the top of the Receive FIFO and additionally pops the top data entry out of the RxFIFO.<p class="BLANK"></p>
The receive status contents must be interpreted differently in Host and Device modes. The core ignores the receive status pop/read when the receive FIFO is empty and returns a value of 32'h0000_0000. The application must only pop the Receive Status FIFO when the Receive FIFO Non-Empty bit of the Core Interrupt register (GINTSTS.RxFLvl) is asserted.<p class="BLANK"></p>
Note:<ul><li>Use of these fields vary based on whether the core is functioning as a host or a device.</li><li>Do not read this register's reset value before configuring the core because the read value is 'X' in the simulation.</li></ul></li><li>Size:32 bits</li><li>Offset:0x20</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GRXSTSP"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_31_25">31:25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_24_21">24:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_20_17">20:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_16_15">16:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_14_4">14:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_3_0">3:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>FN</td>
<td>PktSts</td>
<td>DPID</td>
<td>BCnt</td>
<td>ChNum</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GRXSTSP"></a><p class="title">Table�9.�Fields for Register: GRXSTSP</p>
<table summary="Fields for Register: GRXSTSP" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_31_25"></a>31:25</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_24_21"></a>24:21</p>
</td>
<td>FN</td>
<td>R</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Frame Number (FN)</p>
<p class="BLANK"></p>
<p>This is the least significant 4 bits of the (micro)Frame number in which the packet is received on the USB. This field is supported only when isochronous OUT endpoints are supported.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_20_17"></a>20:17</p>
</td>
<td>PktSts</td>
<td>R</td>
<td><p>Packet Status (PktSts) indicates the status of the received packet.
In host mode,</p>
<ul><li>4'b0010: IN data packet received</li><li>4'b0011: IN transfer completed (triggers an interrupt)</li><li>4'b0101: Data toggle error (triggers an interrupt)</li><li>4'b0111: Channel halted (triggers an interrupt)</li><li>Others: Reserved</li></ul><p>Reset:4'b0</p>
<p class="BLANK"></p>
<p>In device mode,</p>
<ul><li>4'b0001: Global OUT NAK (triggers an interrupt)</li><li>4'b0010: OUT data packet received</li><li>4'b0011: OUT transfer completed (triggers an interrupt)</li><li>4'b0100: SETUP transaction completed (triggers an interrupt)</li><li>4'b0110: SETUP data packet received</li><li>Others: Reserved</li></ul><p>Reset:4'h0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (OUTNAK): Global OUT NAK in device mode (triggers an interrupt)</li><li>0x2 (INOUTDPRX): IN data packet received in host mode and OUT data packet received in device mode</li><li>0x3 (INOUTTRCOM): IN or OUT transfer completed in both host and device mode (triggers an interrupt)</li><li>0x4 (DSETUPCOM): SETUP transaction completed in device mode (triggers an interrupt)</li><li>0x5 (DTTOG): Data toggle error (triggers an interrupt) in host mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_16_15"></a>16:15</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p>Data PID (DPID)</p>
<p class="BLANK"></p>
<p>In host mode, indicates the Data PID of the received packet. In device mode, indicates the Data PID of the received OUT data packet.</p>
<ul><li>2'b00: DATA0</li><li>2'b10: DATA1</li><li>2'b01: DATA2</li><li>2'b11: MDATA</li></ul><p>Reset:2'h0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x2 (DATA1): DATA1</li><li>0x1 (DATA2): DATA2</li><li>0x3 (MDATA): MDATA</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_14_4"></a>14:4</p>
</td>
<td>BCnt</td>
<td>R</td>
<td><p>Byte Count (BCnt)</p>
<p class="BLANK"></p>
<p>In host mode, indicates the byte count of the received IN data packet.</p>
<p class="BLANK"></p>
<p>In device mode, indicates the byte count of the received data packet.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXSTSP_F_3_0"></a>3:0</p>
</td>
<td>ChNum</td>
<td>R</td>
<td><p>Channel Number (ChNum)</p>
<p class="BLANK"></p>
<p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Indicates the channel number to which the current received packet belongs.</p>
<p class="BLANK"></p>
<p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Mode: Device only</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number to which the current received packet belongs.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CHEP0): Channel or EndPoint 0</li><li>0x1 (CHEP1): Channel or EndPoint 1</li><li>0x2 (CHEP2): Channel or EndPoint 2</li><li>0x3 (CHEP3): Channel or EndPoint 3</li><li>0x4 (CHEP4): Channel or EndPoint 4</li><li>0x5 (CHEP5): Channel or EndPoint 5</li><li>0x6 (CHEP6): Channel or EndPoint 6</li><li>0x7 (CHEP7): Channel or EndPoint 7</li><li>0x8 (CHEP8): Channel or EndPoint 8</li><li>0x9 (CHEP9): Channel or EndPoint 9</li><li>0xa (CHEP10): Channel or EndPoint 10</li><li>0xb (CHEP11): Channel or EndPoint 11</li><li>0xc (CHEP12): Channel or EndPoint 12</li><li>0xd (CHEP13): Channel or EndPoint 13</li><li>0xe (CHEP14): Channel or EndPoint 14</li><li>0xf (CHEP15): Channel or EndPoint 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ"></a>GRXFSIZ</p>
<ul><li>Name:Receive FIFO Size Register</li><li>Description:The application can program the RAM size that must be allocated to the RxFIFO.</li><li>Size:32 bits</li><li>Offset:0x24</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GRXFSIZ"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ_F_31_13">31:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ_F_12_0">12:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RxFDep</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GRXFSIZ"></a><p class="title">Table�10.�Fields for Register: GRXFSIZ</p>
<table summary="Fields for Register: GRXFSIZ" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ_F_31_13"></a>31:13</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GRXFSIZ_F_12_0"></a>12:0</p>
</td>
<td>RxFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>Mode: Host and Device</p>
<p class="BLANK"></p>
<p>RxFIFO Depth (RxFDep)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest Rx Data FIFO Depth during configuration.</p>
<p class="BLANK"></p>
<p>If Enable Dynamic FIFO Sizing is selected in coreConsultant, these flops are optimized, and reads return the power-on value.</p>
<p class="BLANK"></p>
<p>If Enable Dynamic FIFO Sizing is selected in coreConsultant, you can write a new value in this field. Programmed values must not exceed the power-on value.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ"></a>GNPTXFSIZ</p>
<ul><li>Name:Non-periodic Transmit FIFO Size Register</li><li>Description:The application can program the RAM size and the memory start address for the Non-periodic TxFIFO<p class="BLANK"></p>
Note:The fields of this register change depending on host or device mode.</li><li>Size:32 bits</li><li>Offset:0x28</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_15_13">15:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_12_0">12:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NPTXFDep</td>
<td>Rsvd</td>
<td>NPTXFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ"></a><p class="title">Table�11.�Fields for Register: GNPTXFSIZ</p>
<table summary="Fields for Register: GNPTXFSIZ" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_28_16"></a>28:16</p>
</td>
<td>NPTXFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>Mode: Host only</p>
<p class="BLANK"></p>
<p>Non-periodic TxFIFO Depth (NPTxFDep)</p>
<p class="BLANK"></p>
<p>For host mode, this field is always valid.</p>
<p class="BLANK"></p>
<p>For device mode, this field is valid only when OTG_EN_DED_TX_FIFO="0.</p"><p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>This attribute of field is determined during coreConsultant configuration by "Enable Dynamic FIFO Sizing?" (OTG_DFIFO_DYNAMIC):</p>
<ul><li>OTG_DFIFO_DYNAMIC = 0: These flops are optimized, and reads return the power-on value.</li><li>OTG_DFIFO_DYNAMIC = 1: The application can write a new value in this field. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>The power-on reset value of this field is specified during coreConsultant configuration as Largest IN Endpoint FIFO 0 Depth (parameter OTG_TX_DINEP_DFIFO_DEPTH_0).</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_15_13"></a>15:13</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXFSIZ_F_12_0"></a>12:0</p>
</td>
<td>NPTXFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>Non-periodic Transmit RAM Start Address (NPTxFStAddr)</p>
<p class="BLANK"></p>
<p>For host mode, this field is always valid.</p>
<p class="BLANK"></p>
<p>This field contains the memory start address for Non-periodic Transmit FIFO RAM.</p>
<ul><li>This field is determined during coreConsultant configuration by "Enable Dynamic FIFO Sizing?" (OTG_DFIFO_DYNAMIC):OTG_DFIFO_DYNAMIC = 0<p class="BLANK"></p>
These flops are optimized, and reads return the power-on value.</li><li>OTG_DFIFO_DYNAMIC = 1 The application can write a new value in this field. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>Programmed values must not exceed the power-on value set in coreConsultant.</p>
<p class="BLANK"></p>
<p>The power-on reset value of this field is specified during coreConsultant configuration by Largest Rx Data FIFO Depth (parameter OTG_RX_DFIFO_DEPTH).</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS"></a>GNPTXSTS</p>
<ul><li>Name:Non-periodic Transmit FIFO/Queue Status Register</li><li>Description:In Device mode, this register is valid only in Shared FIFO operation.<p class="BLANK"></p>
This read-only register contains the free space information for the Non-periodic TxFIFO and the Non-periodic Transmit Request Queue.</li><li>Size:32 bits</li><li>Offset:0x2c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GNPTXSTS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_30_24">30:24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_23_16">23:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NPTxQTop</td>
<td>NPTxQSpcAvail</td>
<td>NPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GNPTXSTS"></a><p class="title">Table�12.�Fields for Register: GNPTXSTS</p>
<table summary="Fields for Register: GNPTXSTS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_30_24"></a>30:24</p>
</td>
<td>NPTxQTop</td>
<td>R</td>
<td><p>Top of the Non-periodic Transmit Request Queue (NPTxQTop)</p>
<p class="BLANK"></p>
<p>Entry in the Non-periodic Tx Request Queue that is currently being processed by the MAC.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>Bits [30:27]: Channel/endpoint number</li><li>Bits [26:25]:</li><li>2'b00: IN/OUT token<ul><li>2'b01: Zero-length transmit packet (device IN/host OUT)</li><li>2'b10: PING/CSPLIT token</li><li>2'b11: Channel halt command</li></ul></li><li>Bit [24]: Terminate (last Entry for selected channel/endpoint)</li></ul><p>Reset:7'h0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INOUTTK): IN/OUT token</li><li>0x1 (ZEROTX): Zero-length transmit packet (device IN/host OUT)</li><li>0x2 (PINGCSPLIT): PING/CSPLIT token</li><li>0x3 (CHNHALT): Channel halt command</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_23_16"></a>23:16</p>
</td>
<td>NPTxQSpcAvail</td>
<td>R</td>
<td><p>Non-periodic Transmit Request Queue Space Available (NPTxQSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Non-periodic Transmit Request Queue. This queue holds both IN and OUT requests in Host mode. Device mode has only IN requests.</p>
<ul><li>8'h0: Non-periodic Transmit Request Queue is full</li><li>8'h1: 1 location available</li><li>8'h2: 2 locations available</li><li>n: n locations available (0 &lt;= n &lt;= 8)</li><li>Others: Reserved</li></ul><p>Reset:Configurable</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (FULL): Non-periodic Transmit Request Queue is full</li><li>0x1 (QUE1): 1 location available</li><li>0x2 (QUE2): 2 locations available</li><li>0x3 (QUE3): 3 locations available</li><li>0x4 (QUE4): 4 locations available</li><li>0x5 (QUE5): 5 locations available</li><li>0x6 (QUE6): 6 locations available</li><li>0x7 (QUE7): 7 locations available</li><li>0x8 (QUE8): 8 locations available</li></ul><p></p>
<p>Value After Reset:0x8</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GNPTXSTS_F_15_0"></a>15:0</p>
</td>
<td>NPTxFSpcAvail</td>
<td>R</td>
<td><p>Non-periodic TxFIFO Space Avail (NPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Non-periodic TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Non-periodic TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 &lt;= n &lt;= 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>Reset:Configurable</p>
<p>Value After Reset:0x1100</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GSNPSID"></a>GSNPSID</p>
<ul><li>Name:Synopsys ID Register</li><li>Description:This read-only register contains the release number of the core being used.</li><li>Size:32 bits</li><li>Offset:0x40</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GSNPSID"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GSNPSID_F_31_0">31:0</a></td>
</tr>
<tr><td>SynopsysID</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GSNPSID"></a><p class="title">Table�13.�Fields for Register: GSNPSID</p>
<table summary="Fields for Register: GSNPSID" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GSNPSID_F_31_0"></a>31:0</p>
</td>
<td>SynopsysID</td>
<td>R</td>
<td><p>Release number of the controller being used currently.</p>
<p class="BLANK"></p>
<p>Bits [31:16]:</p>
<ul><li>0x4f54: ASCII Value for OT</li></ul><p>Bits [15:0]: Current Release Number. For example, 0x400a corresponds to v4.00a Release number.</p>
<p>Value After Reset:0x4f54500b</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG1"></a>GHWCFG1</p>
<ul><li>Name:User Hardware Configuration 1 Register</li><li>Description:This register contains the logical endpoint direction(s) selected using coreConsultant.</li><li>Size:32 bits</li><li>Offset:0x44</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GHWCFG1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG1_F_31_0">31:0</a></td>
</tr>
<tr><td>EpDir</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GHWCFG1"></a><p class="title">Table�14.�Fields for Register: GHWCFG1</p>
<table summary="Fields for Register: GHWCFG1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG1_F_31_0"></a>31:0</p>
</td>
<td>EpDir</td>
<td>R</td>
<td><p>This 32-bit field uses two bits per
endpoint to determine the endpoint direction.</p>
<p class="BLANK"></p>
<p>Endpoint</p>
<ul><li>Bits [31:30]: Endpoint 15 direction</li><li>Bits [29:28]: Endpoint 14 direction</li></ul><p>...</p>
<ul><li>Bits [3:2]: Endpoint 1 direction</li><li>Bits[1:0]: Endpoint 0 direction (always BIDIR)</li></ul><p>Direction</p>
<ul><li>2'b00: BIDIR (IN and OUT) endpoint</li><li>2'b01: IN endpoint</li><li>2'b10: OUT endpoint</li><li>2'b11: Reserved</li></ul><p>Note:This field is configured using the OTG_EP_DIR_1(n) parameter.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2"></a>GHWCFG2</p>
<ul><li>Name:User Hardware Configuration 2 Register</li><li>Description:This register contains configuration options selected using coreConsultant.</li><li>Size:32 bits</li><li>Offset:0x48</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GHWCFG2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_30_26">30:26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_25_24">25:24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_23_22">23:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_17_14">17:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_13_10">13:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_9_8">9:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_7_6">7:6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_4_3">4:3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_2_0">2:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>TknQDepth</td>
<td>PTxQDepth</td>
<td>NPTxQDepth</td>
<td>Rsvd</td>
<td>MultiProcIntrpt</td>
<td>DynFifoSizing</td>
<td>PerioSupport</td>
<td>NumHstChnl</td>
<td>NumDevEps</td>
<td>FSPhyType</td>
<td>HSPhyType</td>
<td>SingPnt</td>
<td>OtgArch</td>
<td>OtgMode</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GHWCFG2"></a><p class="title">Table�15.�Fields for Register: GHWCFG2</p>
<table summary="Fields for Register: GHWCFG2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_30_26"></a>30:26</p>
</td>
<td>TknQDepth</td>
<td>R</td>
<td><p>Device Mode IN Token Sequence Learning Queue Depth (TknQDepth)</p>
<p class="BLANK"></p>
<p>Range: 0-30</p>
<p class="BLANK"></p>
<p>Note:This field is configured using the OTG_TOKEN_QUEUE_DEPTH parameter.</p>
<p>Value After Reset:0x8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_25_24"></a>25:24</p>
</td>
<td>PTxQDepth</td>
<td>R</td>
<td><p>Host Mode Periodic Request Queue Depth (PTxQDepth)</p>
<ul><li>2'b00: 2</li><li>2'b01: 4</li><li>2'b10: 8</li><li>2'b11:16</li></ul><p>Note:This field is configured using the OTG_PERIO_TX_QUEUE_DEPTH parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (QUE2): Queue Depth 2</li><li>0x1 (QUE4): Queue Depth 4</li><li>0x2 (QUE8): Queue Depth 8</li><li>0x3 (QUE16): Queue Depth 16</li></ul><p></p>
<p>Value After Reset:0x3</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_23_22"></a>23:22</p>
</td>
<td>NPTxQDepth</td>
<td>R</td>
<td><p>Non-periodic Request Queue Depth (NPTxQDepth)</p>
<ul><li>2'b00: 2</li><li>2'b01: 4</li><li>2'b10: 8</li><li>Others: Reserved</li></ul><p>Note:This field is configured using the OTG_NPERIO_TX_QUEUE_DEPTH parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TWO): Queue size 2</li><li>0x1 (FOUR): Queue size 4</li><li>0x2 (EIGHT): Queue size 8</li></ul><p></p>
<p>Value After Reset:0x2</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_21"></a>21</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_20"></a>20</p>
</td>
<td>MultiProcIntrpt</td>
<td>R</td>
<td><p>Multi Processor Interrupt Enabled (MultiProcIntrpt)</p>
<ul><li>1'b0: No</li><li>1'b1: Yes</li></ul><p>Note:This field is configured using the OTG_MULTI_PROC_INTRPT parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No Multi Processor Interrupt Enabled</li><li>0x1 (ENABLED): Multi Processor Interrupt Enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_19"></a>19</p>
</td>
<td>DynFifoSizing</td>
<td>R</td>
<td><p>Dynamic FIFO Sizing Enabled (DynFifoSizing)</p>
<ul><li>1'b0: No</li><li>1'b1: Yes</li></ul><p>Note:This field is configured using the OTG_DFIFO_DYNAMIC parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Dynamic FIFO Sizing Disabled</li><li>0x1 (ENABLED): Dynamic FIFO Sizing Enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_18"></a>18</p>
</td>
<td>PerioSupport</td>
<td>R</td>
<td><p>Periodic OUT Channels Supported in Host Mode (PerioSupport)</p>
<ul><li>1'b0: No</li><li>1'b1: Yes</li></ul><p>Note:This field is configured using the OTG_EN_PERIO_HOST parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Periodic OUT Channels is not supported in Host Mode</li><li>0x1 (ENABLED): Periodic OUT Channels Supported in Host Mode Supported</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_17_14"></a>17:14</p>
</td>
<td>NumHstChnl</td>
<td>R</td>
<td><p>Number of Host Channels (NumHstChnl)</p>
<p class="BLANK"></p>
<p>Indicates the number of host channels supported by the core in Host mode. The range of this field is 0-15: 0 specifies 1 channel, 15 specifies 16 channels.</p>
<p class="BLANK"></p>
<p>Note:This field is configured using the OTG_NUM_HOST_CHAN parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HOSTCH0): Host Channel 1</li><li>0x1 (HOSTCH1): Host Channel 2</li><li>0x2 (HOSTCH2): Host Channel 3</li><li>0x3 (HOSTCH3): Host Channel 4</li><li>0x4 (HOSTCH4): Host Channel 5</li><li>0x5 (HOSTCH5): Host Channel 6</li><li>0x6 (HOSTCH6): Host Channel 7</li><li>0x7 (HOSTCH7): Host Channel 8</li><li>0x8 (HOSTCH8): Host Channel 9</li><li>0x9 (HOSTCH9): Host Channel 10</li><li>0xa (HOSTCH10): Host Channel 11</li><li>0xb (HOSTCH11): Host Channel 12</li><li>0xc (HOSTCH12): Host Channel 13</li><li>0xd (HOSTCH13): Host Channel 14</li><li>0xe (HOSTCH14): Host Channel 15</li><li>0xf (HOSTCH15): Host Channel 16</li></ul><p></p>
<p>Value After Reset:0x7</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_13_10"></a>13:10</p>
</td>
<td>NumDevEps</td>
<td>R</td>
<td><p>Number of Device Endpoints (NumDevEps)</p>
<p class="BLANK"></p>
<p>Indicates the number of device endpoints supported by the core in Device mode.</p>
<p class="BLANK"></p>
<p>The range of this field is 0-15.</p>
<p class="BLANK"></p>
<p>Note:This field is configured using the OTG_NUM_EPS parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x4</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_9_8"></a>9:8</p>
</td>
<td>FSPhyType</td>
<td>R</td>
<td><p>Full-Speed PHY Interface Type (FSPhyType)</p>
<ul><li>2'b00: Full-speed interface not supported</li><li>2'b01: Dedicated full-speed interface</li><li>2'b10: FS pins shared with UTMI+ pins</li><li>2'b11: FS pins shared with ULPI pins</li></ul><p>Note:This field is configured using the OTG_FSPHY_INTERFACE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NO_FS): Full-speed interface not supported</li><li>0x1 (FS): Dedicated full-speed interface is supported</li><li>0x2 (FSPLUSUTMI): FS pins shared with UTMI+ pins is supported</li><li>0x3 (FSPLUSULPI): FS pins shared with ULPI pins is supported</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_7_6"></a>7:6</p>
</td>
<td>HSPhyType</td>
<td>R</td>
<td><p>High-Speed PHY Interface Type (HSPhyType)</p>
<ul><li>2'b00: High-Speed interface not supported</li><li>2'b01: UTMI+</li><li>2'b10: ULPI</li><li>2'b11: UTMI+ and ULPI</li></ul><p>Note:This field is configured using the OTG_HSPHY_INTERFACE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOHS): High-Speed interface not supported</li><li>0x1 (UTMIPLUS): High Speed Interface UTMI+ is supported</li><li>0x2 (ULPI): High Speed Interface ULPI is supported</li><li>0x3 (UTMIPUSULPI): High Speed Interfaces UTMI+ and ULPI is supported</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_5"></a>5</p>
</td>
<td>SingPnt</td>
<td>R</td>
<td><p>Point-to-Point (SingPnt)</p>
<ul><li>1'b0: Multi-point application (hub and split support)</li><li>1'b1: Single-point application (no hub and split support)</li></ul><p>Note:This field is configured using the OTG_SINGLE_POINT parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MULTIPOINT): Multi-point application (hub and split support)</li><li>0x1 (SINGLEPOINT): Single-point application (no hub and split support)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_4_3"></a>4:3</p>
</td>
<td>OtgArch</td>
<td>R</td>
<td><p>Architecture (OtgArch)</p>
<ul><li>2'b00: Completer-Only</li><li>2'b01: External DMA</li><li>2'b10: Internal DMA</li><li>Others: Reserved</li></ul><p>Note:This field is configured using the OTG_ARCHITECTURE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (COMPLETERMODE): Completer Mode</li><li>0x1 (EXTERNALDMA): External DMA Mode</li><li>0x2 (INTERNALDMA): Internal DMA Mode</li></ul><p></p>
<p>Value After Reset:0x2</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG2_F_2_0"></a>2:0</p>
</td>
<td>OtgMode</td>
<td>R</td>
<td><p>Mode of Operation (OtgMode)</p>
<ul><li>3'b000: HNP- and SRP-Capable OTG (Host &amp; Device)</li><li>3'b001: SRP-Capable OTG (Host &amp; Device)</li><li>3'b010: Non-HNP and Non-SRP Capable OTG (Host and Device)</li><li>3'b011: SRP-Capable Device</li><li>3'b100: Non-OTG Device</li><li>3'b101: SRP-Capable Host</li><li>3'b110: Non-OTG Host</li><li>Others: Reserved</li></ul><p>Note:This field is configured using the OTG_MODE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HNPSRP): HNP- and SRP-Capable OTG (Host and Device)</li><li>0x1 (SRPOTG): SRP-Capable OTG (Host and Device)</li><li>0x2 (NHNPNSRP): Non-HNP and Non-SRP Capable OTG (Host and Device)</li><li>0x3 (SRPCAPD): SRP-Capable Device</li><li>0x4 (NONOTGD): Non-OTG Device</li><li>0x5 (SRPCAPH): SRP-Capable Host</li><li>0x6 (NONOTGH): Non-OTG Host</li></ul><p></p>
<p>Value After Reset:0x2</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3"></a>GHWCFG3</p>
<ul><li>Name:User Hardware Configuration 3 Register</li><li>Description:This register contains configuration options selected using coreConsultant.</li><li>Size:32 bits</li><li>Offset:0x4c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GHWCFG3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_6_4">6:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_3_0">3:0</a></td>
</tr>
<tr><td>DfifoDepth</td>
<td>LPMMode</td>
<td>BCSupport</td>
<td>HSICMode</td>
<td>ADPSupport</td>
<td>RstType</td>
<td>OptFeature</td>
<td>VndctlSupt</td>
<td>I2CIntSel</td>
<td>OtgEn</td>
<td>PktSizeWidth</td>
<td>XferSizeWidth</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GHWCFG3"></a><p class="title">Table�16.�Fields for Register: GHWCFG3</p>
<table summary="Fields for Register: GHWCFG3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_31_16"></a>31:16</p>
</td>
<td>DfifoDepth</td>
<td>R</td>
<td><p>DFIFO Depth (DfifoDepth - EP_LOC_CNT)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 32</li><li>Maximum value is 32,768</li></ul><p>Note:This field is configured using the OTG_DFIFO_DEPTH parameter. For more information on EP_LOC_CNT, see the "Endpoint Information Controller (EPINFO_CTL)" section.</p>
<p>Value After Reset:0x10d8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_15"></a>15</p>
</td>
<td>LPMMode</td>
<td>R</td>
<td><p>LPM mode specified for Mode of Operation.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): LPM disabled</li><li>0x1 (ENABLED): LPM enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_14"></a>14</p>
</td>
<td>BCSupport</td>
<td>R</td>
<td><p>This bit indicates the controller support for Battery Charger.</p>
<ul><li>0 - No Battery Charger Support</li><li>1 - Battery Charger support present</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No Battery Charger Support</li><li>0x1 (ENABLED): Battery Charger Support present</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_13"></a>13</p>
</td>
<td>HSICMode</td>
<td>R</td>
<td><p>HSIC mode specified for Mode of Operation</p>
<p class="BLANK"></p>
<p>Value Range: 0 - 1</p>
<ul><li>1: HSIC-capable with shared UTMI PHY interface</li><li>0: Non-HSIC-capable</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No HSIC capability</li><li>0x1 (ENABLED): HSIC-capable with shared UTMI PHY interface</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_12"></a>12</p>
</td>
<td>ADPSupport</td>
<td>R</td>
<td><p>This bit indicates whether ADP logic is present within or external to the controller</p>
<ul><li>0: No ADP logic present with the controller</li><li>1: ADP logic is present along with the controller.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): ADP logic is not present along with the controller</li><li>0x1 (ENABLED): ADP logic is present along with the controller</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_11"></a>11</p>
</td>
<td>RstType</td>
<td>R</td>
<td><p>Reset Style for Clocked always Blocks in RTL (RstType)</p>
<ul><li>1'b0: Asynchronous reset is used in the controller</li><li>1'b1: Synchronous reset is used in the controller</li></ul><p>Note:This field is configured using the OTG_SYNC_RESET_TYPE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ASYNCRST): Asynchronous reset is used in the core</li><li>0x1 (SYNCRST): Synchronous reset is used in the core</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_10"></a>10</p>
</td>
<td>OptFeature</td>
<td>R</td>
<td><p>Optional Features Removed (OptFeature)</p>
<p class="BLANK"></p>
<p>Indicates whether the User ID register, GPIO interface ports, and SOF toggle and counter ports were removed for gate count optimization by enabling Remove Optional Features.</p>
<ul><li>1'b0: No</li><li>1'b1: Yes</li></ul><p>Note:This field is configured using the OTG_RM_OPT_FEATURES parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Optional features were not Removed</li><li>0x1 (ENABLED): Optional Features have been Removed</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_9"></a>9</p>
</td>
<td>VndctlSupt</td>
<td>R</td>
<td><p>Vendor Control Interface Support (VndctlSupt)</p>
<ul><li>1'b0: Vendor Control Interface is not available on the core.</li><li>1'b1: Vendor Control Interface is available.</li></ul><p>Note:This field is configured using the OTG_VENDOR_CTL_INTERFACE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Vendor Control Interface is not available.</li><li>0x1 (ENABLED): Vendor Control Interface is available.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_8"></a>8</p>
</td>
<td>I2CIntSel</td>
<td>R</td>
<td><p>I2C Selection (I2CIntSel)</p>
<ul><li>1'b0: I2C Interface is not available on the controller.</li><li>1'b1: I2C Interface is available on the controller.</li></ul><p>Note:This field is configured using the OTG_I2C_INTERFACE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): I2C Interface is not available</li><li>0x1 (ENABLED): I2C Interface is available</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_7"></a>7</p>
</td>
<td>OtgEn</td>
<td>R</td>
<td><p>OTG Function Enabled (OtgEn)</p>
<p class="BLANK"></p>
<p>The application uses this bit to indicate the OTG capabilities of the controller .</p>
<ul><li>1'b0: Not OTG capable</li><li>1'b1: OTG Capable</li></ul><p>Note:This field is configured using the OTG_MODE parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not OTG Capable</li><li>0x1 (ENABLED): OTG Capable</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_6_4"></a>6:4</p>
</td>
<td>PktSizeWidth</td>
<td>R</td>
<td><p>Width of Packet Size Counters (PktSizeWidth)</p>
<ul><li>3'b000: 4 bits</li><li>3'b001: 5 bits</li><li>3'b010: 6 bits</li><li>3'b011: 7 bits</li><li>3'b100: 8 bits</li><li>3'b101: 9 bits</li><li>3'b110: 10 bits</li><li>Others: Reserved</li></ul><p>Note:This field is configured using the OTG_PACKET_COUNT_WIDTH parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (BITS4): Width of Packet Size Counter 4</li><li>0x1 (BITS5): Width of Packet Size Counter 5</li><li>0x2 (BITS6): Width of Packet Size Counter 6</li><li>0x3 (BITS7): Width of Packet Size Counter 7</li><li>0x4 (BITS8): Width of Packet Size Counter 8</li><li>0x5 (BITS9): Width of Packet Size Counter 9</li><li>0x6 (BITS10): Width of Packet Size Counter 10</li></ul><p></p>
<p>Value After Reset:0x6</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG3_F_3_0"></a>3:0</p>
</td>
<td>XferSizeWidth</td>
<td>R</td>
<td><p>Width of Transfer Size Counters (XferSizeWidth)</p>
<ul><li>4'b0000: 11 bits</li><li>4'b0001: 12 bits</li></ul><p>...</p>
<ul><li>4'b1000: 19 bits</li><li>Others: Reserved</li></ul><p>Note:This field is configured using the OTG_PACKET_COUNT_WIDTH parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (WIDTH11): Width of Transfer Size Counter 11 bits</li><li>0x1 (WIDTH12): Width of Transfer Size Counter 12 bits</li><li>0x2 (WIDTH13): Width of Transfer Size Counter 13 bits</li><li>0x3 (WIDTH14): Width of Transfer Size Counter 14 bits</li><li>0x4 (WIDTH15): Width of Transfer Size Counter 15 bits</li><li>0x5 (WIDTH16): Width of Transfer Size Counter 16 bits</li><li>0x6 (WIDTH17): Width of Transfer Size Counter 17 bits</li><li>0x7 (WIDTH18): Width of Transfer Size Counter 18 bits</li><li>0x8 (WIDTH19): Width of Transfer Size Counter 19 bits</li></ul><p></p>
<p>Value After Reset:0x8</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4"></a>GHWCFG4</p>
<ul><li>Name:User Hardware Configuration 4 Register</li><li>Description:This register contains configuration options selected using coreConsultant.<p class="BLANK"></p>
Note: Bit [31] is available only when Scatter/Gather DMA mode is enabled. When Scatter/Gather DMA mode is disabled, this field is reserved.</li><li>Size:32 bits</li><li>Offset:0x50</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GHWCFG4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_29_26">29:26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_25">25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_24">24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_22">22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_19_16">19:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_3_0">3:0</a></td>
</tr>
<tr><td>DescDMA</td>
<td>DescDMAEnabled</td>
<td>INEps</td>
<td>DedFifoMode</td>
<td>SessEndFltr</td>
<td>BValidFltr</td>
<td>AValidFltr</td>
<td>VBusValidFltr</td>
<td>IddgFltr</td>
<td>NumCtlEps</td>
<td>PhyDataWidth</td>
<td>EnhancedLPMSupt</td>
<td>ACGSupt</td>
<td>ipgisocSupt</td>
<td>ServIntFlow</td>
<td>EnhancedLPMSupt1</td>
<td>Rsvd</td>
<td>ExtendedHibernation</td>
<td>Hibernation</td>
<td>AhbFreq</td>
<td>PartialPwrDn</td>
<td>NumDevPerioEps</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GHWCFG4"></a><p class="title">Table�17.�Fields for Register: GHWCFG4</p>
<table summary="Fields for Register: GHWCFG4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_31"></a>31</p>
</td>
<td>DescDMA</td>
<td>R</td>
<td><p>Scatter/Gather DMA configuration</p>
<ul><li>1'b0: Non Dynamic configuration</li><li>1'b1: Dynamic configuration</li></ul><p>Note:This field is configured using the OTG_EN_DESC_DMA parameter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONFIG1): Non Dynamic configuration</li><li>0x1 (CONFIG2): Dynamic configuration</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_30"></a>30</p>
</td>
<td>DescDMAEnabled</td>
<td>R</td>
<td><p>Scatter/Gather DMA configuration</p>
<ul><li>1'b0: Non-Scatter/Gather DMA configuration</li><li>1'b1: Scatter/Gather DMA configuration</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): Non-Scatter/Gather DMA configuration</li><li>0x1 (ENABLE): Scatter/Gather DMA configuration</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_29_26"></a>29:26</p>
</td>
<td>INEps</td>
<td>R</td>
<td><p>Number of Device Mode IN Endpoints Including Control Endpoints (INEps)</p>
<ul><li>0: 1 IN Endpoint</li><li>1: 2 IN Endpoints</li></ul><p>....</p>
<ul><li>15: 16 IN Endpoints</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT1): 1 IN Endpoint</li><li>0x1 (ENDPT2): 2 IN Endpoints</li><li>0x2 (ENDPT3): 3 IN Endpoints</li><li>0x3 (ENDPT4): 4 IN Endpoints</li><li>0x4 (ENDPT5): 5 IN Endpoints</li><li>0x5 (ENDPT6): 6 IN Endpoints</li><li>0x6 (ENDPT7): 7 IN Endpoints</li><li>0x7 (ENDPT8): 8 IN Endpoints</li><li>0x8 (ENDPT9): 9 IN Endpoints</li><li>0x9 (ENDPT10): 10 IN Endpoints</li><li>0xa (ENDPT11): 11 IN Endpoints</li><li>0xb (ENDPT12): 12 IN Endpoints</li><li>0xc (ENDPT13): 13 IN Endpoints</li><li>0xd (ENDPT14): 14 IN Endpoints</li><li>0xe (ENDPT15): 15 IN Endpoints</li><li>0xf (ENDPT16): 16 IN Endpoints</li></ul><p></p>
<p>Value After Reset:0x4</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_25"></a>25</p>
</td>
<td>DedFifoMode</td>
<td>R</td>
<td><p>Enable Dedicated Transmit FIFO for device IN Endpoints
(DedFifoMode)</p>
<ul><li>1'b0 : Dedicated Transmit FIFO Operation not enabled.</li><li>1'b1 : Dedicated Transmit FIFO Operation enabled.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Dedicated Transmit FIFO Operation not enabled</li><li>0x1 (ENABLED): Dedicated Transmit FIFO Operation enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_24"></a>24</p>
</td>
<td>SessEndFltr</td>
<td>R</td>
<td><p>session_end Filter Enabled (SessEndFltr)</p>
<ul><li>1'b0: No filter</li><li>1'b1: Filter</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No filter</li><li>0x1 (ENABLED): Filter</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_23"></a>23</p>
</td>
<td>BValidFltr</td>
<td>R</td>
<td><p>b_valid Filter Enabled (BValidFltr)</p>
<ul><li>1'b0: No filter</li><li>1'b1: Filter</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No Filter</li><li>0x1 (ENABLED): Filter</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_22"></a>22</p>
</td>
<td>AValidFltr</td>
<td>R</td>
<td><p>a_valid Filter Enabled (AValidFltr)</p>
<ul><li>1'b0: No filter</li><li>1'b1: Filter</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No filter</li><li>0x1 (ENABLED): Filter</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_21"></a>21</p>
</td>
<td>VBusValidFltr</td>
<td>R</td>
<td><p>VBUS Valid Filter Enabled (VBusValidFltr)</p>
<ul><li>1'b0: No filter</li><li>1'b1: Filter</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Vbus Valid Filter Disabled</li><li>0x1 (ENABLED): Vbus Valid Filter Enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_20"></a>20</p>
</td>
<td>IddgFltr</td>
<td>R</td>
<td><p>IDDIG Filter Enable (IddgFltr)</p>
<ul><li>1'b0: No filter</li><li>1'b1: Filter</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Iddig Filter Disabled</li><li>0x1 (ENABLED): Iddig Filter Enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_19_16"></a>19:16</p>
</td>
<td>NumCtlEps</td>
<td>R</td>
<td><p>Number of Device Mode Control Endpoints in Addition to
Endpoint 0 (NumCtlEps)</p>
<p class="BLANK"></p>
<p>Range: 0-15</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_15_14"></a>15:14</p>
</td>
<td>PhyDataWidth</td>
<td>R</td>
<td><p>UTMI+ PHY/ULPI-to-Internal UTMI+ Wrapper Data Width
(PhyDataWidth)&lt;vr&gt;When a ULPI PHY is used, an internal wrapper converts ULPI to
UTMI+.</p>
<ul><li>2'b00: 8 bits</li><li>2'b01: 16 bits</li><li>2'b10: 8/16 bits, software selectable</li><li>Others: Reserved</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (WIDTH1): 8 bits</li><li>0x1 (WIDTH2): 16 bits</li><li>0x2 (WIDTH3): 8/16 bits, software selectable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_13"></a>13</p>
</td>
<td>EnhancedLPMSupt</td>
<td>R</td>
<td><p>Enhanced LPM Support (EnhancedLPMSupt)</p>
<p class="BLANK"></p>
<p>This bit indicates that the controller supports the following behavior:
L1 Entry Behavior based on FIFO Status</p>
<ul><li>TX FIFO</li><li>Accept L1 Request even if ISOC IN TX FIFO is not empty.</li><li>Reject L1 Request if Non-Periodic TX FIFO is not empty.</li><li>Ensure application can flush the TX FIFO while the Controller is in L1.</li><li>RX FIFO</li><li>Accept L1 Request even if RX FIFO (common to Periodic and Non-Periodic) is not empty.</li><li>Accept L1 Request but delay SLEEPM assertion until RX SINK Buffer is empty.</li></ul><p class="BLANK"></p>
<p>Prevent L1 Entry if a Control Transfer is in progress on any Control Endpoint.
Ability to Flush TxFIFO even if PHY Clock is gated.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ENABLED): Enhanced LPM Support is enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_12"></a>12</p>
</td>
<td>ACGSupt</td>
<td>R</td>
<td><p>Active Clock Gating Support</p>
<p class="BLANK"></p>
<p>This bit indicates that the controller supports the Dynamic (Switching) Power Reduction during periods
when there is no USB and AHB Traffic.</p>
<ul><li>1'b0: Active Clock Gating is not enabled.</li><li>1'b1: Active Clock Gating Enabled.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED)</li><li>0x1 (ENABLED): Active Clock Gating Support</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_11"></a>11</p>
</td>
<td>ipgisocSupt</td>
<td>R</td>
<td><p>Interpacket Gap ISOC OUT Worst-case Support (ipgisocSupt)</p>
<p class="BLANK"></p>
<p>This bit indicates that the controller supports the worst-case scenario of Rx followed by Rx Inter Packet Gap (IPG) (32-bit times) as per the UTMI Specification for any token following an ISOC OUT token. Without this support, when any token follows an ISOC OUT token with the worst-case IPG, the controller does not detect the followed token. The worst-case IPG of the controller without this support depends on the AHB and PHY clock frequency.By default IPG Support is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Interpacket Gap ISOC OUT Worst-case Support is Disabled</li><li>0x1 (ENABLED): Interpacket Gap ISOC OUT Worst-case Support is Enabled (Default)</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_10"></a>10</p>
</td>
<td>ServIntFlow</td>
<td>R</td>
<td><p>Service Interval Flow</p>
<p class="BLANK"></p>
<p>This bit indicates that the controller supports Service-Interval based scheduling flow for ISOC IN EPs.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Service Interval Flow not supported</li><li>0x1 (ENABLED): Service Interval Flow supported</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_9"></a>9</p>
</td>
<td>EnhancedLPMSupt1</td>
<td>R</td>
<td><p>Enhanced LPM Support1 (EnhancedLPMSupt1)</p>
<ul><li>This bit indicates that the controller supports L1 entry based on FIFO status.</li><li>Accept L1 Request even if Bulk/Interrupt TxFIFO is not empty.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Reject L1 Request even if Non-Periodic (Bulk/Interrupt) TxFIFO is not empty.</li><li>0x1 (ENABLED): Accept L1 Request even if Non-Periodic (Bulk/Interrupt) TxFIFO is not empty</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_8"></a>8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_7"></a>7</p>
</td>
<td>ExtendedHibernation</td>
<td>R</td>
<td><p>Enable Hibernation</p>
<ul><li>1'b0: Extended Hibernation feature not enabled</li><li>1'b1: Extended Hibernation feature enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Extended Hibernation feature not enabled</li><li>0x1 (ENABLED): Extended Hibernation feature enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_6"></a>6</p>
</td>
<td>Hibernation</td>
<td>R</td>
<td><p>Enable Hibernation (Hibernation)</p>
<ul><li>1'b0: Hibernation feature not enabled</li><li>1'b1: Hibernation feature enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Hibernation feature disabled</li><li>0x1 (ENABLED): Hibernation feature enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_5"></a>5</p>
</td>
<td>AhbFreq</td>
<td>R</td>
<td><p>Minimum AHB Frequency Less Than 60 MHz (AhbFreq)</p>
<ul><li>1'b0: No</li><li>1'b1: Yes</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Minimum AHB Frequency More Than 60 MHz</li><li>0x1 (ENABLED): Minimum AHB Frequency Less Than 60 MHz</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_4"></a>4</p>
</td>
<td>PartialPwrDn</td>
<td>R</td>
<td><p>Enable Partial Power Down (PartialPwrDn)</p>
<ul><li>1'b0: Partial Power Down Not Enabled</li><li>1'b1: Partial Power Down Enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Partial Power Down disabled</li><li>0x1 (ENABLED): Partial Power Down enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GHWCFG4_F_3_0"></a>3:0</p>
</td>
<td>NumDevPerioEps</td>
<td>R</td>
<td><p>Number of Device Mode Periodic IN Endpoints (NumDevPerioEps)</p>
<p class="BLANK"></p>
<p>Range: 0-15</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (Value0): Number of Periodic IN EPs is 0</li><li>0x1 (Value1): Number of Periodic IN EPs is 1</li><li>0x2 (Value2): Number of Periodic IN EPs is 2</li><li>0x3 (Value3): Number of Periodic IN EPs is 3</li><li>0x4 (Value4): Number of Periodic IN EPs is 4</li><li>0x5 (Value5): Number of Periodic IN EPs is 5</li><li>0x6 (Value6): Number of Periodic IN EPs is 6</li><li>0x7 (Value7): Number of Periodic IN EPs is 7</li><li>0x8 (Value8): Number of Periodic IN EPs is 8</li><li>0x9 (Value9): Number of Periodic IN EPs is 9</li><li>0xa (Value10): Number of Periodic IN EPs is 10</li><li>0xb (Value11): Number of Periodic IN EPs is 11</li><li>0xc (Value12): Number of Periodic IN EPs is 12</li><li>0xd (Value13): Number of Periodic IN EPs is 13</li><li>0xe (Value14): Number of Periodic IN EPs is 14</li><li>0xf (Value15): Number of Periodic IN EPs is 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG"></a>GLPMCFG</p>
<ul><li>Name:LPM Config Register</li><li>Description:Register to control the LPM functionality of the controller.</li><li>Size:32 bits</li><li>Offset:0x54</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GLPMCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_31_30">31:30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_27_25">27:25</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_24">24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_23_21">23:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_20_17">20:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_14_13">14:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_12_8">12:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_5_2">5:2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>LPM_RestoreSlpSts</td>
<td>LPM_EnBESL</td>
<td>LPM_RetryCnt_Sts</td>
<td>SndLPM</td>
<td>LPM_Retry_Cnt</td>
<td>LPM_Chnl_Indx</td>
<td>L1ResumeOK</td>
<td>SlpSts</td>
<td>CoreL1Res</td>
<td>HIRD_Thres</td>
<td>EnblSlpM</td>
<td>bRemoteWake</td>
<td>HIRD</td>
<td>AppL1Res</td>
<td>LPMCap</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GLPMCFG"></a><p class="title">Table�18.�Fields for Register: GLPMCFG</p>
<table summary="Fields for Register: GLPMCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_31_30"></a>31:30</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_29"></a>29</p>
</td>
<td>LPM_RestoreSlpSts</td>
<td>R/W</td>
<td><p>LPM Restore Sleep Status (LPM_RestoreSlpSts)</p>
<p class="BLANK"></p>
<p>When the application power gates the core (Partial Power Down / Hibernation) the application needs to program this bit to restore the LPM status in the core.</p>
<p class="BLANK"></p>
<p>The application needs to program this bit, during restore process,
based on whether it decides to go into Shallow Sleep (Clock Gating Only) or Deep Sleep (Power Gating) based on the BESL value received from the Host</p>
<ul><li>1'b0: The application puts the core in Shallow Sleep based on BESL value from the Host</li><li>1'b1: The application puts the core in Deep Sleep based on BESL value from the Host</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Puts the core in Shallow Sleep mode based on the BESL value from the Host</li><li>0x1 (ENABLED): Puts the core in Deep Sleep mode based on the BESL value from the Host</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_28"></a>28</p>
</td>
<td>LPM_EnBESL</td>
<td>R/W</td>
<td><p>LPM Enable BESL (LPM_EnBESL)</p>
<p class="BLANK"></p>
<p>This bit enables the BESL feature as defined in LPM Errata</p>
<ul><li>1'b0: The core works as per USB 2.0 Link Power Management Addendum Engineering Change Notice to the USB 2.0 specification as of July 16, 2007</li><li>1'b1: The core works as per the LPM Errata</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): BESL is disabled</li><li>0x1 (ENABLED): BESL is enabled as defined in LPM Errata</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_27_25"></a>27:25</p>
</td>
<td>LPM_RetryCnt_Sts</td>
<td>R</td>
<td><p>LPM Retry Count Status (LPM_RetryCnt_Sts)</p>
<p class="BLANK"></p>
<p>Host Mode:Number of LPM Host Retries still remaining to be transmitted for the current LPM sequence.</p>
<p class="BLANK"></p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RETRY_REM0): Zero LPM retries remaining</li><li>0x1 (RETRY_REM1): One LPM retry remaining</li><li>0x2 (RETRY_REM2): Two LPM retries remaining</li><li>0x3 (RETRY_REM3): Three LPM retries remaining</li><li>0x4 (RETRY_REM4): Four LPM retries remaining</li><li>0x5 (RETRY_REM5): Five LPM retries remaining</li><li>0x6 (RETRY_REM6): Six LPM retries remaining</li><li>0x7 (RETRY_REM7): Seven LPM retries remaining</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_24"></a>24</p>
</td>
<td>SndLPM</td>
<td>R/W</td>
<td><p>Send LPM Transaction (SndLPM)</p>
<p class="BLANK"></p>
<p>Host Mode:
When set by application software, an LPM transaction containing two tokens, EXT &amp; LPM is sent. Cleared by the hardware once a valid response (STALL./NYET/ACK) is received from the Device or the core had finished transmitting the programmed number of LPM retries. Note that this bit must be set only when the host is connected to local port.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): In host-only mode: Received the response from the device for the LPM transaction</li><li>0x1 (ENABLED): In host-only mode: Sending LPM transaction containing EXT and LPM tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_23_21"></a>23:21</p>
</td>
<td>LPM_Retry_Cnt</td>
<td>R/W</td>
<td><p>LPM Retry Count (LPM_Retry_Cnt)</p>
<p class="BLANK"></p>
<p>Host Mode:Number of additional LPM retries that the HOST would perform if the Device Response was an ERROR until a valid device response is received (STALL/NYET/ACK).</p>
<p class="BLANK"></p>
<p>Device Mode:LPM Accept Control (LPM_Accept_Ctrl)</p>
<p class="BLANK"></p>
<p>LPM_Accept_Ctrl[1]: The application can use this bit to reject an LPM token (NYET) between multiple stages of a single control transfer</p>
<ul><li>1'b0: Accept(ACK) LPM token during Setup, Data and Status stage of control transfer.</li><li>1'b1: Reject(NYET) LPM token during Setup, Data and Status stage of control transfer.</li></ul><p>LPM_Accept_Ctrl[2]: The application can use this bit to accept an LPM token even if data is present in the ISOC endpoint TxFIFO. This bit is applicable only for Dedicated TxFIFO configurations (OTG_EN_DED_TX_FIFO=1).</p>
<ul><li>1'b0: Reject (NYET) LPM token, when data is present in TxFIFO for ISOC endpoints.</li><li>1'b1: Accept(ACK) LPM token, when data is present in TxFIFO for ISOC endpoints.</li></ul><p>LPM_Accept_Ctrl[3]: The application can use this bit to accept an LPM token even if data is present in the BULK endpoint TxFIFO. This bit is applicable only for Dedicated TxFIFO configurations (OTG_EN_DED_TX_FIFO=1).</p>
<ul><li>1'b0: Reject (NYET) LPM token, when data is present in TxFIFO for BULK endpoints.</li><li>1'b1: Accept(ACK) LPM token, when data is present in TxFIFO for BULK endpoints.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RETRY0): Zero LPM retries</li><li>0x1 (RETRY1): One LPM retry</li><li>0x2 (RETRY2): Two LPM retries</li><li>0x3 (RETRY3): Three LPM retries</li><li>0x4 (RETRY4): Four LPM retries</li><li>0x5 (RETRY5): Five LPM retries</li><li>0x6 (RETRY6): Six LPM retries</li><li>0x7 (RETRY7): Seven LPM retries</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_20_17"></a>20:17</p>
</td>
<td>LPM_Chnl_Indx</td>
<td>R/W</td>
<td><p>LPM Channel Index</p>
<p class="BLANK"></p>
<p>Host Mode:</p>
<p class="BLANK"></p>
<p>The channel number on which the LPM transaction has to be applied while sending an LPM transaction to the local device. Based on the LPM channel index, the core automatically inserts the device address and end point number programmed in the corresponding channel into the LPM transaction.</p>
<p class="BLANK"></p>
<p>Device Mode:LPM Accept Control (LPM_Accept_Ctrl)
LPM_Accept_Ctrl[0] (LPM_Chnl_Indx[3]): The application can use this bit to accept an LPM token even if data is present in the INTR endpoint TxFIFO. This bit is applicable only for Dedicated TX FIFO configurations (OTG_EN_DED_TX_FIFO=1).</p>
<ul><li>1'b0:Reject (NYET) LPM token, when data is present in txfifo for INTR endpoints.</li><li>1'b1:Accept(ACK) LPM token, when data is present in txfifo for INTR endpoints.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CH0): Channel 0</li><li>0x1 (CH1): Channel 1</li><li>0x2 (CH2): Channel 2</li><li>0x3 (CH3): Channel 3</li><li>0x4 (CH4): Channel 4</li><li>0x5 (CH5): Channel 5</li><li>0x6 (CH6): Channel 6</li><li>0x7 (CH7): Channel 7</li><li>0x8 (CH8): Channel 8</li><li>0x9 (CH9): Channel 9</li><li>0xa (CH10): Channel 10</li><li>0xb (CH11): Channel 11</li><li>0xc (CH12): Channel 12</li><li>0xd (CH13): Channel 13</li><li>0xe (CH14): Channel 14</li><li>0xf (CH15): Channel15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_16"></a>16</p>
</td>
<td>L1ResumeOK</td>
<td>R</td>
<td><p>Sleep State Resume OK (L1ResumeOK)</p>
<p class="BLANK"></p>
<p>Device and Host Mode:</p>
<p class="BLANK"></p>
<p>Indicates that the application or host can start resume from Sleep state. This bit is valid in LPM sleep (L1) state. It is set in sleep mode after a delay of 50 micro sec (TL1Residency). The bit is reset when SlpSts is 0.</p>
<ul><li>1'b0: The application/core cannot start resume from Sleep state.</li><li>1'b1: The application/core can start resume from Sleep state.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTOK): The application/core cannot start Resume from Sleep state</li><li>0x1 (OK): The application/core can start Resume from Sleep state</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_15"></a>15</p>
</td>
<td>SlpSts</td>
<td>R</td>
<td><p>Port Sleep Status (SlpSts)</p>
<p class="BLANK"></p>
<p>Device Mode: This bit is set as long as a Sleep condition is present on the USB bus.</p>
<p class="BLANK"></p>
<p>The core enters the Sleep state when an ACK response is sent to an LPM transaction and the TL1TokenRetry timer has expired. To stop the PHY clock, the application must set the Port Clock Stop bit, which asserts the PHY Suspend input signal. The application must rely on SlpSts and not ACK in CoreL1Res to confirm transition into sleep.</p>
<p class="BLANK"></p>
<p>The core comes out of sleep:</p>
<ul><li>When there is any activity on the USB line_state</li><li>When the application writes to the Remote Wakeup Signaling bit in the Device Control register (DCTL.RmtWkUpSig) or when the application resets or soft-disconnects the device.</li></ul><p>Host Mode: The host transitions to Sleep (L1) state as a side-effect of a successful LPM transaction by the core to the local port with ACK response from the device. The read value of this bit reflects the current Sleep status of the port.</p>
<p class="BLANK"></p>
<p>The core clears this bit after:</p>
<ul><li>The core detects a remote L1 Wakeup signal;</li><li>The application sets the Port Reset bit or the Port L1Resume bit in the HPRT register; or</li><li>The application sets the L1Resume/ Remote Wakeup Detected Interrupt bit or Disconnect Detected Interrupt bit in the Core Interrupt register (GINTSTS.L1WkUpInt or GINTSTS.DisconnInt, respectively).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CORE_NOT_IN_L1): In Host or Device mode, this bit indicates core is not in L1</li><li>0x1 (CORE_IN_L1): In Host mode, this bit indicates the core transitions to Sleep state as a successful LPM transaction. In Device mode, the core enters the Sleep state when an ACK response is sent to an LPM transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_14_13"></a>14:13</p>
</td>
<td>CoreL1Res</td>
<td>R</td>
<td><p>LPM Response (CoreL1Res)</p>
<p class="BLANK"></p>
<p>Device Mode: The response of the core to LPM transaction received is reflected in these two bits.</p>
<p class="BLANK"></p>
<p>Host Mode: Handshake response received from local device for LPM transaction</p>
<ul><li>11 - ACK</li><li>10 - NYET</li><li>01 - STALL</li><li>00 - ERROR (No handshake response)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (LPMRESP1): ERROR : No handshake response</li><li>0x1 (LPMRESP2): STALL response</li><li>0x2 (LPMRESP3): NYET response</li><li>0x3 (LPMRESP4): ACK response</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_12_8"></a>12:8</p>
</td>
<td>HIRD_Thres</td>
<td>R/W</td>
<td><p>BESL/HIRD Threshold (HIRD_Thres)</p>
<p class="BLANK"></p>
<p>Device Mode:</p>
<p class="BLANK"></p>
<p>Note:When a ULPI/UTMI PHY associated with the controller (Host or device) does not support the LPM sleep feature clock gating, it is recommended to keep the HIRD_Thres[12] bit in disabled state (= 1'b0). This ensures the ULPI wrapper is in enabled mode and detects any wakeup events.</p>
<ul><li>EnBESL = 1'b0: The core puts the PHY into deep low power mode in L1 (by core asserting L1SuspendM) when HIRD value is greater than or equal to the value defined in this field HIRD_Thres[3:0] and HIRD_Thres[4] is set to 1b1.</li><li>EnBESL = 1'b1: The core puts the PHY into deep low power mode in L1 (by core asserting L1SuspendM) when BESL value is greater than or equal to the value defined in this field BESL_Thres[3:0] and BESL_Thres [4] is set to 1'b1.</li><li>DCTL.DeepSleepBESLReject = 1'b1: In device initiated resume, the core expects the Host to resume service to the device within the BESL value corresponding to L1 exit time specified in HIRD_Thres[3:0]. The Device sends a NYET response when the received HIRD in LPM token is greater than HIRD threshold.</li></ul><p>Host Mode:The core puts the PHY into deep low power mode in L1 (by core asserting L1SuspendM) when HIRD_Thres[4] is set to 1'b1. HIRD_Thres[3:0] specifies the time for which resume signaling is to be reflected by host (TL1HubDrvResume2) on the USB bus when it detects device initiated resume.</p>
<p class="BLANK"></p>
<p>To differentiate between Deep Sleep and Shallow Sleep, HIRD greater than or equal to HIRD threshold comparison is done. For differentiating between NYET or ACK response for LPM token HIRD greater than HIRD Threshold comparison is used.</p>
<ul><li>When EnBESL = 1'b0, HIRD_Thres must not be programmed with a value greater than 4'b1100 in host mode since this exceeds maximum TL1HubDrvResume2.</li><li>When EnBESL = 1'b1, HIRD_Thres must not be programmed with a value greater than 4'b0110 in host mode since this exceeds maximum TL1HubDrvResume2.</li></ul><p>For additional details, see the "Additional Details on GLPMCFG.HIRD_Thres Register Field" section in the databook.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_7"></a>7</p>
</td>
<td>EnblSlpM</td>
<td>R/W</td>
<td><p>Enable utmi_sleep_n (EnblSlpM)</p>
<p class="BLANK"></p>
<p>Mode:Host and Device</p>
<p class="BLANK"></p>
<p>For ULPI interface: The application uses this bit to control the utmi_sleep_n assertion to the PHY when in L1 state. For the host, this bit is valid only in Local Device mode.</p>
<ul><li>1'b0: utmi_sleep_n assertion from the core is not transferred to the external PHY.</li><li>1'b1: utmi_sleep_n assertion from the core is transferred to the external PHY.</li></ul><p>Note:</p>
<ul><li>When a ULPI interface is configured, enabling this bit results in a write to Bit 7 of the ULPI Function Control register. The Synopsys ULPI PHY supports writing to this bit, and in the L1 state asserts SleepM when utmi_l1_suspend_n cannot be asserted.</li><li>When a ULPI/UTMI PHY associated with the controller (Host or device) does not support the LPM sleep feature clock gating, it is recommended to keep the EnblSlpM bit in disabled state (= 1'b0). This ensures the ULPI wrapper is in enabled mode and detects any wakeup events.</li></ul><p>For all other interfaces: The application uses this bit to control utmi_sleep_n assertion to the PHY in the L1 state. For the host, this bit is valid only in Local Device mode.</p>
<ul><li>1'b0: utmi_sleep_n assertion from the core is not transferred to the external PHY.</li><li>1'b1: utmi_sleep_n assertion from the core is transferred to the external PHY when utmi_l1_suspend_n cannot be asserted.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): utmi_sleep_n assertion from the core is not transferred to the external PHY</li><li>0x1 (ENABLED): utmi_sleep_n assertion from the core is transferred to the external PHY when utmi_l1_suspend_n cannot be asserted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_6"></a>6</p>
</td>
<td>bRemoteWake</td>
<td>OTG_MODE!=3 &amp; OTG_MODE!=4 ? R/W : R</td>
<td><p>RemoteWakeEnable (bRemoteWake)</p>
<p class="BLANK"></p>
<p>Mode:Host and Device</p>
<p class="BLANK"></p>
<p>Host Mode: The value of remote wake up to be sent in wIndex field of LPM transaction.</p>
<p class="BLANK"></p>
<p>Device Mode: This field is read only. It is updated with the Received LPM Token bRemoteWake bmAttribute when an ACK/NYET/STALL response is sent to an LPM transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Remote Wakeup is disabled</li><li>0x1 (ENABLED): In Host or device mode, this field takes the value of remote wake up</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_5_2"></a>5:2</p>
</td>
<td>HIRD</td>
<td>OTG_MODE!=3 &amp; OTG_MODE!=4 ? R/W : R</td>
<td><p>Host-Initiated Resume Duration (HIRD)</p>
<p class="BLANK"></p>
<p>EnBESL = 1'b0</p>
<p class="BLANK"></p>
<p>Host Initiated Resume Duration.</p>
<ul><li>Host Mode: The value of HIRD to be sent in an LPM transaction. This value is also used to initiate resume for a duration TL1HubDrvResume1 for host-initiated resume.</li><li>Device Mode: This field is read only and is updated with the Received LPM Token HIRD bmAttribute when an ACK/NYET/STALL response is sent to an LPM transaction.</li></ul><p>If HIRD[3:0],</p>
<ul><li>4'b0000, THIRD(us) = 50</li><li>4'b0001, THIRD(us) = 125</li><li>4'b0010, THIRD(us) = 200</li><li>4'b0011, THIRD(us) = 275</li><li>4'b0100, THIRD(us) = 350</li><li>4'b0101, THIRD(us) = 425</li><li>4'b0110, THIRD(us) = 500</li><li>4'b0111, THIRD(us) = 575</li><li>4'b1000, THIRD(us) = 650</li><li>4'b1001, THIRD(us) = 725</li><li>4'b1010, THIRD(us) = 800</li><li>4'b1011, THIRD(us) = 875</li><li>4'b1100, THIRD(us) = 950</li><li>4'b1101, THIRD(us) = 1025</li><li>4'b1110, THIRD(us) = 1100</li><li>4'b1111, THIRD(us) = 1175</li></ul><p>EnBESL = 1'b1</p>
<p class="BLANK"></p>
<p>Best Effort Service Latency (BESL).</p>
<ul><li>Host Mode: The value of BESL to be sent in an LPM transaction. This value is also used to initiate resume for a duration TL1HubDrvResume1 for host-initiated resume.</li><li>Device Mode: This field is updated with the Received LPM Token BESL bmAttribute when an ACK/NYET/STALL response is sent to an LPM transaction.</li></ul><p>If BESL[3:0],</p>
<ul><li>4'b0000, TBESL(us) = 125</li><li>4'b0001, TBESL(us) = 150</li><li>4'b0010, TBESL(us) = 200</li><li>4'b0011, TBESL(us) = 300</li><li>4'b0100, TBESL(us) = 400</li><li>4'b0101, TBESL(us) = 500</li><li>4'b0110, TBESL(us) = 1000</li><li>4'b0111, TBESL(us) = 2000</li><li>4'b1000, TBESL(us) = 3000</li><li>4'b1001, TBESL(us) = 4000</li><li>4'b1010, TBESL(us) = 5000</li><li>4'b1011, TBESL(us) = 6000</li><li>4'b1100, TBESL(us) = 7000</li><li>4'b1101, TBESL(us) = 8000</li><li>4'b1110, TBESL(us) = 9000</li><li>4'b1111, TBESL(us) = 10000</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_1"></a>1</p>
</td>
<td>AppL1Res</td>
<td>R/W</td>
<td><p>Mode: Device only</p>
<p class="BLANK"></p>
<p>LPM response programmed by application (AppL1Res)</p>
<p class="BLANK"></p>
<p>Handshake response to LPM token pre-programmed by device application software. The response depends on GLPMCFG.LPMCap.
If GLPMCFG.LPMCap is 1'b0, the core operates as a non-LPM-capable Device and does not respond to any LPM transactions.
If GLPMCFG.LPMCap is 1'b1, the core responds as follows:</p>
<ul><li>1: ACK<p class="BLANK"></p>
Even though an ACK is pre-programmed, the core responds with an ACK only on a successful LPM transaction. The LPM transaction is successful if:<ul><li>There are no PID/CRC5 errors in both the EXT token and the LPM token (else ERROR)</li><li>A valid bLinkState = 0001B (L1) is received in the LPM transaction (else STALL)</li><li>No data is pending in the Transmit queue (else NYET)</li></ul></li><li>0: NYET<p class="BLANK"></p>
The pre-programmed software bit is overridden for response to LPM token when:<ul><li>The received bLinkState is not L1 (STALL response)</li><li>An error is detected in either of the LPM token packets due to corruption (ERROR response).</li></ul></li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NYET_RESP): The core responds with a NYET when an error is detected in either of the LPM token packets due to corruption</li><li>0x1 (ACK_RESP): The core responds with an ACK only on a successful LPM transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GLPMCFG_F_0"></a>0</p>
</td>
<td>LPMCap</td>
<td>R/W</td>
<td><p>LPM-Capable (LPMCap)</p>
<p class="BLANK"></p>
<p>The application uses this bit to control the controller LPM capabilities. If the core operates as a non-LPM-capable host, it cannot request the connected device/hub to activate LPM mode.
If the core operates as a non-LPM-capable device, it cannot respond to any LPM transactions.
If GLPMCFG.LPMCap is 1'b0, the software must not set any of the remaining fields in the GLPMCFG register and these fields must hold their Reset values.</p>
<ul><li>1'b0: LPM capability is not enabled.</li><li>1'b1: LPM capability is enabled.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): LPM capability is not enabled</li><li>0x1 (ENABLED): LPM capability is enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG"></a>GDFIFOCFG</p>
<ul><li>Name:Global DFIFO Configuration Register</li><li>Description:Register to configure the DFIFOs for the controller.</li><li>Size:32 bits</li><li>Offset:0x5c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG_F_15_0">15:0</a></td>
</tr>
<tr><td>EPInfoBaseAddr</td>
<td>GDFIFOCfg</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG"></a><p class="title">Table�19.�Fields for Register: GDFIFOCFG</p>
<table summary="Fields for Register: GDFIFOCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG_F_31_16"></a>31:16</p>
</td>
<td>EPInfoBaseAddr</td>
<td>R/W</td>
<td><p>This field provides the start address of the EP info controller.</p>
<p class="BLANK"></p>
<p>The EP info controller manages the stored values in the last few locations of the SPRAM as listed below.</p>
<p class="BLANK"></p>
<p></p>
<ul><li>Host Buffer DMA mode: One location per channel is used in SPRAM to store the HCDMAn value.</li><li>Host Scatter/Gather DMA mode: Four locations per channel are used in SPRAM to store the Base Descriptor address, Current Descriptor address, Current Buffer Pointer, and the Status Quadlet.</li><li>Device Buffer DMA mode: One location per endpoint direction is used in SPRAM to store the DIEPDMA and DOEPDMA value.</li><li>Device Scatter/Gather DMA mode: Four locations per endpoint direction are used in SPRAM to store the Base Descriptor address, Current Descriptor address, Current Buffer Pointer and the Status Quadlet.</li></ul><p></p>
<p>Value After Reset:0x10d8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_GDFIFOCFG_F_15_0"></a>15:0</p>
</td>
<td>GDFIFOCfg</td>
<td>R/W</td>
<td><p>GDFIFOCfg</p>
<p class="BLANK"></p>
<p>This field is for dynamic programming of the DFIFO Size. This value takes effect only when the application programs a non zero value to this register. The value programmed must conform to the guidelines described in 'FIFO RAM Allocation'. The core does not have any corrective logic if the FIFO sizes are programmed incorrectly.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ"></a>HPTXFSIZ</p>
<ul><li>Name:Host Periodic Transmit FIFO Size Register</li><li>Description:This register holds the size and the memory start address of the Periodic TxFIFO.<p class="BLANK"></p>
Note:Read the reset value of this register only after the following conditions:<ul><li>If IDDIG_FILTER is disabled, read only after PHY clock is stable.</li><li>If IDDIG_FILTER is enabled, read only after the filter timer expires.</li></ul></li><li>Size:32 bits</li><li>Offset:0x100</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_13_0">13:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>PTxFSize</td>
<td>Rsvd</td>
<td>PTxFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ"></a><p class="title">Table�20.�Fields for Register: HPTXFSIZ</p>
<table summary="Fields for Register: HPTXFSIZ" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_28_16"></a>28:16</p>
</td>
<td>PTxFSize</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>Host Periodic TxFIFO Depth (PTxFSize)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest Host Mode Periodic Tx Data FIFO Depth.</p>
<ul><li>If Enable Dynamic FIFO Sizing? was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value.</li><li>If Enable Dynamic FIFO Sizing? was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p>Programmed values must not exceed the power-on value set in coreConsultant.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_15_14"></a>15:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXFSIZ_F_13_0"></a>13:0</p>
</td>
<td>PTxFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>Host Periodic TxFIFO Start Address (PTxFStAddr)</p>
<p class="BLANK"></p>
<p>The power-on reset value of this register is the sum of the Largest Rx Data FIFO Depth and Largest Non-periodic Tx Data FIFO Depth.These parameters are:</p>
<p class="BLANK"></p>
<p>In shared FIFO operation:</p>
<ul><li>OTG_RX_DFIFO_DEPTH + OTG_TX_NPERIO_DFIFO_DEPTH</li></ul><p></p>
<p class="BLANK"></p>
<p>In dedicated FIFO mode:</p>
<ul><li>OTG_RX_DFIFO_DEPTH + OTG_TX_HNPERIO_DFIFO_DEPTH If Enable Dynamic FIFO Sizing? was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value. If Enable Dynamic FIFO Sizing? was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p></p>
<p class="BLANK"></p>
<p>Programmed values must not exceed the power-on value set in coreConsultant.</p>
<p>Value After Reset:0x2200</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1"></a>DIEPTXF1</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO 1 Size Register</li><li>Description:This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address.</li><li>Size:32 bits</li><li>Offset:0x104</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTXF1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_13_0">13:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPnTxFDep</td>
<td>Rsvd</td>
<td>INEPnTxFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTXF1"></a><p class="title">Table�21.�Fields for Register: DIEPTXF1</p>
<table summary="Fields for Register: DIEPTXF1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_28_16"></a>28:16</p>
</td>
<td>INEPnTxFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint TxFIFO Depth (INEPnTxFDep)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest IN Endpoint FIFO number Depth (parameter OTG_TX_DINEP_DFIFO_DEPTH_i) set during coreConsultant configuration, where i is the FIFO number this register corresponds to.</p>
<ul><li>If "Enable Dynamic FIFO Sizing?" was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value.</li><li>If "Enable Dynamic FIFO Sizing?" was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p>Programmed values must not exceed the power-on value.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_15_14"></a>15:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF1_F_13_0"></a>13:0</p>
</td>
<td>INEPnTxFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint FIFOn Transmit RAM Start Address (INEPnTxFStAddr)</p>
<p class="BLANK"></p>
<p>This field contains the memory start address for the IN endpoint Transmit FIFO that this register corresponds to.
The power-on reset value of this register is calculated according to the following formula: OTG_RX_DFIFO_DEPTH + SUM of OTG_TX_DINEP_DFIFO_DEPTH_'n', where n = 0 to (FIFO number-1).
For example,
Start address of INEP FIFO 1 (DIEPTXF1) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0, start address of INEP FIFO 2 (DIEPTXF2) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0 + OTG_TX_DINEP_DFIFO_DEPTH_1, and so on.
If at POR the calculated value (C) exceeds 65535, then the Reset value becomes Reset Value(A) = (C-65536).</p>
<ul><li>If Enable Dynamic FIFO Sizing is deselected in coreConsultant (OTG_DFIFO_DYNAMIC = 0), this field is read-only and read value is the power-on reset value.</li><li>If Enable Dynamic FIFO Sizing is selected in coreConsultant (OTG_DFIFO_DYNAMIC = 1), and you have calculated or programmed a new value for RxFIFO depth or TX FIFO depths, you can program their values according to the above formula. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>Value After Reset:0x2200</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2"></a>DIEPTXF2</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO 2 Size Register</li><li>Description:This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address.</li><li>Size:32 bits</li><li>Offset:0x108</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTXF2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_13_0">13:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPnTxFDep</td>
<td>Rsvd</td>
<td>INEPnTxFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTXF2"></a><p class="title">Table�22.�Fields for Register: DIEPTXF2</p>
<table summary="Fields for Register: DIEPTXF2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_28_16"></a>28:16</p>
</td>
<td>INEPnTxFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint TxFIFO Depth (INEPnTxFDep)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest IN Endpoint FIFO number Depth (parameter OTG_TX_DINEP_DFIFO_DEPTH_i) set during coreConsultant configuration, where i is the FIFO number this register corresponds to.</p>
<ul><li>If "Enable Dynamic FIFO Sizing?" was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value.</li><li>If "Enable Dynamic FIFO Sizing?" was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p>Programmed values must not exceed the power-on value.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_15_14"></a>15:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF2_F_13_0"></a>13:0</p>
</td>
<td>INEPnTxFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint FIFOn Transmit RAM Start Address (INEPnTxFStAddr)</p>
<p class="BLANK"></p>
<p>This field contains the memory start address for the IN endpoint Transmit FIFO that this register corresponds to.
The power-on reset value of this register is calculated according to the following formula: OTG_RX_DFIFO_DEPTH + SUM of OTG_TX_DINEP_DFIFO_DEPTH_'n', where n = 0 to (FIFO number-1).
For example,
Start address of INEP FIFO 1 (DIEPTXF1) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0, start address of INEP FIFO 2 (DIEPTXF2) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0 + OTG_TX_DINEP_DFIFO_DEPTH_1, and so on.
If at POR the calculated value (C) exceeds 65535, then the Reset value becomes Reset Value(A) = (C-65536).</p>
<ul><li>If Enable Dynamic FIFO Sizing is deselected in coreConsultant (OTG_DFIFO_DYNAMIC = 0), this field is read-only and read value is the power-on reset value.</li><li>If Enable Dynamic FIFO Sizing is selected in coreConsultant (OTG_DFIFO_DYNAMIC = 1), and you have calculated or programmed a new value for RxFIFO depth or TX FIFO depths, you can program their values according to the above formula. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>Value After Reset:0x3300</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3"></a>DIEPTXF3</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO 3 Size Register</li><li>Description:This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address.</li><li>Size:32 bits</li><li>Offset:0x10c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTXF3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_14_0">14:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPnTxFDep</td>
<td>Rsvd</td>
<td>INEPnTxFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTXF3"></a><p class="title">Table�23.�Fields for Register: DIEPTXF3</p>
<table summary="Fields for Register: DIEPTXF3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_28_16"></a>28:16</p>
</td>
<td>INEPnTxFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint TxFIFO Depth (INEPnTxFDep)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest IN Endpoint FIFO number Depth (parameter OTG_TX_DINEP_DFIFO_DEPTH_i) set during coreConsultant configuration, where i is the FIFO number this register corresponds to.</p>
<ul><li>If "Enable Dynamic FIFO Sizing?" was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value.</li><li>If "Enable Dynamic FIFO Sizing?" was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p>Programmed values must not exceed the power-on value.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_15"></a>15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF3_F_14_0"></a>14:0</p>
</td>
<td>INEPnTxFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint FIFOn Transmit RAM Start Address (INEPnTxFStAddr)</p>
<p class="BLANK"></p>
<p>This field contains the memory start address for the IN endpoint Transmit FIFO that this register corresponds to.
The power-on reset value of this register is calculated according to the following formula: OTG_RX_DFIFO_DEPTH + SUM of OTG_TX_DINEP_DFIFO_DEPTH_'n', where n = 0 to (FIFO number-1).
For example,
Start address of INEP FIFO 1 (DIEPTXF1) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0, start address of INEP FIFO 2 (DIEPTXF2) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0 + OTG_TX_DINEP_DFIFO_DEPTH_1, and so on.
If at POR the calculated value (C) exceeds 65535, then the Reset value becomes Reset Value(A) = (C-65536).</p>
<ul><li>If Enable Dynamic FIFO Sizing is deselected in coreConsultant (OTG_DFIFO_DYNAMIC = 0), this field is read-only and read value is the power-on reset value.</li><li>If Enable Dynamic FIFO Sizing is selected in coreConsultant (OTG_DFIFO_DYNAMIC = 1), and you have calculated or programmed a new value for RxFIFO depth or TX FIFO depths, you can program their values according to the above formula. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>Value After Reset:0x4400</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4"></a>DIEPTXF4</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO 4 Size Register</li><li>Description:This register is valid only in dedicated FIFO mode (OTG_EN_DED_TX_FIFO=1). It holds the size and memory start address of IN endpoint TxFIFOs implemented in Device mode. Each FIFO holds the data for one IN endpoint. This register is repeated for instantiated IN endpoint FIFOs 1 to 15. For IN endpoint FIFO 0, use GNPTXFSIZ register for programming the size and memory start address.</li><li>Size:32 bits</li><li>Offset:0x110</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTXF4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_31_29">31:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_28_16">28:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_14_0">14:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPnTxFDep</td>
<td>Rsvd</td>
<td>INEPnTxFStAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTXF4"></a><p class="title">Table�24.�Fields for Register: DIEPTXF4</p>
<table summary="Fields for Register: DIEPTXF4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_31_29"></a>31:29</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_28_16"></a>28:16</p>
</td>
<td>INEPnTxFDep</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint TxFIFO Depth (INEPnTxFDep)</p>
<p class="BLANK"></p>
<p>This value is in terms of 32-bit words.</p>
<ul><li>Minimum value is 16</li><li>Maximum value is 32,768</li></ul><p>The power-on reset value of this register is specified as the Largest IN Endpoint FIFO number Depth (parameter OTG_TX_DINEP_DFIFO_DEPTH_i) set during coreConsultant configuration, where i is the FIFO number this register corresponds to.</p>
<ul><li>If "Enable Dynamic FIFO Sizing?" was deselected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 0), these flops are optimized, and reads return the power-on value.</li><li>If "Enable Dynamic FIFO Sizing?" was selected in coreConsultant (parameter OTG_DFIFO_DYNAMIC = 1), you can write a new value in this field.</li></ul><p>Programmed values must not exceed the power-on value.</p>
<p>Value After Reset:0x1100</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_15"></a>15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTXF4_F_14_0"></a>14:0</p>
</td>
<td>INEPnTxFStAddr</td>
<td>OTG_DFIFO_DYNAMIC == 1 ? R/W : R</td>
<td><p>IN Endpoint FIFOn Transmit RAM Start Address (INEPnTxFStAddr)</p>
<p class="BLANK"></p>
<p>This field contains the memory start address for the IN endpoint Transmit FIFO that this register corresponds to.
The power-on reset value of this register is calculated according to the following formula: OTG_RX_DFIFO_DEPTH + SUM of OTG_TX_DINEP_DFIFO_DEPTH_'n', where n = 0 to (FIFO number-1).
For example,
Start address of INEP FIFO 1 (DIEPTXF1) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0, start address of INEP FIFO 2 (DIEPTXF2) is OTG_RX_DFIFO_DEPTH + OTG_TX_DINEP_DFIFO_DEPTH_0 + OTG_TX_DINEP_DFIFO_DEPTH_1, and so on.
If at POR the calculated value (C) exceeds 65535, then the Reset value becomes Reset Value(A) = (C-65536).</p>
<ul><li>If Enable Dynamic FIFO Sizing is deselected in coreConsultant (OTG_DFIFO_DYNAMIC = 0), this field is read-only and read value is the power-on reset value.</li><li>If Enable Dynamic FIFO Sizing is selected in coreConsultant (OTG_DFIFO_DYNAMIC = 1), and you have calculated or programmed a new value for RxFIFO depth or TX FIFO depths, you can program their values according to the above formula. Programmed values must not exceed the power-on value set in coreConsultant.</li></ul><p>Value After Reset:0x5500</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG"></a>HCFG</p>
<ul><li>Name:Host Configuration Register</li><li>Description:This register is used to configure the controller in Host mode.</li><li>Size:32 bits</li><li>Offset:0x400</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_30_27">30:27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_25_24">25:24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_22_17">22:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_15_8">15:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_6_3">6:3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_1_0">1:0</a></td>
</tr>
<tr><td>ModeChTimEn</td>
<td>Rsvd</td>
<td>PerSchedEna</td>
<td>FrListEn</td>
<td>DescDMA</td>
<td>Rsvd</td>
<td>dis_tx_ipgap_dly_check</td>
<td>ResValid</td>
<td>Ena32KHzS</td>
<td>Rsvd</td>
<td>FSLSSupp</td>
<td>FSLSPclkSel</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCFG"></a><p class="title">Table�25.�Fields for Register: HCFG</p>
<table summary="Fields for Register: HCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_31"></a>31</p>
</td>
<td>ModeChTimEn</td>
<td>R/W</td>
<td><p>Mode Change Ready Timer Enable (ModeChTimEn)</p>
<p class="BLANK"></p>
<p>This bit is used to enable/disable the Host core to wait 200 PHY clock cycles at the end of Resume to change the opmode signal to the PHY to 00
after Suspend or LPM.</p>
<ul><li>1'b0 : The Host core waits for either 200 PHY clock cycles or a linestate of SE0 at the end of resume to the change the opmode from 2'b10 to 2'b00</li><li>1'b1 : The Host core waits only for a linestate of SE0 at the end of resume to change the opmode from 2'b10 to 2'b00.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENABLED):</li></ul><p>The Host core waits for either 200 PHY clock cycles or a linestate of SE0 at the end of resume to change the opmode from 0x2 to 0x0</p>
<p class="BLANK"></p>
<ul><li>0x1 (DISABLED):</li></ul><p>The Host core waits only for a linestate of SE0 at the end of resume to change the opmode from 0x2 to 0x0</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_30_27"></a>30:27</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_26"></a>26</p>
</td>
<td>PerSchedEna</td>
<td>R/W</td>
<td><p>Enable Periodic Scheduling (PerSchedEna):</p>
<p class="BLANK"></p>
<p>Applicable in host DDMA mode only.
Enables periodic scheduling within the core. Initially, the bit is reset.
The core does not process any periodic channels.</p>
<p class="BLANK"></p>
<p>As soon as this bit is set,
the core gets ready to start scheduling periodic channels and
sets HCFG.PerSchedStat. The setting of HCFG.PerSchedStat indicates the core
has enabled periodic scheduling. Once HCFG.PerSchedEna is set,
the application is not supposed to again reset the bit unless HCFG.PerSchedStat
is set.</p>
<p class="BLANK"></p>
<p>As soon as this bit is reset, the core gets ready to
stop scheduling periodic channels and resets HCFG.PerSchedStat.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables periodic scheduling within the core</li><li>0x1 (ENABLED): Enables periodic scheduling within the core</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_25_24"></a>25:24</p>
</td>
<td>FrListEn</td>
<td>R/W</td>
<td><p>Frame List Entries(FrListEn)</p>
<p class="BLANK"></p>
<p>The value in the register specifies the number of entries in the Frame list.
This field is valid only in Scatter/Gather DMA mode.</p>
<ul><li>2'b00: 8 Entries</li><li>2'b01: 16 Entries</li><li>2'b10: 32 Entries</li><li>2'b11: 64 Entries</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENTRY8): 8 Entries</li><li>0x1 (ENTRY16): 16 Entries</li><li>0x2 (ENTRY32): 32 Entries</li><li>0x3 (ENTRY63): 64 Entries</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_23"></a>23</p>
</td>
<td>DescDMA</td>
<td>R/W</td>
<td><p>Enable Scatter/gather DMA in Host mode (DescDMA)</p>
<p class="BLANK"></p>
<p>When the Scatter/Gather DMA option selected during configuration of the RTL, the application can set this bit during initialization
to enable the Scatter/Gather DMA operation.</p>
<p class="BLANK"></p>
<p>Note: This bit must be modified only once after a reset.</p>
<p class="BLANK"></p>
<p>The following combinations are available for programming:</p>
<ul><li>GAHBCFG.DMAEn=0,HCFG.DescDMA=0 =&gt; Completer mode</li><li>GAHBCFG.DMAEn=0,HCFG.DescDMA=1 =&gt; Invalid</li><li>GAHBCFG.DMAEn=1,HCFG.DescDMA=0 =&gt; Buffered DMA mode</li><li>GAHBCFG.DMAEn=1,HCFG.DescDMA=1 =&gt; Scatter/Gather DMA mode</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Scatter/Gather DMA in Host mode is disabled</li><li>0x1 (ENABLED): Scatter/Gather DMA selected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_22_17"></a>22:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_16"></a>16</p>
</td>
<td>dis_tx_ipgap_dly_check</td>
<td>R/W</td>
<td><p>Disable Linestate check for Token to Token/Data interpacket gap delay calculation (dis_tx_ipgap_dly_check)</p>
<p class="BLANK"></p>
<p>Applicable only in HS mode of operation.
When enabled, the controller implements counter based logic to detect
the end of token transmission, otherwise controller monitors the linestate
for end of token transmission,to start the Token to Token and Token to Data
interpacket delay counter.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): Enable Linestate check</li><li>0x1 (ENABLE): Disable Linestate check</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_15_8"></a>15:8</p>
</td>
<td>ResValid</td>
<td>R/W</td>
<td><p>Resume Validation Period (ResValid)</p>
<p class="BLANK"></p>
<p>This field is effective only when HCFG.Ena32KHzS is set.
It controls the resume period when the core resumes from suspend.
The core counts for 'ResValid' number of clock cycles to detect a
valid resume when this is set.</p>
<p>Value After Reset:0x2</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_7"></a>7</p>
</td>
<td>Ena32KHzS</td>
<td>R/W</td>
<td><p>Enable 32 KHz Suspend mode (Ena32KHzS)</p>
<p class="BLANK"></p>
<p>This bit can be set only in FS PHY interface is selected.
Else, this bit needs to be set to zero.
When FS PHY interface is chosen and this bit is set,
the core expects that the PHY clock during Suspend is switched
from 48 MHz to 32 KHz.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): 32 KHz Suspend mode disabled</li><li>0x1 (ENABLED): 32 KHz Suspend mode enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_6_3"></a>6:3</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_2"></a>2</p>
</td>
<td>FSLSSupp</td>
<td>R/W</td>
<td><p>FS- and LS-Only Support (FSLSSupp)</p>
<p class="BLANK"></p>
<p>The application uses this bit to control the core's enumeration speed. Using this bit, the application can make the core
enumerate as a FS host, even If the connected device supports HS traffic. Do not make changes to this field after initial
programming.</p>
<ul><li>1'b0: HS/FS/LS, based on the maximum speed supported by the connected device</li><li>1'b1: FS/LS-only, even If the connected device can support HS</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HSFSLS):</li></ul><p>HS/FS/LS, based on the maximum speed supported by the connected device</p>
<p class="BLANK"></p>
<ul><li>0x1 (FSLS):</li></ul><p>FS/LS-only, even if the connected device can support HS</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCFG_F_1_0"></a>1:0</p>
</td>
<td>FSLSPclkSel</td>
<td>R/W</td>
<td><p>FS/LS PHY Clock Select (FSLSPclkSel)</p>
<p class="BLANK"></p>
<p>When the core is in FS Host mode</p>
<ul><li>2'b00: PHY clock is running at 30/60 MHz</li><li>2'b01: PHY clock is running at 48 MHz</li><li>Others: Reserved</li></ul><p>When the core is in LS Host mode</p>
<ul><li>2'b00: PHY clock is running at 30/60 MHz. When the UTMI+/ULPI PHY Low Power mode is not selected, use 30/60 MHz.</li><li>2'b01: PHY clock is running at 48 MHz. When the UTMI+ PHY Low Power mode is selected, use 48MHz If the PHY supplies a 48 MHz clock during LS mode.</li><li>2'b10: PHY clock is running at 6 MHz. In USB 1.1 FS mode, use 6 MHz when the UTMI+ PHY Low Power mode is selected and the PHY supplies a 6 MHz clock during LS mode. If you select a 6 MHz clock during LS mode, you must do a soft reset.</li><li>2'b11: Reserved</li></ul><p>Notes:</p>
<ul><li>When Core in FS mode, the internal and external clocks have the same frequency.</li><li>When Core in LS mode,<ul><li>If FSLSPclkSel = 2'b00: Internal and external clocks have the same frequency</li><li>If FSLSPclkSel = 2'b10: Internal clock is the divided by eight version of external 48 MHz clock</li></ul></li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CLK3060): PHY clock is running at 30/60 MHz</li><li>0x1 (CLK48): PHY clock is running at 48 MHz</li><li>0x2 (CLK6): PHY clock is running at 6 MHz</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR"></a>HFIR</p>
<ul><li>Name:Host Frame Interval Register</li><li>Description:This register is used to control the interval between two consecutive SOFs.</li><li>Size:32 bits</li><li>Offset:0x404</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HFIR"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_31_17">31:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>HFIRRldCtrl</td>
<td>FrInt</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HFIR"></a><p class="title">Table�26.�Fields for Register: HFIR</p>
<table summary="Fields for Register: HFIR" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_31_17"></a>31:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_16"></a>16</p>
</td>
<td>HFIRRldCtrl</td>
<td>R/W</td>
<td><p>Reload Control (HFIRRldCtrl)</p>
<p class="BLANK"></p>
<p>This bit allows dynamic reloading of the HFIR register during run time.</p>
<ul><li>1'b0 : The HFIR cannot be reloaded dynamically</li><li>1'b1: the HFIR can be dynamically reloaded during runtime.</li></ul><p>This bit needs to be programmed during initial configuration and its value must not be changed during runtime.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): The HFIR cannot be reloaded dynamically</li><li>0x1 (ENABLED):</li></ul><p>The HFIR can be dynamically reloaded during runtime</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFIR_F_15_0"></a>15:0</p>
</td>
<td>FrInt</td>
<td>R/W</td>
<td><p>Frame Interval (FrInt)</p>
<p class="BLANK"></p>
<p>The value that the application programs to this field specifies
the interval between two consecutive SOFs (FS) or micro-
SOFs (HS) or Keep-Alive tokens (HS). This field contains the
number of PHY clocks that constitute the required frame
interval. The Default value set in this field is for FS operation
when the PHY clock frequency is 60 MHz. The application can
write a value to this register only after the Port Enable bit of the
Host Port Control and Status register (HPRT.PrtEnaPort) has
been Set. If no value is programmed, the core calculates the
value based on the PHY clock specified in the FS/LS PHY
Clock Select field of the Host Configuration register
(HCFG.FSLSPclkSel). Do not change the value of this field
after the initial configuration.</p>
<ul><li>125 us * (PHY clock frequency for HS)</li><li>1 ms * (PHY clock frequency for FS/LS)</li></ul><p>Value After Reset:0xea60</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM"></a>HFNUM</p>
<ul><li>Name:Host Frame Number/Frame Time Remaining Register</li><li>Description:This register indicates the current frame number. It also indicates the time remaining (in terms of the number of PHY clocks) in the current (micro)frame.<p class="BLANK"></p>
Note:Read the reset value of this register only after the following conditions:<ul><li>If IDDIG_FILTER is disabled, read only when the PHY clock is stable.</li><li>If IDDIG_FILTER is enabled, read only after the filter timer expires.</li></ul></li><li>Size:32 bits</li><li>Offset:0x408</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HFNUM"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM_F_15_0">15:0</a></td>
</tr>
<tr><td>FrRem</td>
<td>FrNum</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HFNUM"></a><p class="title">Table�27.�Fields for Register: HFNUM</p>
<table summary="Fields for Register: HFNUM" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM_F_31_16"></a>31:16</p>
</td>
<td>FrRem</td>
<td>R</td>
<td><p>Frame Time Remaining (FrRem)</p>
<p class="BLANK"></p>
<p>Indicates the amount of time remaining in the current
microframe (HS) or Frame (FS/LS), in terms of PHY clocks. This
field decrements on each PHY clock. When it reaches zero, this
field is reloaded with the value in the Frame Interval register and
a new SOF is transmitted on the USB.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFNUM_F_15_0"></a>15:0</p>
</td>
<td>FrNum</td>
<td>R</td>
<td><p>Frame Number (FrNum)</p>
<p class="BLANK"></p>
<p>This field increments when a new SOF is transmitted on the
USB, and is reset to 0 when it reaches 16'h3FFF.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SOF is transmitted</li><li>0x1 (ACTIVE): SOF is transmitted</li></ul><p></p>
<p>Value After Reset:0x3fff</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS"></a>HPTXSTS</p>
<ul><li>Name:Host Periodic Transmit FIFO/Queue Status Register</li><li>Description:This register contains information about the Periodic Transmit Queue in the Host controller.</li><li>Size:32 bits</li><li>Offset:0x410</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HPTXSTS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_31_23">31:23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_22_16">22:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_15_0">15:0</a></td>
</tr>
<tr><td>PTxQTop</td>
<td>PTxQSpcAvail</td>
<td>PTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HPTXSTS"></a><p class="title">Table�28.�Fields for Register: HPTXSTS</p>
<table summary="Fields for Register: HPTXSTS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_31_23"></a>31:23</p>
</td>
<td>PTxQTop</td>
<td>R</td>
<td><p>Top of the Periodic Transmit Request Queue (PTxQTop)</p>
<p class="BLANK"></p>
<p>This indicates the Entry in the Periodic Tx Request Queue that is
currently being processed by the MAC.</p>
<p class="BLANK"></p>
<p>This register is used for debugging.</p>
<ul><li>Bit [31]: Odd/Even (micro)Frame<ul><li>1'b0: send in even (micro)Frame</li><li>1'b1: send in odd (micro)Frame</li></ul></li><li>Bits [30:27]: Channel/endpoint number</li><li>Bits [26:25]: Type<ul><li>2'b00: IN/OUT</li><li>2'b01: Zero-length packet</li><li>2'b10: CSPLIT</li><li>2'b11: Disable channel command</li></ul></li><li>Bit [24]: Last Periodic Entry for the selected periodic channel/endpoint</li><li>Bit [23]: Terminate (last Entry for the selected channel/endpoint)</li></ul><p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_22_16"></a>22:16</p>
</td>
<td>PTxQSpcAvail</td>
<td>R</td>
<td><p>Periodic Transmit Request Queue Space Available (PTxQSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the number of free locations available to be written in the Periodic Transmit Request Queue. This queue holds both IN and OUT requests.</p>
<ul><li>7'h0: Periodic Transmit Request Queue is full</li><li>7'h1: 1 location available</li><li>7'h2: 2 locations available</li><li>n: n locations available (0 &lt;= n &lt;= 16)</li><li>Others: Reserved</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (FULL): Periodic Transmit Request Queue is full</li><li>0x1 (FREE1): 1 location available</li><li>0x2 (FREE2): 2 locations available</li><li>0x3 (FREE3): 3 locations available</li><li>0x4 (FREE4): 4 locations available</li><li>0x5 (FREE5): 5 locations available</li><li>0x6 (FREE6): 6 locations available</li><li>0x7 (FREE7): 7 locations available</li><li>0x8 (FREE8): 8 locations available</li><li>0x9 (FREE9): 9 locations available</li><li>0xa (FREE10): 10 locations available</li><li>0xb (FREE11): 11 locations available</li><li>0xc (FREE12): 12 locations available</li><li>0xd (FREE13): 13 locations available</li><li>0xe (FREE14): 14 locations available</li><li>0xf (FREE15): 15 locations available</li></ul><p></p>
<p>Value After Reset:0x10</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPTXSTS_F_15_0"></a>15:0</p>
</td>
<td>PTxFSpcAvail</td>
<td>R</td>
<td><p>Periodic Transmit Data FIFO Space Available (PTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the number of free locations available to be written to in the Periodic TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words</p>
<ul><li>16'h0 : Periodic TxFIFO is full</li><li>16'h1 : 1 word available</li><li>16'h2 : 2 words available</li><li>16'hn : n words available (where 0 n 32,768)</li><li>16'h8000 : 32,768 words</li><li>Others : Reserved</li></ul><p>Value After Reset:0x1100</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT"></a>HAINT</p>
<ul><li>Name:Host All Channels Interrupt Register</li><li>Description:When a significant event occurs on a channel, the Host All Channels Interrupt register interrupts the application using the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt). This is shown in the "Interrupt Hierarchy" figure in the databook. There is one interrupt bit per channel, up to a maximum of 16 bits. Bits in this register are set and cleared when the application sets and clears bits in the corresponding Host Channel-n Interrupt register.</li><li>Size:32 bits</li><li>Offset:0x414</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HAINT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT_F_31_8">31:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>HAINT</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HAINT"></a><p class="title">Table�29.�Fields for Register: HAINT</p>
<table summary="Fields for Register: HAINT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT_F_31_8"></a>31:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINT_F_7_0"></a>7:0</p>
</td>
<td>HAINT</td>
<td>R</td>
<td><p>Channel Interrupt for channel no.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Not active</li><li>0x1 (ACTIVE): Host Channel Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK"></a>HAINTMSK</p>
<ul><li>Name:Host All Channels Interrupt Mask Register</li><li>Description:The Host All Channel Interrupt Mask register works with the Host All Channel Interrupt register to interrupt the application when an event occurs on a channel. There is one interrupt mask bit per channel, up to a maximum of 16 bits.</li><li>Size:32 bits</li><li>Offset:0x418</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HAINTMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK_F_31_8">31:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK_F_7_0">7:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>HAINTMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HAINTMSK"></a><p class="title">Table�30.�Fields for Register: HAINTMSK</p>
<table summary="Fields for Register: HAINTMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK_F_31_8"></a>31:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HAINTMSK_F_7_0"></a>7:0</p>
</td>
<td>HAINTMsk</td>
<td>R/W</td>
<td><p>Channel Interrupt Mask (HAINTMsk)
One bit per channel: Bit 0 for channel 0, bit 15 for channel 15</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Channel interrupt</li><li>0x1 (UNMASK): UnMask Channel interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFLBAddr"></a>HFLBAddr</p>
<ul><li>Name:Host Frame List Base Address Register</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented as flops. This register holds the starting address of the Frame list information.</li><li>Size:32 bits</li><li>Offset:0x41c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HFLBAddr"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HFLBAddr_F_31_0">31:0</a></td>
</tr>
<tr><td>HFLBAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HFLBAddr"></a><p class="title">Table�31.�Fields for Register: HFLBAddr</p>
<table summary="Fields for Register: HFLBAddr" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HFLBAddr_F_31_0"></a>31:0</p>
</td>
<td>HFLBAddr</td>
<td>R/W</td>
<td><p>The starting address of the Frame list.
This register is used only for Isochronous and Interrupt Channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT"></a>HPRT</p>
<ul><li>Name:Host Port Control and Status Register</li><li>Description:This register is available only in Host mode. Currently, the OTG Host supports only one port. A single register holds USB port-related information such as USB reset, enable, suspend, resume, connect status, and test mode for each port. It is shown in the "Interrupt Hierarchy" figure in the databook. The R_SS_WC bits in this register can trigger an interrupt to the application through the Host Port Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt). On a Port Interrupt, the application must read this register and clear the bit that caused the interrupt. For the R_SS_WC bits, the application must write a 1 to the bit to clear the interrupt.</li><li>Size:32 bits</li><li>Offset:0x440</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HPRT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_31_19">31:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_18_17">18:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_16_13">16:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_11_10">11:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>PrtSpd</td>
<td>PrtTstCtl</td>
<td>PrtPwr</td>
<td>PrtLnSts</td>
<td>Rsvd</td>
<td>PrtRst</td>
<td>PrtSusp</td>
<td>PrtRes</td>
<td>PrtOvrCurrChng</td>
<td>PrtOvrCurrAct</td>
<td>PrtEnChng</td>
<td>PrtEna</td>
<td>PrtConnDet</td>
<td>PrtConnSts</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HPRT"></a><p class="title">Table�32.�Fields for Register: HPRT</p>
<table summary="Fields for Register: HPRT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_31_19"></a>31:19</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_18_17"></a>18:17</p>
</td>
<td>PrtSpd</td>
<td>R</td>
<td><p>Port Speed (PrtSpd)</p>
<p class="BLANK"></p>
<p>Indicates the speed of the device attached to this port.</p>
<ul><li>2'b00: High speed</li><li>2'b01: Full speed</li><li>2'b10: Low speed</li><li>2'b11: Reserved</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HIGHSPD): High speed</li><li>0x1 (FULLSPD): Full speed</li><li>0x2 (LOWSPD): Low speed</li><li>0x3 (RESERVED): Reserved</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_16_13"></a>16:13</p>
</td>
<td>PrtTstCtl</td>
<td>R/W</td>
<td><p>Port Test Control (PrtTstCtl)</p>
<p class="BLANK"></p>
<p>The application writes a nonzero value to this field to put the port into a Test mode, and the corresponding pattern is signaled on the port.</p>
<ul><li>4'b0000: Test mode disabled</li><li>4'b0001: Test_J mode</li><li>4'b0010: Test_K mode</li><li>4'b0011: Test_SE0_NAK mode</li><li>4'b0100: Test_Packet mode</li><li>4'b0101: Test_Force_Enable</li><li>Others: Reserved</li></ul><p></p>
<p class="BLANK"></p>
<p>To move the DWC_otg controller to test mode, you must set this field. Complete the following steps to move the DWC_otg core to test mode:</p>
<ul><li>1. Power on the core.</li><li>2. Load the DWC_otg driver.</li><li>3. Connect an HS device and enumerate to HS mode.</li><li>4. Access the HPRT register to send test packets.</li><li>5. Remove the device and connect to fixture (OPT) port. The DWC_otg host core continues sending out test packets.</li><li>6. Test the eye diagram.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Test mode disabled</li><li>0x1 (TESTJ): Test_J mode</li><li>0x2 (TESTK): Test_K mode</li><li>0x3 (TESTSN): Test_SE0_NAK mode</li><li>0x4 (TESTPM): Test_Packet mode</li><li>0x5 (TESTFENB): Test_force_Enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_12"></a>12</p>
</td>
<td>PrtPwr</td>
<td>R/W</td>
<td><p>Port Power (PrtPwr)</p>
<p class="BLANK"></p>
<p>The application uses this field to control power to this port (write 1'b1 to set to 1'b1
and write 1'b0 to set to 1'b0), and the core can clear this bit on an over current
condition.</p>
<ul><li>1'b0: Power off</li><li>1'b1: Power on</li></ul><p></p>
<p class="BLANK"></p>
<p>Note:This bit is interface independent. The application needs to program this bit for all interfaces as described in the host programming flow in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OFF): Power off</li><li>0x1 (ON): Power on</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_11_10"></a>11:10</p>
</td>
<td>PrtLnSts</td>
<td>R</td>
<td><p>Port Line Status (PrtLnSts)</p>
<p class="BLANK"></p>
<p>Indicates the current logic level USB data lines</p>
<ul><li>Bit [10]: Logic level of D+</li><li>Bit [11]: Logic level of D-</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (PLUSD): Logic level of D+</li><li>0x2 (MINUSD): Logic level of D-</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_9"></a>9</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_8"></a>8</p>
</td>
<td>PrtRst</td>
<td>R/W</td>
<td><p>Port Reset (PrtRst)</p>
<p class="BLANK"></p>
<p>When the application sets this bit, a reset sequence is
started on this port. The application must time the reset
period and clear this bit after the reset sequence is
complete.</p>
<ul><li>1'b0: Port not in reset</li><li>1'b1: Port in reset</li></ul><p>The application must leave this bit set for at least a
minimum duration mentioned below to start a reset on the
port. The application can leave it set for another 10 ms in
addition to the required minimum duration, before clearing
the bit, even though there is no maximum limit Set by the
USB standard.This bit is cleared by the core even if there is
no device connected to the Host.</p>
<ul><li>High speed: 50 ms</li><li>Full speed/Low speed: 10 ms</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port not in reset</li><li>0x1 (ENABLED): Port in reset</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_7"></a>7</p>
</td>
<td>PrtSusp</td>
<td>R/W1S</td>
<td><p>Port Suspend (PrtSusp)</p>
<p class="BLANK"></p>
<p>The application sets this bit to put this port in Suspend
mode. The core only stops sending SOFs when this is Set.
To stop the PHY clock, the application must Set the Port
Clock Stop bit, which asserts the suspend input pin of the
PHY.</p>
<p class="BLANK"></p>
<p>The read value of this bit reflects the current suspend status
of the port. This bit is cleared by the core after a remote
wakeup signal is detected or the application sets the Port
Reset bit or Port Resume bit in this register or the
Resume/Remote Wakeup Detected Interrupt bit or
Disconnect Detected Interrupt bit in the Core Interrupt
register (GINTSTS.WkUpInt or GINTSTS.DisconnInt,
respectively).This bit is cleared by the core even if there is
no device connected to the Host.</p>
<ul><li>1'b0: Port not in Suspend mode</li><li>1'b1: Port in Suspend mode</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Port not in Suspend mode</li><li>0x1 (ACTIVE): Port in Suspend mode</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_6"></a>6</p>
</td>
<td>PrtRes</td>
<td>R/W</td>
<td><p>Port Resume (PrtRes)</p>
<p class="BLANK"></p>
<p>The application sets this bit to drive resume signaling on the
port. The core continues to drive the resume signal until the
application clears this bit.</p>
<p class="BLANK"></p>
<p>If the core detects a USB remote wakeup sequence, as
indicated by the Port Resume/Remote Wakeup Detected
Interrupt bit of the Core Interrupt register
(GINTSTS.WkUpInt), the core starts driving resume
signaling without application intervention and clears this bit
when it detects a disconnect condition. The read value of
this bit indicates whether the core is currently driving
resume signaling.</p>
<ul><li>1'b0: No resume driven</li><li>1'b1: Resume driven</li></ul><p>When LPM is enabled, In L1 state the behavior of this bit is as follows:
The application sets this bit to drive resume signaling on the port.
The core continues to drive the resume signal until a pre-determined time
specified in GLPMCFG.HIRD_Thres[3:0] field. If the core detects a USB remote
wakeup sequence, as indicated by the Port L1Resume/Remote L1Wakeup Detected
Interrupt bit of the Core Interrupt register (GINTSTS.L1WkUpInt),
the core starts driving resume signaling without application intervention
and clears this bit at the end of resume.This bit can be set by both core or application
and also cleared by core or application. This bit is cleared by the core even if there is
no device connected to the Host.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NORESUME): No resume driven</li><li>0x1 (RESUME): Resume driven</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_5"></a>5</p>
</td>
<td>PrtOvrCurrChng</td>
<td>R/W1C</td>
<td><p>Port Overcurrent Change (PrtOvrCurrChng)</p>
<p class="BLANK"></p>
<p>The core sets this bit when the status of the Port Overcurrent Active bit (bit 4) in this register changes.This bit can be set only by the core and the application must write 1 to clear it</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Status of port overcurrent status is not changed</li><li>0x1 (ACTIVE): Status of port overcurrent changed</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_4"></a>4</p>
</td>
<td>PrtOvrCurrAct</td>
<td>R</td>
<td><p>Port Overcurrent Active (PrtOvrCurrAct)</p>
<p class="BLANK"></p>
<p>Indicates the overcurrent condition of the port.</p>
<ul><li>1'b0: No overcurrent condition</li><li>1'b1: Overcurrent condition</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No overcurrent condition</li><li>0x1 (ACTIVE): Overcurrent condition</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_3"></a>3</p>
</td>
<td>PrtEnChng</td>
<td>R/W1C</td>
<td><p>Port Enable/Disable Change (PrtEnChng)</p>
<p class="BLANK"></p>
<p>The core sets this bit when the status of the Port Enable bit [2] of this register changes.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Port Enable bit 2 has not changed</li><li>0x1 (ACTIVE): Port Enable bit 2 changed</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_2"></a>2</p>
</td>
<td>PrtEna</td>
<td>R/W1C</td>
<td><p>Port Enable (PrtEna)</p>
<p class="BLANK"></p>
<p>A port is enabled only by the core after a reset sequence,
and is disabled by an overcurrent condition, a disconnect
condition, or by the application clearing this bit. The
application cannot Set this bit by a register write. It can only
clear it to disable the port by writing 1. This bit does not trigger any
interrupt to the application.</p>
<ul><li>1'b0: Port disabled</li><li>1'b1: Port enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Port disabled</li><li>0x1 (ENABLED): Port enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_1"></a>1</p>
</td>
<td>PrtConnDet</td>
<td>R/W1C</td>
<td><p>Port Connect Detected (PrtConnDet)</p>
<p class="BLANK"></p>
<p>The core sets this bit when a device connection is detected
to trigger an interrupt to the application using the Host Port
Interrupt bit of the Core Interrupt register (GINTSTS.PrtInt).This bit can be set only by the core and the application must write 1 to clear it.The application must write a 1 to this bit to clear the
interrupt.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ACTIVE): Device connection detected</li><li>0x0 (INACTIVE): No device connection detected</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HPRT_F_0"></a>0</p>
</td>
<td>PrtConnSts</td>
<td>R</td>
<td><p>Port Connect Status (PrtConnSts)</p>
<ul><li>0: No device is attached to the port.</li><li>1: A device is attached to the port.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTATTACHED): No device is attached to the port</li><li>0x1 (ATTACHED): A device is attached to the port</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0"></a>HCCHAR0</p>
<ul><li>Name:Host Channel Characteristics Register 0</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x500</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR0"></a><p class="title">Table�33.�Fields for Register: HCCHAR0</p>
<table summary="Fields for Register: HCCHAR0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR0_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0"></a>HCSPLT0</p>
<ul><li>Name:Host Channel Split Control Register 0</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x504</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT0"></a><p class="title">Table�34.�Fields for Register: HCSPLT0</p>
<table summary="Fields for Register: HCSPLT0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT0_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0"></a>HCINT0</p>
<ul><li>Name:Host Channel Interrupt Register 0</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x508</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT0"></a><p class="title">Table�35.�Fields for Register: HCINT0</p>
<table summary="Fields for Register: HCINT0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT0_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0"></a>HCINTMSK0</p>
<ul><li>Name:Host Channel Interrupt Mask Register 0</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x50c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK0"></a><p class="title">Table�36.�Fields for Register: HCINTMSK0</p>
<table summary="Fields for Register: HCINTMSK0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK0_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0"></a>HCTSIZ0</p>
<ul><li>Name:Host Channel Transfer Size Register 0</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x510</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ0"></a><p class="title">Table�37.�Fields for Register: HCTSIZ0</p>
<table summary="Fields for Register: HCTSIZ0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ0_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA0"></a>HCDMA0</p>
<ul><li>Name:Host Channel DMA Address Register 0</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x514</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA0_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA0"></a><p class="title">Table�38.�Fields for Register: HCDMA0</p>
<table summary="Fields for Register: HCDMA0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA0_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB0"></a>HCDMAB0</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 0</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x51c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB0_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB0"></a><p class="title">Table�39.�Fields for Register: HCDMAB0</p>
<table summary="Fields for Register: HCDMAB0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB0_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1"></a>HCCHAR1</p>
<ul><li>Name:Host Channel Characteristics Register 1</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x520</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR1"></a><p class="title">Table�40.�Fields for Register: HCCHAR1</p>
<table summary="Fields for Register: HCCHAR1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR1_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1"></a>HCSPLT1</p>
<ul><li>Name:Host Channel Split Control Register 1</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x524</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT1"></a><p class="title">Table�41.�Fields for Register: HCSPLT1</p>
<table summary="Fields for Register: HCSPLT1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT1_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1"></a>HCINT1</p>
<ul><li>Name:Host Channel Interrupt Register 1</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x528</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT1"></a><p class="title">Table�42.�Fields for Register: HCINT1</p>
<table summary="Fields for Register: HCINT1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT1_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1"></a>HCINTMSK1</p>
<ul><li>Name:Host Channel Interrupt Mask Register 1</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x52c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK1"></a><p class="title">Table�43.�Fields for Register: HCINTMSK1</p>
<table summary="Fields for Register: HCINTMSK1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK1_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1"></a>HCTSIZ1</p>
<ul><li>Name:Host Channel Transfer Size Register 1</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x530</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ1"></a><p class="title">Table�44.�Fields for Register: HCTSIZ1</p>
<table summary="Fields for Register: HCTSIZ1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ1_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA1"></a>HCDMA1</p>
<ul><li>Name:Host Channel DMA Address Register 1</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x534</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA1_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA1"></a><p class="title">Table�45.�Fields for Register: HCDMA1</p>
<table summary="Fields for Register: HCDMA1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA1_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB1"></a>HCDMAB1</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 1</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x53c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB1_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB1"></a><p class="title">Table�46.�Fields for Register: HCDMAB1</p>
<table summary="Fields for Register: HCDMAB1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB1_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2"></a>HCCHAR2</p>
<ul><li>Name:Host Channel Characteristics Register 2</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x540</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR2"></a><p class="title">Table�47.�Fields for Register: HCCHAR2</p>
<table summary="Fields for Register: HCCHAR2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR2_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2"></a>HCSPLT2</p>
<ul><li>Name:Host Channel Split Control Register 2</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x544</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT2"></a><p class="title">Table�48.�Fields for Register: HCSPLT2</p>
<table summary="Fields for Register: HCSPLT2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT2_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2"></a>HCINT2</p>
<ul><li>Name:Host Channel Interrupt Register 2</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x548</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT2"></a><p class="title">Table�49.�Fields for Register: HCINT2</p>
<table summary="Fields for Register: HCINT2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT2_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2"></a>HCINTMSK2</p>
<ul><li>Name:Host Channel Interrupt Mask Register 2</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x54c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK2"></a><p class="title">Table�50.�Fields for Register: HCINTMSK2</p>
<table summary="Fields for Register: HCINTMSK2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK2_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2"></a>HCTSIZ2</p>
<ul><li>Name:Host Channel Transfer Size Register 2</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x550</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ2"></a><p class="title">Table�51.�Fields for Register: HCTSIZ2</p>
<table summary="Fields for Register: HCTSIZ2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ2_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA2"></a>HCDMA2</p>
<ul><li>Name:Host Channel DMA Address Register 2</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x554</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA2_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA2"></a><p class="title">Table�52.�Fields for Register: HCDMA2</p>
<table summary="Fields for Register: HCDMA2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA2_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB2"></a>HCDMAB2</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 2</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x55c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB2_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB2"></a><p class="title">Table�53.�Fields for Register: HCDMAB2</p>
<table summary="Fields for Register: HCDMAB2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB2_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3"></a>HCCHAR3</p>
<ul><li>Name:Host Channel Characteristics Register 3</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x560</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR3"></a><p class="title">Table�54.�Fields for Register: HCCHAR3</p>
<table summary="Fields for Register: HCCHAR3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR3_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3"></a>HCSPLT3</p>
<ul><li>Name:Host Channel Split Control Register 3</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x564</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT3"></a><p class="title">Table�55.�Fields for Register: HCSPLT3</p>
<table summary="Fields for Register: HCSPLT3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT3_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3"></a>HCINT3</p>
<ul><li>Name:Host Channel Interrupt Register 3</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x568</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT3"></a><p class="title">Table�56.�Fields for Register: HCINT3</p>
<table summary="Fields for Register: HCINT3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT3_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3"></a>HCINTMSK3</p>
<ul><li>Name:Host Channel Interrupt Mask Register 3</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x56c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK3"></a><p class="title">Table�57.�Fields for Register: HCINTMSK3</p>
<table summary="Fields for Register: HCINTMSK3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK3_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3"></a>HCTSIZ3</p>
<ul><li>Name:Host Channel Transfer Size Register 3</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x570</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ3"></a><p class="title">Table�58.�Fields for Register: HCTSIZ3</p>
<table summary="Fields for Register: HCTSIZ3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ3_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA3"></a>HCDMA3</p>
<ul><li>Name:Host Channel DMA Address Register 3</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x574</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA3_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA3"></a><p class="title">Table�59.�Fields for Register: HCDMA3</p>
<table summary="Fields for Register: HCDMA3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA3_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB3"></a>HCDMAB3</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 3</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x57c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB3_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB3"></a><p class="title">Table�60.�Fields for Register: HCDMAB3</p>
<table summary="Fields for Register: HCDMAB3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB3_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4"></a>HCCHAR4</p>
<ul><li>Name:Host Channel Characteristics Register 4</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x580</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR4"></a><p class="title">Table�61.�Fields for Register: HCCHAR4</p>
<table summary="Fields for Register: HCCHAR4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR4_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4"></a>HCSPLT4</p>
<ul><li>Name:Host Channel Split Control Register 4</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x584</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT4"></a><p class="title">Table�62.�Fields for Register: HCSPLT4</p>
<table summary="Fields for Register: HCSPLT4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT4_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4"></a>HCINT4</p>
<ul><li>Name:Host Channel Interrupt Register 4</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x588</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT4"></a><p class="title">Table�63.�Fields for Register: HCINT4</p>
<table summary="Fields for Register: HCINT4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT4_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4"></a>HCINTMSK4</p>
<ul><li>Name:Host Channel Interrupt Mask Register 4</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x58c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK4"></a><p class="title">Table�64.�Fields for Register: HCINTMSK4</p>
<table summary="Fields for Register: HCINTMSK4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK4_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4"></a>HCTSIZ4</p>
<ul><li>Name:Host Channel Transfer Size Register 4</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x590</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ4"></a><p class="title">Table�65.�Fields for Register: HCTSIZ4</p>
<table summary="Fields for Register: HCTSIZ4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ4_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA4"></a>HCDMA4</p>
<ul><li>Name:Host Channel DMA Address Register 4</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x594</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA4_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA4"></a><p class="title">Table�66.�Fields for Register: HCDMA4</p>
<table summary="Fields for Register: HCDMA4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA4_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB4"></a>HCDMAB4</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 4</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x59c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB4_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB4"></a><p class="title">Table�67.�Fields for Register: HCDMAB4</p>
<table summary="Fields for Register: HCDMAB4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB4_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5"></a>HCCHAR5</p>
<ul><li>Name:Host Channel Characteristics Register 5</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5a0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR5"></a><p class="title">Table�68.�Fields for Register: HCCHAR5</p>
<table summary="Fields for Register: HCCHAR5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR5_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5"></a>HCSPLT5</p>
<ul><li>Name:Host Channel Split Control Register 5</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5a4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT5"></a><p class="title">Table�69.�Fields for Register: HCSPLT5</p>
<table summary="Fields for Register: HCSPLT5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT5_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5"></a>HCINT5</p>
<ul><li>Name:Host Channel Interrupt Register 5</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x5a8</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT5"></a><p class="title">Table�70.�Fields for Register: HCINT5</p>
<table summary="Fields for Register: HCINT5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT5_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5"></a>HCINTMSK5</p>
<ul><li>Name:Host Channel Interrupt Mask Register 5</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x5ac</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK5"></a><p class="title">Table�71.�Fields for Register: HCINTMSK5</p>
<table summary="Fields for Register: HCINTMSK5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK5_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5"></a>HCTSIZ5</p>
<ul><li>Name:Host Channel Transfer Size Register 5</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5b0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ5"></a><p class="title">Table�72.�Fields for Register: HCTSIZ5</p>
<table summary="Fields for Register: HCTSIZ5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ5_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA5"></a>HCDMA5</p>
<ul><li>Name:Host Channel DMA Address Register 5</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x5b4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA5_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA5"></a><p class="title">Table�73.�Fields for Register: HCDMA5</p>
<table summary="Fields for Register: HCDMA5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA5_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB5"></a>HCDMAB5</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 5</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x5bc</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB5"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB5_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB5"></a><p class="title">Table�74.�Fields for Register: HCDMAB5</p>
<table summary="Fields for Register: HCDMAB5" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB5_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6"></a>HCCHAR6</p>
<ul><li>Name:Host Channel Characteristics Register 6</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5c0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR6"></a><p class="title">Table�75.�Fields for Register: HCCHAR6</p>
<table summary="Fields for Register: HCCHAR6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR6_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6"></a>HCSPLT6</p>
<ul><li>Name:Host Channel Split Control Register 6</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5c4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT6"></a><p class="title">Table�76.�Fields for Register: HCSPLT6</p>
<table summary="Fields for Register: HCSPLT6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT6_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6"></a>HCINT6</p>
<ul><li>Name:Host Channel Interrupt Register 6</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x5c8</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT6"></a><p class="title">Table�77.�Fields for Register: HCINT6</p>
<table summary="Fields for Register: HCINT6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT6_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6"></a>HCINTMSK6</p>
<ul><li>Name:Host Channel Interrupt Mask Register 6</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x5cc</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK6"></a><p class="title">Table�78.�Fields for Register: HCINTMSK6</p>
<table summary="Fields for Register: HCINTMSK6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK6_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6"></a>HCTSIZ6</p>
<ul><li>Name:Host Channel Transfer Size Register 6</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5d0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ6"></a><p class="title">Table�79.�Fields for Register: HCTSIZ6</p>
<table summary="Fields for Register: HCTSIZ6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ6_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA6"></a>HCDMA6</p>
<ul><li>Name:Host Channel DMA Address Register 6</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x5d4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA6_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA6"></a><p class="title">Table�80.�Fields for Register: HCDMA6</p>
<table summary="Fields for Register: HCDMA6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA6_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB6"></a>HCDMAB6</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 6</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x5dc</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB6"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB6_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB6"></a><p class="title">Table�81.�Fields for Register: HCDMAB6</p>
<table summary="Fields for Register: HCDMAB6" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB6_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7"></a>HCCHAR7</p>
<ul><li>Name:Host Channel Characteristics Register 7</li><li>Description:This register contains the characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5e0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCCHAR7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_28_22">28:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_21_20">21:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_10_0">10:0</a></td>
</tr>
<tr><td>ChEna</td>
<td>ChDis</td>
<td>OddFrm</td>
<td>DevAddr</td>
<td>EC</td>
<td>EPType</td>
<td>LSpdDev</td>
<td>Rsvd</td>
<td>EPDir</td>
<td>EPNum</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCCHAR7"></a><p class="title">Table�82.�Fields for Register: HCCHAR7</p>
<table summary="Fields for Register: HCCHAR7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_31"></a>31</p>
</td>
<td>ChEna</td>
<td>R/W1S</td>
<td><p>Channel Enable (ChEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather mode is enabled</p>
<ul><li>1'b0: Indicates that the descriptor structure is not yet ready.</li><li>1'b1: Indicates that the descriptor structure and data buffer with data is setup and this channel can access the descriptor.</li></ul><p>When Scatter/Gather mode is disabled</p>
<p class="BLANK"></p>
<p>This field is set by the application and cleared by the OTG host.</p>
<ul><li>1'b0: Channel disabled</li><li>1'b1: Channel enabled</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure is not yet ready. If Scatter/Gather mode is disabled, indicates that the channel is disabled.</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED):</li></ul><p>If Scatter/Gather mode is enabled, indicates that the descriptor structure and data buffer with data is set up and this channel can access the descriptor. If Scatter/Gather mode is disabled, indicates that the channel is enabled.</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_30"></a>30</p>
</td>
<td>ChDis</td>
<td>R/W1S</td>
<td><p>Channel Disable (ChDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data
on a channel, even before the transfer for that channel is
complete. The application must wait for the Channel Disabled
interrupt before treating the channel as disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transmit/Recieve normal</li><li>0x1 (ACTIVE): Stop transmitting/receiving data on channel</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_29"></a>29</p>
</td>
<td>OddFrm</td>
<td>R/W</td>
<td><p>Odd Frame (OddFrm)</p>
<p class="BLANK"></p>
<p>This field is set (reset) by the application to indicate that the OTG host must perform
a transfer in an odd (micro)Frame. This field is applicable for only periodic
(isochronous and interrupt) transactions.</p>
<ul><li>1'b0: Even (micro)Frame</li><li>1'b1: Odd (micro)Frame</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EFRAME): Even Frame Transfer</li><li>0x1 (OFRAME): Odd Frame Transfer</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_28_22"></a>28:22</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>This field selects the specific device serving as the data source
or sink.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_21_20"></a>21:20</p>
</td>
<td>EC</td>
<td>R/W</td>
<td><p>Multi Count (MC) / Error Count (EC)</p>
<p class="BLANK"></p>
<p>When the Split Enable bit of the Host Channel-n Split Control
register (HCSPLTn.SpltEna) is reset (1'b0), this field indicates to
the host the number of transactions that must be executed per
microframe for this periodic endpoint. For non periodic transfers,
this field is used only in DMA mode, and specifies the number
packets to be fetched for this channel before the internal DMA
engine changes arbitration.</p>
<ul><li>2'b00: Reserved This field yields undefined results.</li><li>2'b01: 1 transaction</li><li>2'b10: 2 transactions to be issued for this endpoint per microframe</li><li>2'b11: 3 transactions to be issued for this endpoint per microframe</li></ul><p>When HCSPLTn.SpltEna is Set (1'b1), this field indicates the
number of immediate retries to be performed for a periodic split
transactions on transaction errors. This field must be Set to at
least 2'b01.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED): Reserved. This field yields undefined result</li><li>0x1 (TRANSONE): 1 transaction</li><li>0x2 (TRANSTWO):</li></ul><p>2 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<ul><li>0x3 (TRANSTHREE):</li></ul><p>3 transactions to be issued for this endpoint per microframe</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Indicates the transfer type selected.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CTRL): Control</li><li>0x1 (ISOC): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERR): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_17"></a>17</p>
</td>
<td>LSpdDev</td>
<td>R/W</td>
<td><p>Low-Speed Device (LSpdDev)</p>
<p class="BLANK"></p>
<p>This field is Set by the application to indicate that this channel is communicating to a low-speed device.</p>
<p class="BLANK"></p>
<p>The application must program this bit when a low speed device is connected to the host through an FS HUB. The DWC_otg Host core uses this field to drive the XCVR_SELECT signal to 2'b11 while communicating to the LS Device through the FS hub.</p>
<p class="BLANK"></p>
<p>Note:In a peer to peer setup, the DWC_otg Host core ignores this bit even if it is set by the application software.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Communicating with low speed device</li><li>0x1 (ENABLED): Communicating with low speed device</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_15"></a>15</p>
</td>
<td>EPDir</td>
<td>R/W</td>
<td><p>Endpoint Direction (EPDir)</p>
<p class="BLANK"></p>
<p>Indicates whether the transaction is IN or OUT.</p>
<ul><li>1'b0: OUT</li><li>1'b1: IN</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (OUT): OUT Direction</li><li>0x1 (IN): IN Direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_14_11"></a>14:11</p>
</td>
<td>EPNum</td>
<td>R/W</td>
<td><p>Endpoint Number (EPNum)</p>
<p class="BLANK"></p>
<p>Indicates the endpoint number on the device serving as the data source or sink.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ENDPT0): End point 0</li><li>0x1 (ENDPT1): End point 1</li><li>0x2 (ENDPT2): End point 2</li><li>0x3 (ENDPT3): End point 3</li><li>0x4 (ENDPT4): End point 4</li><li>0x5 (ENDPT5): End point 5</li><li>0x6 (ENDPT6): End point 6</li><li>0x7 (ENDPT7): End point 7</li><li>0x8 (ENDPT8): End point 8</li><li>0x9 (ENDPT9): End point 9</li><li>0xa (ENDPT10): End point 10</li><li>0xb (ENDPT11): End point 11</li><li>0xc (ENDPT12): End point 12</li><li>0xd (ENDPT13): End point 13</li><li>0xe (ENDPT14): End point 14</li><li>0xf (ENDPT15): End point 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCCHAR7_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Indicates the maximum packet size of the associated endpoint.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7"></a>HCSPLT7</p>
<ul><li>Name:Host Channel Split Control Register 7</li><li>Description:This register contains the Split characteristics of the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5e4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCSPLT7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_30_17">30:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_15_14">15:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_13_7">13:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_6_0">6:0</a></td>
</tr>
<tr><td>SpltEna</td>
<td>Rsvd</td>
<td>CompSplt</td>
<td>XactPos</td>
<td>HubAddr</td>
<td>PrtAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCSPLT7"></a><p class="title">Table�83.�Fields for Register: HCSPLT7</p>
<table summary="Fields for Register: HCSPLT7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_31"></a>31</p>
</td>
<td>SpltEna</td>
<td>R/W</td>
<td><p>Split Enable (SpltEna)</p>
<p class="BLANK"></p>
<p>The application sets this field to indicate that this channel is enabled to perform split transactions.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Split not enabled</li><li>0x1 (ENABLED): Split enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_30_17"></a>30:17</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_16"></a>16</p>
</td>
<td>CompSplt</td>
<td>R/W</td>
<td><p>Do Complete Split (CompSplt)</p>
<p class="BLANK"></p>
<p>The application sets this field to request the OTG host to perform a complete split transaction.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSPLIT): No complete split transaction</li><li>0x1 (SPLIT): Complete Split transaction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_15_14"></a>15:14</p>
</td>
<td>XactPos</td>
<td>R/W</td>
<td><p>Transaction Position (XactPos)</p>
<p class="BLANK"></p>
<p>This field is used to determine whether to send all, first, middle, or last payloads with each OUT transaction.</p>
<ul><li>2'b11: All. This is the entire data payload is of this transaction (which is less than or equal to 188 bytes).</li><li>2'b10: Begin. This is the first data payload of this transaction (which is larger than 188 bytes).</li><li>2'b00: Mid. This is the middle payload of this transaction (which is larger than 188 bytes).</li><li>2'b01: End. This is the last payload of this transaction (which is larger than 188 bytes).</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MIDDLE):</li></ul><p>Mid. This is the middle payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x1 (END):</li></ul><p>End. This is the last payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x2 (BEGIN):</li></ul><p>Begin. This is the first data payload of this transaction (which is larger than 188 bytes)</p>
<p class="BLANK"></p>
<ul><li>0x3 (ALL):</li></ul><p>All. This is the entire data payload of this transaction (which is less than or equal to 188 bytes)</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_13_7"></a>13:7</p>
</td>
<td>HubAddr</td>
<td>R/W</td>
<td><p>Hub Address (HubAddr)</p>
<p class="BLANK"></p>
<p>This field holds the device address of the transaction translator's hub.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCSPLT7_F_6_0"></a>6:0</p>
</td>
<td>PrtAddr</td>
<td>R/W</td>
<td><p>Port Address (PrtAddr)</p>
<p class="BLANK"></p>
<p>This field is the port number of the recipient transaction translator.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7"></a>HCINT7</p>
<ul><li>Name:Host Channel Interrupt Register 7</li><li>Description:This register indicates the status of a channel with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the Host Channels Interrupt bit of the Core Interrupt register (GINTSTS.HChInt) is set. Before the application can read this register, it must first read the Host All Channels Interrupt (HAINT) register to get the exact channel number for the Host Channel-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the HAINT and GINTSTS registers.</li><li>Size:32 bits</li><li>Offset:0x5e8</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINT7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntr</td>
<td>XCS_XACT_ERR</td>
<td>BNAIntr</td>
<td>DataTglErr</td>
<td>FrmOvrun</td>
<td>BblErr</td>
<td>XactErr</td>
<td>NYET</td>
<td>ACK</td>
<td>NAK</td>
<td>STALL</td>
<td>AHBErr</td>
<td>ChHltd</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINT7"></a><p class="title">Table�84.�Fields for Register: HCINT7</p>
<table summary="Fields for Register: HCINT7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntr</td>
<td>R/W1C</td>
<td><p>Descriptor rollover interrupt (DESC_LST_ROLLIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when the corresponding channel's descriptor list rolls over.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Descriptor rollover interrupt</li><li>0x1 (ACTIVE): Descriptor rollover interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_12"></a>12</p>
</td>
<td>XCS_XACT_ERR</td>
<td>R/W1C</td>
<td><p>Excessive Transaction Error (XCS_XACT_ERR)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core sets this bit
when 3 consecutive transaction errors occurred on the USB bus. XCS_XACT_ERR
is not generated for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Excessive Transaction Error</li><li>0x1 (ACTIVE): Excessive Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_11"></a>11</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the Core to process. BNA is not generated
for Isochronous channels.
For non Scatter/Gather DMA mode, this bit is reserved.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA Interrupt</li><li>0x1 (ACTIVE): BNA Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_10"></a>10</p>
</td>
<td>DataTglErr</td>
<td>R/W1C</td>
<td><p>Data Toggle Error (DataTglErr).This bit can be set only by the core and the application must write 1 to clear
it.In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Data Toggle Error</li><li>0x1 (ACTIVE): Data Toggle Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_9"></a>9</p>
</td>
<td>FrmOvrun</td>
<td>R/W1C</td>
<td><p>Frame Overrun (FrmOvrun).</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked
in the core. This bit can be set only by the core and the application must write 1 to clear
it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Frame Overrun</li><li>0x1 (ACTIVE): Frame Overrun</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_8"></a>8</p>
</td>
<td>BblErr</td>
<td>R/W1C</td>
<td><p>Babble Error (BblErr)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core. This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Babble Error</li><li>0x1 (ACTIVE): Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_7"></a>7</p>
</td>
<td>XactErr</td>
<td>R/W1C</td>
<td><p>Transaction Error (XactErr)</p>
<p class="BLANK"></p>
<p>Indicates one of the following errors occurred on the USB.</p>
<ul><li>CRC check failure</li><li>Timeout</li><li>Bit stuff error</li><li>False EOP</li></ul><p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transaction Error</li><li>0x1 (ACTIVE): Transaction Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_6"></a>6</p>
</td>
<td>NYET</td>
<td>R/W1C</td>
<td><p>NYET Response Received Interrupt (NYET)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET Response Received Interrupt</li><li>0x1 (ACTIVE): NYET Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_5"></a>5</p>
</td>
<td>ACK</td>
<td>R/W1C</td>
<td><p>ACK Response Received/Transmitted Interrupt (ACK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No ACK Response Received or Transmitted Interrupt</li><li>0x1 (ACTIVE): ACK Response Received or Transmitted Interrup</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_4"></a>4</p>
</td>
<td>NAK</td>
<td>R/W1C</td>
<td><p>NAK Response Received Interrupt (NAK)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK Response Received Interrupt</li><li>0x1 (ACTIVE): NAK Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_3"></a>3</p>
</td>
<td>STALL</td>
<td>R/W1C</td>
<td><p>STALL Response Received Interrupt (STALL)</p>
<p class="BLANK"></p>
<p>In Scatter/Gather DMA mode, the interrupt due to this bit is masked in the core.This bit can be set only by the core and the application must write 1 to clear it.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall Response Received Interrupt</li><li>0x1 (ACTIVE): Stall Response Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during AHB read/write. The application can read the corresponding channel's DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB error</li><li>0x1 (ACTIVE): AHB error during AHB read/write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_1"></a>1</p>
</td>
<td>ChHltd</td>
<td>R/W1C</td>
<td><p>Channel Halted (ChHltd)</p>
<p class="BLANK"></p>
<p>In non Scatter/Gather DMA mode, it indicates the transfer completed abnormally either because of any USB transaction error or in response to disable request by the application or because of a completed transfer.</p>
<p class="BLANK"></p>
<p>In Scatter/gather DMA mode, this indicates that transfer completed due to any of the following</p>
<ul><li>EOL being set in descriptor</li><li>AHB error</li><li>Excessive transaction errors</li><li>Babble</li><li>Stall</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Channel not halted</li><li>0x1 (ACTIVE): Channel Halted</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINT7_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed (XferCompl)</p>
<p class="BLANK"></p>
<p>Transfer completed normally without any errors.This bit can be set only by the core and the application must write 1 to clear it.</p>
<ul><li>For Scatter/Gather DMA mode, it indicates that current descriptor processing got completed with IOC bit set in its descriptor.</li><li>In non Scatter/Gather DMA mode, it indicates that Transfer completed normally without any errors.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Transfer in progress or No Active Transfer</li><li>0x1 (ACTIVE): Transfer completed normally without any errors</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7"></a>HCINTMSK7</p>
<ul><li>Name:Host Channel Interrupt Mask Register 7</li><li>Description:This register reflects the mask for each channel status described in the previous section.</li><li>Size:32 bits</li><li>Offset:0x5ec</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCINTMSK7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>Rsvd</td>
<td>BNAIntrMsk</td>
<td>DataTglErrMsk</td>
<td>FrmOvrunMsk</td>
<td>BblErrMsk</td>
<td>XactErrMsk</td>
<td>NyetMsk</td>
<td>AckMsk</td>
<td>NakMsk</td>
<td>StallMsk</td>
<td>AHBErrMsk</td>
<td>ChHltdMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCINTMSK7"></a><p class="title">Table�85.�Fields for Register: HCINTMSK7</p>
<table summary="Fields for Register: HCINTMSK7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_13"></a>13</p>
</td>
<td>DESC_LST_ROLLIntrMsk</td>
<td>R/W</td>
<td><p>Descriptor List rollover interrupt Mask register(DESC_LST_ROLLIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Descriptor Rollover Interrupt Mask</li><li>0x1 (NOMASK): Descriptor Rollover Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_11"></a>11</p>
</td>
<td>BNAIntrMsk</td>
<td>R/W</td>
<td><p>BNA (Buffer Not Available) Interrupt mask register (BNAIntrMsk)
This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): BNA Interrupt Masked</li><li>0x1 (NOMASK): BNA Interrupt not masked</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_10"></a>10</p>
</td>
<td>DataTglErrMsk</td>
<td>R/W</td>
<td><p>Data Toggle Error Mask (DataTglErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Data Toggle Error</li><li>0x1 (NOMASK): No Data Toggle Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_9"></a>9</p>
</td>
<td>FrmOvrunMsk</td>
<td>R/W</td>
<td><p>Frame Overrun Mask (FrmOvrunMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Overrun Mask</li><li>0x1 (NOMASK): No Frame Overrun Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_8"></a>8</p>
</td>
<td>BblErrMsk</td>
<td>R/W</td>
<td><p>Babble Error Mask (BblErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error</li><li>0x1 (NOMASK): No Babble Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_7"></a>7</p>
</td>
<td>XactErrMsk</td>
<td>R/W</td>
<td><p>Transaction Error Mask (XactErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transaction Error</li><li>0x1 (NOMASK): No Transaction Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_6"></a>6</p>
</td>
<td>NyetMsk</td>
<td>R/W</td>
<td><p>NYET Response Received Interrupt Mask (NyetMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Response Received Interrupt</li><li>0x1 (NOMASK): No NYET Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_5"></a>5</p>
</td>
<td>AckMsk</td>
<td>R/W</td>
<td><p>ACK Response Received/Transmitted Interrupt Mask (AckMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask ACK Response Received/Transmitted Interrupt</li><li>0x1 (NOMASK): No ACK Response Received/Transmitted Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_4"></a>4</p>
</td>
<td>NakMsk</td>
<td>R/W</td>
<td><p>NAK Response Received Interrupt Mask (NakMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Response Received Interrupt</li><li>0x1 (NOMASK): No NAK Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_3"></a>3</p>
</td>
<td>StallMsk</td>
<td>R/W</td>
<td><p>STALL Response Received Interrupt Mask (StallMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask STALL Response Received Interrupt</li><li>0x1 (NOMASK): No STALL Response Received Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)
In scatter/gather DMA mode for host,
interrupts are not generated due to the corresponding bits set in
HCINTn.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): AHB Error Mask</li><li>0x1 (NOMASK): No AHB Error Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_1"></a>1</p>
</td>
<td>ChHltdMsk</td>
<td>R/W</td>
<td><p>Channel Halted Mask (ChHltdMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Channel Halted Mask</li><li>0x1 (NOMASK): No Channel Halted Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCINTMSK7_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Transfer Completed Mask</li><li>0x1 (NOMASK): No Transfer Completed Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7"></a>HCTSIZ7</p>
<ul><li>Name:Host Channel Transfer Size Register 7</li><li>Description:This register reflects the transfer size for the Host Channel.</li><li>Size:32 bits</li><li>Offset:0x5f0</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCTSIZ7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_18_0">18:0</a></td>
</tr>
<tr><td>DoPng</td>
<td>Pid</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCTSIZ7"></a><p class="title">Table�86.�Fields for Register: HCTSIZ7</p>
<table summary="Fields for Register: HCTSIZ7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_31"></a>31</p>
</td>
<td>DoPng</td>
<td>R/W</td>
<td><p>Do Ping (DoPng)</p>
<p class="BLANK"></p>
<p>This bit is used only for OUT transfers.
Setting this field to 1 directs the host to do PING protocol.</p>
<p class="BLANK"></p>
<p>Note:Do not set this bit for IN transfers. If this bit is set for IN transfers it disables the channel.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOPING): No ping protocol</li><li>0x1 (PING): Ping protocol</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_30_29"></a>30:29</p>
</td>
<td>Pid</td>
<td>R/W</td>
<td><p>PID (Pid)</p>
<p class="BLANK"></p>
<p>The application programs this field with the type of PID to use for the initial transaction. The host maintains this field for the rest of the transfer.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA (non-control)/SETUP (control)</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2): DATA2</li><li>0x2 (DATA1): DATA1</li><li>0x3 (MDATA): MDATA (non-control)/SETUP (control)</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is programmed by the application with the expected number of packets to be transmitted (OUT) or received (IN).</p>
<p class="BLANK"></p>
<p>The host decrements this count on every successful transmission or reception of an OUT/IN packet. Once this count reaches zero, the application is interrupted to indicate normal completion.</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Packet Counters during coreConsultant configuration (parameter OTG_PACKET_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[28:19]: Reserved</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCTSIZ7_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Non-Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>For an OUT, this field is the number of data bytes the host sends during the transfer.</p>
<p class="BLANK"></p>
<p>For an IN, this field is the buffer size that the application has Reserved for the transfer. The application is expected to program this field as an integer multiple of the maximum packet size for IN transactions (periodic and non-periodic).</p>
<p class="BLANK"></p>
<p>The width of this counter is specified as Width of Transfer Size Counters during coreConsultant configuration (parameter OTG_TRANS_COUNT_WIDTH).</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode:</p>
<p class="BLANK"></p>
<p>[18:16]: Reserved</p>
<p class="BLANK"></p>
<p>[15:8]: NTD (Number of Transfer Descriptors)</p>
<p class="BLANK"></p>
<p><em>(Non Isochronous)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. Maximum number of descriptor that can be present in the list is 64. The values can be from 0 to 63.</p>
<ul><li>0: 1 descriptor</li><li>63: 64 descriptors</li></ul><p>This field indicates the total number of descriptors present in that list. The core wraps around after servicing NTD number of descriptors for that list.</p>
<p class="BLANK"></p>
<p><em>(Isochronous)</em></p>
<p class="BLANK"></p>
<p>This field indicates the number of descriptors present in that list microframe.</p>
<p class="BLANK"></p>
<p>The possible values for FS are</p>
<ul><li>1: 2 descriptors</li><li>3: 4 descriptors</li><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li></ul><p>The possible values for HS are</p>
<ul><li>7: 8 descriptors</li><li>15: 16 descriptors</li><li>31: 32 descriptors</li><li>63: 64 descriptors</li><li>127: 128 descriptors</li><li>255: 256 descriptors</li></ul><p>[7:0]: SCHED_INFO (Schedule information)</p>
<p class="BLANK"></p>
<p>Every bit in this 8 bit register indicates scheduling for that microframe.</p>
<p class="BLANK"></p>
<p>Bit 0 indicates scheduling for 1st microframe and bit 7 indicates scheduling for 8th microframe in that frame.</p>
<p class="BLANK"></p>
<p>A value of 8'b11111111 indicates that the corresponding interrupt channel is scheduled to issue a token every microframe in that frame. A value of 8'b10101010 indicates that the corresponding interrupt channel is scheduled to issue a token every alternate microframe starting with second microframe. Note that this field is applicable only for periodic (Isochronous and Interrupt) channels.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA7"></a>HCDMA7</p>
<ul><li>Name:Host Channel DMA Address Register 7</li><li>Description:This register is used by the OTG host in the internal DMA mode to maintain the current buffer pointer for IN/OUT transactions. The starting DMA address must be DWORD-aligned.</li><li>Size:32 bits</li><li>Offset:0x5f4</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMA7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA7_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMA7"></a><p class="title">Table�87.�Fields for Register: HCDMA7</p>
<table summary="Fields for Register: HCDMA7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMA7_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>In Buffer DMA Mode:</p>
<p class="BLANK"></p>
<p>[31:0]: DMA Address (DMAAddr)</p>
<p class="BLANK"></p>
<p>This field holds the start address in the external memory from which the data for the endpoint must be fetched or to which it must be stored. This register is incremented on every AHB transaction.</p>
<p class="BLANK"></p>
<p>Reset:X if not programmed as the register is in SPRAM.</p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Non-Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:9]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the start address of the 512 bytes page. The first descriptor in the list must be located in this address. The first descriptor may be or may not be ready. The core starts processing the list from the CTD value.</p>
<p class="BLANK"></p>
<p><em>[8:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>This value is in terms of number of descriptors. The values can be from 0 to 63.</p>
<ul><li>0 - 1 descriptor.</li><li>63 - 64 descriptors.</li></ul><p>This field indicates the current descriptor processed in the list. This field is updated both by application and the core. For example, if the application enables the channel after programming CTD="5," then the core starts processing the sixth descriptor. The address is obtained by adding a value of (8bytes*5=) 40(decimal) to DMAAddr.</p>
<p class="BLANK"></p>
<p>Reset:6'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p class="BLANK"></p>
<p>In Scatter-Gather DMA (DescDMA) Mode for Isochronous:</p>
<p class="BLANK"></p>
<p><em>[31:N]: DMA Address (DMAAddr)</em></p>
<p class="BLANK"></p>
<p>The start address must be 512-bytes aligned.</p>
<p class="BLANK"></p>
<p>This field holds the address of the 2*(nTD+1) bytes of locations in which the isochronous descriptors are present where N is based on nTD as follows:</p>
<ul><li>[31:N]: Base Address</li><li>[N-1:3]: Offset</li><li>[2:0]: 000</li></ul><p>For HS ISOC, if nTD is,</p>
<ul><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li><li>127, N="10"</li><li>255, N="11"</li></ul><p>For FS ISOC, if nTD is,</p>
<ul><li>1, N="4"</li><li>3, N="5"</li><li>7, N="6"</li><li>15, N="7"</li><li>31, N="8"</li><li>63, N="9"</li></ul><p><em>[N-1:3]: Current Transfer Desc(CTD)</em></p>
<p class="BLANK"></p>
<p>CTD for isochronous is based on the current frame/(micro)frame value. Need to be set to zero by application.</p>
<p class="BLANK"></p>
<p>Reset:(N+1:3)'h0</p>
<p class="BLANK"></p>
<p><em>[2:0]: Reserved</em></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB7"></a>HCDMAB7</p>
<ul><li>Name:Host Channel DMA Buffer Address Register 7</li><li>Description:This register is present only in case of Scatter/Gather DMA. It is implemented in RAM instead of flop-based implementation. This register holds the current buffer address.</li><li>Size:32 bits</li><li>Offset:0x5fc</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_HCDMAB7"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB7_F_31_0">31:0</a></td>
</tr>
<tr><td>HCDMAB</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_HCDMAB7"></a><p class="title">Table�88.�Fields for Register: HCDMAB7</p>
<table summary="Fields for Register: HCDMAB7" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_HCDMAB7_F_31_0"></a>31:0</p>
</td>
<td>HCDMAB</td>
<td>R</td>
<td><p>Holds the current buffer address.
This register is updated as and when the data transfer for the corresponding end point
is in progress. This register is present only in Scatter/Gather DMA mode. Otherwise this
field is reserved.</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG"></a>DCFG</p>
<ul><li>Name:Device Configuration Register</li><li>Description:This register configures the core in Device mode after power-on or after certain control commands or enumeration. Do not make changes to this register after initial programming.</li><li>Size:32 bits</li><li>Offset:0x800</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DCFG"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_31_26">31:26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_25_24">25:24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_23">23</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_22_18">22:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_12_11">12:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_10_4">10:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_1_0">1:0</a></td>
</tr>
<tr><td>ResValid</td>
<td>PerSchIntvl</td>
<td>DescDMA</td>
<td>Rsvd</td>
<td>ipgisocSupt</td>
<td>Rsvd</td>
<td>ErraticIntMsk</td>
<td>XCVRDLY</td>
<td>EnDevOutNak</td>
<td>PerFrInt</td>
<td>DevAddr</td>
<td>Ena32KHzSusp</td>
<td>NZStsOUTHShk</td>
<td>DevSpd</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DCFG"></a><p class="title">Table�89.�Fields for Register: DCFG</p>
<table summary="Fields for Register: DCFG" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_31_26"></a>31:26</p>
</td>
<td>ResValid</td>
<td>R/W</td>
<td><p>Resume Validation Period (ResValid)</p>
<p class="BLANK"></p>
<p>This field is effective only when DCFG.Ena32KHzSusp is set.
It controls the resume period when the core resumes from
suspend. The core counts for ResValid number of clock cycles
to detect a valid resume when this bit is set</p>
<p>Value After Reset:0x2</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_25_24"></a>25:24</p>
</td>
<td>PerSchIntvl</td>
<td>R/W</td>
<td><p>Periodic Scheduling Interval (PerSchIntvl)</p>
<p class="BLANK"></p>
<p>PerSchIntvl must be programmed for Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>This field specifies the amount of time the Internal
DMA engine must allocate for fetching periodic IN endpoint data.
Based on the number of periodic endpoints, this value must be
specified as 25,50 or 75% of (micro)Frame.</p>
<ul><li>When any periodic endpoints are active, the internal DMA engine allocates the specified amount of time in fetching periodic IN endpoint data .</li><li>When no periodic endpoints are active, Then the internal DMA engine services non-periodic endpoints, ignoring this field.</li><li>After the specified time within a (micro)Frame, the DMA switches to fetching for non-periodic endpoints.<ul><li>2'b00: 25% of (micro)Frame.</li><li>2'b01: 50% of (micro)Frame.</li><li>2'b10: 75% of (micro)Frame.</li><li>2'b11: Reserved.</li></ul></li></ul><p>Reset: 2'b00</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MF25): 25% of (micro)Frame</li><li>0x1 (MF50): 50% of (micro)Frame</li><li>0x2 (MF75): 75% of (micro)Frame</li><li>0x3 (RESERVED): Reserved</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_23"></a>23</p>
</td>
<td>DescDMA</td>
<td>R/W</td>
<td><p>Enable Scatter/gather DMA in device mode (DescDMA).</p>
<p class="BLANK"></p>
<p>When the Scatter/Gather DMA option selected during configuration of the RTL, the application can Set this bit during initialization to enable the Scatter/Gather DMA operation.</p>
<p class="BLANK"></p>
<p>Note: This bit must be modified only once after a reset. The following combinations are available for programming:</p>
<ul><li>GAHBCFG.DMAEn=0,DCFG.DescDMA=0 =&gt; Completer mode</li><li>GAHBCFG.DMAEn=0,DCFG.DescDMA=1 =&gt; Invalid</li><li>GAHBCFG.DMAEn=1,DCFG.DescDMA=0 =&gt; Buffered DMA mode</li><li>GAHBCFG.DMAEn=1,DCFG.DescDMA=1 =&gt; Scatter/Gather DMA mode</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable Scatter/Gather DMA</li><li>0x1 (ENABLED): Enable Scatter/Gather DMA</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_22_18"></a>22:18</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_17"></a>17</p>
</td>
<td>ipgisocSupt</td>
<td>R/W</td>
<td><p>Worst-Case Inter-Packet Gap ISOC OUT Support (ipgisocSupt)</p>
<p class="BLANK"></p>
<p>This bit indicates that the controller supports the worst-case scenario of Rx followed by Rx Inter-Packet Gap (IPG) (32 bit times) as per the<em>UTMI Specification</em>for any token following an ISOC OUT token. Without this support, when any token follows an ISOC OUT token with the worst-case IPG, the controller does not detect the followed token. The worst-case IPG of the controller without this support depends on the AHB and PHY clock frequency.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Worst-Case Inter-Packet Gap ISOC OUT Support is disabled</li><li>0x1 (ENABLED): Worst-Case Inter-Packet Gap ISOC OUT Support is enabled</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_15"></a>15</p>
</td>
<td>ErraticIntMsk</td>
<td>R/W</td>
<td><p>Erratic Error Interrupt Mask</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOMASK): Early suspend interrupt is generated on erratic error</li><li>0x1 (MASK): Mask early suspend interrupt on erratic error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_14"></a>14</p>
</td>
<td>XCVRDLY</td>
<td>R/W</td>
<td><p>XCVRDLY</p>
<p class="BLANK"></p>
<p>Enables or disables delay between xcvr_sel and txvalid during device chirp</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): No delay between xcvr_sel and txvalid during Device chirp</li><li>0x1 (ENABLE): Enable delay between xcvr_sel and txvalid during Device chirp</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_13"></a>13</p>
</td>
<td>EnDevOutNak</td>
<td>R/W</td>
<td><p>Enable Device OUT NAK (EnDevOutNak)</p>
<p class="BLANK"></p>
<p>This bit enables setting NAK for Bulk OUT endpoints after the transfer is completed for Device mode Descriptor DMA</p>
<ul><li>1'b0 : The core does not set NAK after Bulk OUT transfer complete</li><li>1'b1 : The core sets NAK after Bulk OUT transfer complete</li></ul><p>This bit is one time programmable after reset like any other DCFG register bits.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED):</li></ul><p>The core does not set NAK after Bulk OUT transfer complete</p>
<p class="BLANK"></p>
<ul><li>0x1 (ENABLED): The core sets NAK after Bulk OUT transfer complete</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_12_11"></a>12:11</p>
</td>
<td>PerFrInt</td>
<td>R/W</td>
<td><p>Periodic Frame Interval (PerFrInt)</p>
<p class="BLANK"></p>
<p>Indicates the time within a (micro)Frame at which the application
must be notified using the End Of Periodic Frame Interrupt. This
can be used to determine If all the isochronous traffic for that
(micro)Frame is complete.</p>
<ul><li>2'b00: 80% of the (micro)Frame interval</li><li>2'b01: 85% of the (micro)Frame interval</li><li>2'b10: 90% of the (micro)Frame interval</li><li>2'b11: 95% of the (micro)Frame interval</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (EOPF80): 80% of the (micro)Frame interval</li><li>0x1 (EOPF85): 85% of the (micro)Frame interval</li><li>0x2 (EOPF90): 90% of the (micro)Frame interval</li><li>0x3 (EOPF95): 95% of the (micro)Frame interval</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_10_4"></a>10:4</p>
</td>
<td>DevAddr</td>
<td>R/W</td>
<td><p>Device Address (DevAddr)</p>
<p class="BLANK"></p>
<p>The application must program this field after every SetAddress control command.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_3"></a>3</p>
</td>
<td>Ena32KHzSusp</td>
<td>R/W</td>
<td><p>Enable 32 KHz Suspend mode (Ena32KHzSusp)</p>
<p class="BLANK"></p>
<p>This bit can be set only if FS PHY interface is selected. Otherwise, this bit needs to be set to zero. If FS PHY interface is chosen and this bit is set, the PHY clock during Suspend must be switched from 48 MHz to 32 KHz.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): USB 1.1 Full-Speed Serial Transceiver not selected</li><li>0x1 (ENABLED):</li></ul><p>USB 1.1 Full-Speed Serial Transceiver Interface selected</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_2"></a>2</p>
</td>
<td>NZStsOUTHShk</td>
<td>R/W</td>
<td><p>Non-Zero-Length Status OUT Handshake (NZStsOUTHShk)</p>
<p class="BLANK"></p>
<p>The application can use this field to select the handshake the core sends on receiving a nonzero-length data packet during the OUT transaction of a control transfer's Status stage.</p>
<ul><li>1'b1: Send a STALL handshake on a nonzero-length status OUT transaction and do not send the received OUT packet to the application.</li><li>1'b0: Send the received OUT packet to the application (zerolength or nonzero-length) and send a handshake based on the NAK and STALL bits for the endpoint in the Device Endpoint Control register.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (SENDOUT):</li></ul><p>Send the received OUT packet to the application (zero-length or non-zero length) and send a handshake based on NAK and STALL bits for the endpoint in the Devce Endpoint Control Register</p>
<ul><li>0x1 (SENDSTALL):</li></ul><p>Send a STALL handshake on a nonzero-length status OUT transaction and do not send the received OUT packet to the application</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCFG_F_1_0"></a>1:0</p>
</td>
<td>DevSpd</td>
<td>R/W</td>
<td><p>Device Speed (DevSpd)</p>
<p class="BLANK"></p>
<p>Indicates the speed at which the application requires the core to
enumerate, or the maximum speed the application can support.
However, the actual bus speed is determined only after the connect
sequence is completed, and is based on the speed of the USB
host to which the core is connected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (USBHS20): High speed USB 2.0 PHY clock is 30 MHz or 60 MHz</li><li>0x1 (USBFS20): Full speed USB 2.0 PHY clock is 30 MHz or 60 MHz</li><li>0x2 (USBLS116): Low speed USB 1.1 transceiver clock is 6 MHz</li><li>0x3 (USBFS1148): Full speed USB 1.1 transceiver clock is 48 MHz</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL"></a>DCTL</p>
<ul><li>Name:Device Control Register</li><li>Description:This register is used to control the characteristics of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x804</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_31_20">31:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_14_13">14:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_6_4">6:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>ServInt</td>
<td>DeepSleepBESLReject</td>
<td>EnContOnBNA</td>
<td>NakOnBble</td>
<td>IgnrFrmNum</td>
<td>GMC</td>
<td>Rsvd</td>
<td>PWROnPrgDone</td>
<td>CGOUTNak</td>
<td>SGOUTNak</td>
<td>CGNPInNak</td>
<td>SGNPInNak</td>
<td>TstCtl</td>
<td>GOUTNakSts</td>
<td>GNPINNakSts</td>
<td>SftDiscon</td>
<td>RmtWkUpSig</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DCTL"></a><p class="title">Table�90.�Fields for Register: DCTL</p>
<table summary="Fields for Register: DCTL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_31_20"></a>31:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_19"></a>19</p>
</td>
<td>ServInt</td>
<td>R/W</td>
<td><p>Service Interval based scheduling for Isochronous IN Endpoints</p>
<p class="BLANK"></p>
<p>This field is used to enable service interval based scheduling feature for ISOC IN EPs.</p>
<p class="BLANK"></p>
<p>Note:This bit is applicable only in device mode and when Scatter/Gather DMA mode is used. This feature must not be enabled along with DCTL.IgnrFrmNum.</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=1):</p>
<p class="BLANK"></p>
<p>When this bit is enabled, the frame number field in the ISOC IN descriptor structure is interpreted as the last frame of the service interval.
In Scatter/Gather DMA mode, if this bit is enabled, the pending packets are flushed by the controller at the last frame of the service interval.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): The controller behavior depends on DCTL.IgnrFrmNum field.</li><li>0x1 (ENABLED): Scatter/Gather DMA Mode: The controller can transmit the packets in any frame of the service interval.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_18"></a>18</p>
</td>
<td>DeepSleepBESLReject</td>
<td>R/W</td>
<td><p>DeepSleepBESLReject</p>
<ul><li>1: Deep Sleep BESL Reject feature is enabled</li><li>0: Deep Sleep BESL Reject feature is disabled</li></ul><p>Core rejects LPM request with HIRD value greater than HIRD threshold programmed. NYET response is sent for LPM tokens with HIRD value greater than HIRD threshold. By default, the Deep Sleep BESL Reject feature is disabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Deep Sleep BESL Reject feature is disabled</li><li>0x1 (ENABLED): Deep Sleep BESL Reject feature is enabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_17"></a>17</p>
</td>
<td>EnContOnBNA</td>
<td>R/W</td>
<td><p>Enable Continue on BNA (EnContOnBNA)</p>
<p class="BLANK"></p>
<p>This bit enables the core to continue on BNA for Bulk OUT endpoints.
With this feature enabled, when a Bulk OUT or INTR OUT endpoint receives a BNA interrupt
the core starts processing the descriptor that caused the BNA interrupt after
the endpoint re-enables the endpoint.</p>
<ul><li>1'b0: After receiving BNA interrupt,the core disables the endpoint. When the endpoint is re-enabled by the application, the core starts processing from the DOEPDMA descriptor.</li><li>1'b1: After receiving BNA interrupt, the core disables the endpoint. When the endpoint is re-enabled by the application, the core starts processing from the descriptor that received the BNA interrupt.</li></ul><p>This bit is valid only when OTG_EN_DESC_DMA == 1'b1. It is a one-time programmable after reset bit like any other DCTL register bits.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Core disables the endpoint after receiving BNA interrupt. When application re-enables the endpoint, core starts processing from the DOEPDMA descriptor</li><li>0x1 (ENABLED): Core disables the endpoint after receiving BNA interrupt. When application re-enables the endpoint, core starts processing from the descriptor that received the BNA interrupt.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_16"></a>16</p>
</td>
<td>NakOnBble</td>
<td>R/W</td>
<td><p>NAK on Babble Error (NakOnBble)</p>
<p class="BLANK"></p>
<p>Set NAK automatically on babble (NakOnBble). The core sets NAK automatically for the endpoint on which babble is received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable NAK on Babble Error</li><li>0x1 (ENABLED): NAK on Babble Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_15"></a>15</p>
</td>
<td>IgnrFrmNum</td>
<td>R/W</td>
<td><p>Ignore Frame Number Feature for Isochronous Endpoints (IgnrFrmNum)</p>
<p class="BLANK"></p>
<p>This field is also used to control the Periodic Transfer Interrupt (PTI) feature.</p>
<p class="BLANK"></p>
<p>Note:Do not program IgnrFrmNum bit to 1'b1 when the core is operating in threshold mode.</p>
<p class="BLANK"></p>
<p>Completer Mode (GAHBCFG.DMAEn=0):</p>
<p class="BLANK"></p>
<p>This bit is not valid in Completer mode and must not be programmed to 1.</p>
<p class="BLANK"></p>
<p>Scatter/Gather DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=1):</p>
<p class="BLANK"></p>
<p>Note:When Scatter/Gather DMA mode is enabled this feature is not applicable to High Speed, High bandwidth transfers.</p>
<p class="BLANK"></p>
<p>When this bit is enabled, there must be only one packet per descriptor.</p>
<ul><li>0: The core transmits the packets only in the frame number in which they are intended to be transmitted.</li><li>1: The core ignores the frame number, sending packets immediately as the packets are ready.</li></ul><p>In Scatter/Gather DMA mode, if this bit is enabled, the packets are not flushed when a ISOC IN token is received for an elapsed frame.</p>
<p class="BLANK"></p>
<p>Non-Scatter/Gather DMA Mode, that is, Buffer DMA Mode (GAHBCFG.DMAEn=1,DCFG.DescDMA=0):</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is disabled, this field is used by the application to enable Periodic Transfer Interrupt (PTI) Mode.</p>
<p class="BLANK"></p>
<p>The application can program Periodic Endpoint transfers for multiple (micro)Frames.</p>
<ul><li>0: Periodic Transfer Interrupt feature is disabled, application needs to program transfers for periodic endpoints every (micro)Frame</li><li>1: Periodic Transfer Interrupt feature is enabled, application can program transfers for multiple (micro)Frames for periodic endpoints.</li></ul><p>In the PTI mode, the application receives Transfer Complete Interrupt after transfers for multiple (micro)Frames are completed.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Scatter/Gather DMA Mode: The core transmits the packets only in the frame number in which they are intended to be transmitted.<p class="BLANK"></p>
Non-Scatter/Gather DMA Mode: Periodic Transfer Interrupt feature is disabled.</li></ul><p class="BLANK"></p>
<ul><li>0x1 (ENABLED): Scatter/Gather DMA Mode: The core ignores the frame number, sending packets immediately as the packets are ready.<p class="BLANK"></p>
Non-Scatter/Gather DMA Mode: Periodic Transfer Interrupt feature is enabled.</li></ul><p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_14_13"></a>14:13</p>
</td>
<td>GMC</td>
<td>R/W</td>
<td><p>Global Multi Count (GMC)</p>
<p class="BLANK"></p>
<p>GMC must be programmed only once after initialization.
Applicable only for Scatter/Gather DMA mode. This indicates the number of packets to be serviced for that end point before moving to the next end point. It is only for non-periodic endpoints.</p>
<ul><li>2'b00: Invalid.</li><li>2'b01: 1 packet.</li><li>2'b10: 2 packets.</li><li>2'b11: 3 packets.</li></ul><p>The value of this field automatically changes to 2'h1 when DCFG.DescDMA is set to 1. When Scatter/Gather DMA mode is disabled, this field is reserved. and reads 2'b00.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTVALID): Invalid</li><li>0x1 (ONEPACKET): 1 packet</li><li>0x2 (TWOPACKET): 2 packets</li><li>0x3 (THREEPACKET): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_12"></a>12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_11"></a>11</p>
</td>
<td>PWROnPrgDone</td>
<td>R/W</td>
<td><p>Power-On Programming Done (PWROnPrgDone)</p>
<p class="BLANK"></p>
<p>The application uses this bit to indicate that register programming is completed after a wake-up from Power Down mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOTDONE): Power-On Programming not done</li><li>0x1 (DONE): Power-On Programming Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_10"></a>10</p>
</td>
<td>CGOUTNak</td>
<td>W</td>
<td><p>Clear Global OUT NAK (CGOUTNak)</p>
<p class="BLANK"></p>
<p>A write to this field clears the Global OUT NAK.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable Clear Global OUT NAK</li><li>0x1 (ENABLED): Clear Global OUT NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_9"></a>9</p>
</td>
<td>SGOUTNak</td>
<td>W</td>
<td><p>Set Global OUT NAK (SGOUTNak)</p>
<p class="BLANK"></p>
<p>A write to this field sets the Global OUT NAK. The application uses this bit to send a NAK handshake on all OUT endpoints.
The application must set the this bit only after making sure that the Global OUT NAK Effective bit in the Core Interrupt Register (GINTSTS.GOUTNakEff) is cleared.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable Global OUT NAK</li><li>0x1 (ENABLED): Set Global OUT NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_8"></a>8</p>
</td>
<td>CGNPInNak</td>
<td>W</td>
<td><p>Clear Global Non-periodic IN NAK (CGNPInNak)</p>
<p class="BLANK"></p>
<p>A write to this field clears the Global Non-periodic IN NAK.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): Disable Global Non-periodic IN NAK</li><li>0x1 (ENABLE): Clear Global Non-periodic IN NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_7"></a>7</p>
</td>
<td>SGNPInNak</td>
<td>W</td>
<td><p>Set Global Non-periodic IN NAK (SGNPInNak)</p>
<p class="BLANK"></p>
<p>A write to this field sets the Global Non-periodic IN NAK.The application uses this bit to send a NAK handshake on all non-periodic IN endpoints.
The core can also Set this bit when a timeout condition is detected on a non-periodic endpoint in shared FIFO operation.
The application must Set this bit only after making sure that the Global IN NAK Effective bit in the Core Interrupt Register (GINTSTS.GINNakEff) is cleared</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLE): Disable Global Non-periodic IN NAK</li><li>0x1 (ENABLE): Set Global Non-periodic IN NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_6_4"></a>6:4</p>
</td>
<td>TstCtl</td>
<td>R/W</td>
<td><p>Test Control (TstCtl)</p>
<ul><li>3'b000: Test mode disabled</li><li>3'b001: Test_J mode</li><li>3'b010: Test_K mode</li><li>3'b011: Test_SE0_NAK mode</li><li>3'b100: Test_Packet mode</li><li>3'b101: Test_Force_Enable</li><li>Others: Reserved</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Test mode disabled</li><li>0x1 (TESTJ): Test_J mode</li><li>0x2 (TESTK): Test_K mode</li><li>0x3 (TESTSN): Test_SE0_NAK mode</li><li>0x4 (TESTPM): Test_Packet mode</li><li>0x5 (TESTFE): Test_force_Enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_3"></a>3</p>
</td>
<td>GOUTNakSts</td>
<td>R</td>
<td><p>Global OUT NAK Status (GOUTNakSts)</p>
<ul><li>1'b0: A handshake is sent based on the FIFO Status and the NAK and STALL bit settings.</li><li>1'b1: No data is written to the RxFIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions. All isochronous OUT packets are dropped.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): A handshake is sent based on the FIFO Status and the NAK and STALL bit settings.</li><li>0x1 (ACTIVE): No data is written to the RxFIFO, irrespective of space availability. Sends a NAK handshake on all packets, except on SETUP transactions. All isochronous OUT packets are dropped.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_2"></a>2</p>
</td>
<td>GNPINNakSts</td>
<td>R</td>
<td><p>Global Non-periodic IN NAK Status (GNPINNakSts)</p>
<ul><li>1'b0: A handshake is sent out based on the data availability in the transmit FIFO.</li><li>1'b1: A NAK handshake is sent out on all non-periodic IN endpoints, irrespective of the data availability in the transmit FIFO.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): A handshake is sent out based on the data availability in the transmit FIFO</li><li>0x1 (ACTIVE): A NAK handshake is sent out on all non-periodic IN endpoints, irrespective of the data availability in the transmit FIFO.</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_1"></a>1</p>
</td>
<td>SftDiscon</td>
<td>R/W</td>
<td><p>Soft Disconnect (SftDiscon)</p>
<p class="BLANK"></p>
<p>The application uses this bit to signal the controller to do a soft disconnect. As long as this bit is set, the host does not see that the device is connected, and the device does not receive
signals on the USB. The core stays in the disconnected state until the application clears this bit.</p>
<ul><li>1'b0: Normal operation. When this bit is cleared after a soft disconnect, the core drives the phy_opmode_o signal on the
UTMI+ to 2'b00, which generates a device connect event to the USB host. When the device is reconnected, the USB host restarts device enumeration.</li><li>1'b1: The core drives the phy_opmode_o signal on the UTMI+ to 2'b01, which generates a device disconnect event to the USB host.</li></ul><p>The following is the minimum duration under various conditions for which this bit must be set for the USB host to detect a device disconnect. To accommodate clock jitter, it is
recommended that the application adds some extra delay to the specified minimum duration.</p>
<p class="BLANK"></p>
<p>For high speed, if the device state is,</p>
<ul><li>Suspended, the minimum duration is 1ms + 2.5us</li><li>Idle, the minimum duration is 3ms + 2.5us</li><li>Not Idle or Suspended (performing transactions), the minimum duration 125 us</li></ul><p>For full speed/low speed, if the device state is,</p>
<ul><li>Suspended, the minimum duration is 1ms + 2.5us</li><li>Idle, the minimum duration is 2.5us</li><li>Not Idle or Suspended (performing transactions), the minimum duration 125 us</li></ul><p>Note:</p>
<ul><li>This bit can be also used for ULPI/FS Serial interfaces.</li><li>This bit is not impacted by a soft reset.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NODISCONNECT): The core drives the phy_opmode_o signal on the UTMI+ to 2'b00, which generates a device connect event to the USB host</li><li>0x1 (DISCONNECT): The core drives the phy_opmode_o signal on the UTMI+ to 2'b01, which generates a device disconnect event to the USB host</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DCTL_F_0"></a>0</p>
</td>
<td>RmtWkUpSig</td>
<td>R/W</td>
<td><p>Remote Wakeup Signaling (RmtWkUpSig)</p>
<p class="BLANK"></p>
<p>When the application sets this bit, the core initiates remote
signaling to wake up the USB host. The application must Set this
bit to instruct the core to exit the Suspend state. As specified in
the USB 2.0 specification, the application must clear this bit
1-15 ms after setting it.</p>
<p class="BLANK"></p>
<p>If LPM is enabled and the core is in the L1 (Sleep) state, when the application sets this bit, the core initiates L1 remote signaling to wake up the USB host. The application must set this bit to instruct the core to exit the Sleep state. As specified in the LPM specification, the hardware automatically clears this bit 50 microseconds (TL1DevDrvResume) after being set by the application. The application must not set this bit when GLPMCFG bRemoteWake from the previous LPM transaction is zero.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLEDRMWKUP): Core does not send Remote Wakeup Signaling</li><li>0x1 (ENABLERMWKUP): Core sends Remote Wakeup Signaling</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS"></a>DSTS</p>
<ul><li>Name:Device Status Register</li><li>Description:This register indicates the status of the core with respect to USB-related events. It must be read on interrupts from Device All Interrupts (DAINT) register.</li><li>Size:32 bits</li><li>Offset:0x808</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DSTS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_31_24">31:24</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_23_22">23:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_21_8">21:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_7_4">7:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_2_1">2:1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DevLnSts</td>
<td>SOFFN</td>
<td>Rsvd</td>
<td>ErrticErr</td>
<td>EnumSpd</td>
<td>SuspSts</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DSTS"></a><p class="title">Table�91.�Fields for Register: DSTS</p>
<table summary="Fields for Register: DSTS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_31_24"></a>31:24</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_23_22"></a>23:22</p>
</td>
<td>DevLnSts</td>
<td>R</td>
<td><p>Device Line Status (DevLnSts)</p>
<p class="BLANK"></p>
<p>Indicates the current logic level USB data lines</p>
<ul><li>DevLnSts[1]: Logic level of D-</li><li>DevLnSts[0]: Logic level of D+</li></ul><p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_21_8"></a>21:8</p>
</td>
<td>SOFFN</td>
<td>R</td>
<td><p>Frame or Microframe Number of the Received SOF (SOFFN)</p>
<p class="BLANK"></p>
<p>When the core is operating at high speed, this field contains a microframe number. When the core is operating at full or low speed, this field contains a Frame number.</p>
<p class="BLANK"></p>
<p>Note: This register may return a non-zero value if read immediately after power-on reset.
In case the register bit reads non-zero immediately after power-on reset, it does not
indicate that SOF has been received from the host. The read value of this interrupt is
valid only after a valid connection between host and device is established.</p>
<p>Value After Reset:0x0</p>
<p>Volatile:true</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_7_4"></a>7:4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_3"></a>3</p>
</td>
<td>ErrticErr</td>
<td>R</td>
<td><p>Erratic Error (ErrticErr)</p>
<p class="BLANK"></p>
<p>The core sets this bit to report any erratic errors
(phy_rxvalid_i/phy_rxvldh_i or phy_rxactive_i is asserted for at least 2 ms, due to PHY error) seen on the UTMI+.
Due to erratic errors, the core goes into Suspended state and an interrupt is generated to the application with Early Suspend bit of the Core Interrupt register (GINTSTS.ErlySusp).
If the early suspend is asserted due to an erratic error, the application must perform a PHY reset followed by a soft reset to controller.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Erratic Error</li><li>0x1 (ACTIVE): Erratic Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_2_1"></a>2:1</p>
</td>
<td>EnumSpd</td>
<td>R</td>
<td><p>Enumerated Speed (EnumSpd)</p>
<p class="BLANK"></p>
<p>Indicates the speed at which the controller has come up
after speed detection through a connect or reset sequence.</p>
<ul><li>2'b00: High speed (PHY clock is running at 30 or 60 MHz)</li><li>2'b01: Full speed (PHY clock is running at 30 or 60 MHz)</li><li>2'b10: Low speed (PHY clock is running at 6 MHz)</li><li>2'b11: Full speed (PHY clock is running at 48 MHz)</li></ul><p>Low speed is not supported for devices using a UTMI+ PHY.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (HS3060): High speed (PHY clock is running at 30 or 60 MHz)</li><li>0x1 (FS3060): Full speed (PHY clock is running at 30 or 60 MHz)</li><li>0x2 (LS6): Low speed (PHY clock is running at 6 MHz)</li><li>0x3 (FS48): Full speed (PHY clock is running at 48 MHz)</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DSTS_F_0"></a>0</p>
</td>
<td>SuspSts</td>
<td>R</td>
<td><p>Suspend Status (SuspSts)</p>
<p class="BLANK"></p>
<p>In Device mode, this bit is set as long as a Suspend condition is
detected on the USB. The core enters the Suspend state
when there is no activity on the phy_line_state_i signal for an
extended period of time. The core comes out of the suspend under the following conditions :</p>
<ul><li>If there is any activity on the phy_line_state_i signal, or</li><li>If the application writes to the Remote Wakeup Signaling bit in the Device Control register (DCTL.RmtWkUpSig).</li></ul><p>When the core comes out of the suspend, this bit is set to 1'b0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No suspend state</li><li>0x1 (ACTIVE): Suspend state</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK"></a>DIEPMSK</p>
<ul><li>Name:Device IN Endpoint Common Interrupt Mask Register</li><li>Description:This register works with each of the Device IN Endpoint Interrupt (DIEPINTn) registers for all endpoints to generate an interrupt per IN endpoint. The IN endpoint interrupt for a specific status in the DIEPINTn register can be masked by writing to the corresponding bit in this register. Status bits are masked by default.</li><li>Size:32 bits</li><li>Offset:0x810</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_31_14">31:14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_12_10">12:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NAKMsk</td>
<td>Rsvd</td>
<td>BNAInIntrMsk</td>
<td>TxfifoUndrnMsk</td>
<td>Rsvd</td>
<td>INEPNakEffMsk</td>
<td>INTknEPMisMsk</td>
<td>INTknTXFEmpMsk</td>
<td>TimeOUTMsk</td>
<td>AHBErrMsk</td>
<td>EPDisbldMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPMSK"></a><p class="title">Table�92.�Fields for Register: DIEPMSK</p>
<table summary="Fields for Register: DIEPMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_31_14"></a>31:14</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_13"></a>13</p>
</td>
<td>NAKMsk</td>
<td>R/W</td>
<td><p>NAK interrupt Mask (NAKMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Interrupt</li><li>0x1 (NOMASK): No Mask NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_12_10"></a>12:10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_9"></a>9</p>
</td>
<td>BNAInIntrMsk</td>
<td>R/W</td>
<td><p>BNA interrupt Mask (BNAInIntrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask BNA Interrupt</li><li>0x1 (NOMASK): No BNA Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_8"></a>8</p>
</td>
<td>TxfifoUndrnMsk</td>
<td>R/W</td>
<td><p>Fifo Underrun Mask (TxfifoUndrnMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Fifo Underrun Interrupt</li><li>0x1 (NOMASK): No Fifo Underrun Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_6"></a>6</p>
</td>
<td>INEPNakEffMsk</td>
<td>R/W</td>
<td><p>IN Endpoint NAK Effective Mask (INEPNakEffMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint NAK Effective Interrupt</li><li>0x1 (NOMASK): No IN Endpoint NAK Effective Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_5"></a>5</p>
</td>
<td>INTknEPMisMsk</td>
<td>R/W</td>
<td><p>IN Token received with EP Mismatch Mask (INTknEPMisMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Token received with EP Mismatch Interrupt</li><li>0x1 (NOMASK): No Mask IN Token received with EP Mismatch Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_4"></a>4</p>
</td>
<td>INTknTXFEmpMsk</td>
<td>R/W</td>
<td><p>IN Token Received When TxFIFO Empty Mask (INTknTXFEmpMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Token Received When TxFIFO Empty Interrupt</li><li>0x1 (NOMASK): No IN Token Received When TxFIFO Empty Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_3"></a>3</p>
</td>
<td>TimeOUTMsk</td>
<td>R/W</td>
<td><p>Timeout Condition Mask (TimeOUTMsk) (Non-isochronous endpoints)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Timeout Condition Interrupt</li><li>0x1 (NOMASK): No Timeout Condition Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error Mask (AHBErrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask AHB Error Interrupt</li><li>0x1 (NOMASK): No AHB Error Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_1"></a>1</p>
</td>
<td>EPDisbldMsk</td>
<td>R/W</td>
<td><p>Endpoint Disabled Interrupt Mask (EPDisbldMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Endpoint Disabled Interrupt</li><li>0x1 (NOMASK): No Endpoint Disabled Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPMSK_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Interrupt Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transfer Completed Interrupt</li><li>0x1 (NOMASK): No Transfer Completed Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK"></a>DOEPMSK</p>
<ul><li>Name:Device OUT Endpoint Common Interrupt Mask Register</li><li>Description:This register works with each of the Device OUT Endpoint Interrupt (DOEPINTn) registers for all endpoints to generate an interrupt per OUT endpoint. The OUT endpoint interrupt for a specific status in the DOEPINTn register can be masked by writing into the corresponding bit in this register. Status bits are masked by default.</li><li>Size:32 bits</li><li>Offset:0x814</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_11_10">11:10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETMsk</td>
<td>NAKMsk</td>
<td>BbleErrMsk</td>
<td>Rsvd</td>
<td>BnaOutIntrMsk</td>
<td>OutPktErrMsk</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvdMsk</td>
<td>OUTTknEPdisMsk</td>
<td>SetUPMsk</td>
<td>AHBErrMsk</td>
<td>EPDisbldMsk</td>
<td>XferComplMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPMSK"></a><p class="title">Table�93.�Fields for Register: DOEPMSK</p>
<table summary="Fields for Register: DOEPMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_14"></a>14</p>
</td>
<td>NYETMsk</td>
<td>R/W</td>
<td><p>NYET interrupt Mask (NYETMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NYET Interrupt</li><li>0x1 (NOMASK): No NYET Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_13"></a>13</p>
</td>
<td>NAKMsk</td>
<td>R/W</td>
<td><p>NAK interrupt Mask (NAKMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask NAK Interrupt</li><li>0x1 (NOMASK): No NAK Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_12"></a>12</p>
</td>
<td>BbleErrMsk</td>
<td>R/W</td>
<td><p>Babble Error interrupt Mask (BbleErrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Babble Error Interrupt</li><li>0x1 (NOMASK): No Babble Error Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_11_10"></a>11:10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_9"></a>9</p>
</td>
<td>BnaOutIntrMsk</td>
<td>R/W</td>
<td><p>BNA interrupt Mask (BnaOutIntrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask BNA Interrupt</li><li>0x1 (NOMASK): No BNA Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_8"></a>8</p>
</td>
<td>OutPktErrMsk</td>
<td>R/W</td>
<td><p>OUT Packet Error Mask (OutPktErrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Packet Error Interrupt</li><li>0x1 (NOMASK): No OUT Packet Error Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W</td>
<td><p>Back-to-Back SETUP Packets Received Mask (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Back-to-Back SETUP Packets Received Interrupt</li><li>0x1 (NOMASK):</li></ul><p>No Back-to-Back SETUP Packets Received Interrupt Mask</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_5"></a>5</p>
</td>
<td>StsPhseRcvdMsk</td>
<td>R/W</td>
<td><p>Status Phase Received Mask (StsPhseRcvdMsk)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Status Phase Received Mask</li><li>0x1 (NOMASK): No Status Phase Received Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_4"></a>4</p>
</td>
<td>OUTTknEPdisMsk</td>
<td>R/W</td>
<td><p>OUT Token Received when Endpoint Disabled Mask (OUTTknEPdisMsk)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Token Received when Endpoint Disabled Interrupt</li><li>0x1 (NOMASK): No OUT Token Received when Endpoint Disabled Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_3"></a>3</p>
</td>
<td>SetUPMsk</td>
<td>R/W</td>
<td><p>SETUP Phase Done Mask (SetUPMsk)</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask SETUP Phase Done Interrupt</li><li>0x1 (NOMASK): No SETUP Phase Done Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_2"></a>2</p>
</td>
<td>AHBErrMsk</td>
<td>R/W</td>
<td><p>AHB Error (AHBErrMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask AHB Error Interrupt</li><li>0x1 (NOMASK): No AHB Error Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_1"></a>1</p>
</td>
<td>EPDisbldMsk</td>
<td>R/W</td>
<td><p>Endpoint Disabled Interrupt Mask (EPDisbldMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Endpoint Disabled Interrupt</li><li>0x1 (NOMASK): No Endpoint Disabled Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPMSK_F_0"></a>0</p>
</td>
<td>XferComplMsk</td>
<td>R/W</td>
<td><p>Transfer Completed Interrupt Mask (XferComplMsk)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask Transfer Completed Interrupt</li><li>0x1 (NOMASK): No Transfer Completed Interrupt Mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT"></a>DAINT</p>
<ul><li>Name:Device All Endpoints Interrupt Register</li><li>Description:When a significant event occurs on an endpoint, a Device All Endpoints Interrupt register interrupts the
application using the Device OUT Endpoints Interrupt bit or Device IN Endpoints Interrupt bit of the Core
Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively). This is shown in Figure 5-2. There is
one interrupt bit per endpoint, up to a maximum of 16 bits for OUT endpoints and 16 bits for IN endpoints.
For a bidirectional endpoint, the corresponding IN and OUT interrupt bits are used. Bits in this register are
set and cleared when the application sets and clears bits in the corresponding Device Endpoint-n Interrupt
register (DIEPINTn/DOEPINTn).</li><li>Size:32 bits</li><li>Offset:0x818</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DAINT"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_31_21">31:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_15_5">15:5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>OutEPInt4</td>
<td>OutEPInt3</td>
<td>OutEPInt2</td>
<td>OutEPInt1</td>
<td>OutEPInt0</td>
<td>Rsvd</td>
<td>InEpInt4</td>
<td>InEpInt3</td>
<td>InEpInt2</td>
<td>InEpInt1</td>
<td>InEpInt0</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DAINT"></a><p class="title">Table�94.�Fields for Register: DAINT</p>
<table summary="Fields for Register: DAINT" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_31_21"></a>31:21</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_20"></a>20</p>
</td>
<td>OutEPInt4</td>
<td>R</td>
<td><p>OUT Endpoint 4 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the OUT EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_19"></a>19</p>
</td>
<td>OutEPInt3</td>
<td>R</td>
<td><p>OUT Endpoint 3 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the OUT EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_18"></a>18</p>
</td>
<td>OutEPInt2</td>
<td>R</td>
<td><p>OUT Endpoint 2 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the OUT EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_17"></a>17</p>
</td>
<td>OutEPInt1</td>
<td>R</td>
<td><p>OUT Endpoint 1 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the OUT EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_16"></a>16</p>
</td>
<td>OutEPInt0</td>
<td>R</td>
<td><p>OUT Endpoint 0 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for OUT EP0</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_15_5"></a>15:5</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_4"></a>4</p>
</td>
<td>InEpInt4</td>
<td>R</td>
<td><p>IN Endpoint 4 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the IN EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_3"></a>3</p>
</td>
<td>InEpInt3</td>
<td>R</td>
<td><p>IN Endpoint 3 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the IN EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_2"></a>2</p>
</td>
<td>InEpInt2</td>
<td>R</td>
<td><p>IN Endpoint 2 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the IN EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_1"></a>1</p>
</td>
<td>InEpInt1</td>
<td>R</td>
<td><p>IN Endpoint 1 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for the IN EP</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINT_F_0"></a>0</p>
</td>
<td>InEpInt0</td>
<td>R</td>
<td><p>IN Endpoint 0 Interrupt Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Interrupt</li><li>0x1 (ACTIVE): Interrupt is active for IN EP0</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK"></a>DAINTMSK</p>
<ul><li>Name:Device All Endpoints Interrupt Mask Register</li><li>Description:The Device Endpoint Interrupt Mask register works with the Device Endpoint Interrupt register to interrupt the application when an event occurs on a device endpoint. However, the Device All Endpoints Interrupt (DAINT) register bit corresponding to that interrupt is still set.</li><li>Size:32 bits</li><li>Offset:0x81c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DAINTMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_31_21">31:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_18">18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_15_5">15:5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>OutEPMsk4</td>
<td>OutEPMsk3</td>
<td>OutEPMsk2</td>
<td>OutEPMsk1</td>
<td>OutEPMsk0</td>
<td>Rsvd</td>
<td>InEpMsk4</td>
<td>InEpMsk3</td>
<td>InEpMsk2</td>
<td>InEpMsk1</td>
<td>InEpMsk0</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DAINTMSK"></a><p class="title">Table�95.�Fields for Register: DAINTMSK</p>
<table summary="Fields for Register: DAINTMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_31_21"></a>31:21</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_20"></a>20</p>
</td>
<td>OutEPMsk4</td>
<td>R/W</td>
<td><p>OUT Endpoint 4 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_19"></a>19</p>
</td>
<td>OutEPMsk3</td>
<td>R/W</td>
<td><p>OUT Endpoint 3 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_18"></a>18</p>
</td>
<td>OutEPMsk2</td>
<td>R/W</td>
<td><p>OUT Endpoint 2 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_17"></a>17</p>
</td>
<td>OutEPMsk1</td>
<td>R/W</td>
<td><p>OUT Endpoint 1 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_16"></a>16</p>
</td>
<td>OutEPMsk0</td>
<td>R/W</td>
<td><p>OUT Endpoint 0 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask OUT Endpoint 0 Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_15_5"></a>15:5</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_4"></a>4</p>
</td>
<td>InEpMsk4</td>
<td>R/W</td>
<td><p>IN Endpoint 4 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_3"></a>3</p>
</td>
<td>InEpMsk3</td>
<td>R/W</td>
<td><p>IN Endpoint 3 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_2"></a>2</p>
</td>
<td>InEpMsk2</td>
<td>R/W</td>
<td><p>IN Endpoint 2 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_1"></a>1</p>
</td>
<td>InEpMsk1</td>
<td>R/W</td>
<td><p>IN Endpoint 1 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DAINTMSK_F_0"></a>0</p>
</td>
<td>InEpMsk0</td>
<td>R/W</td>
<td><p>IN Endpoint 0 Interrupt mask Bit</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (MASK): Mask IN Endpoint 0 Interrupt</li><li>0x1 (NOMASK): No Interrupt mask</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS"></a>DVBUSDIS</p>
<ul><li>Name:Device VBUS Discharge Time Register</li><li>Description:This register specifies the VBUS discharge time after VBUS pulsing during SRP.</li><li>Size:32 bits</li><li>Offset:0x828</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DVBUSDIS"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DVBUSDis</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DVBUSDIS"></a><p class="title">Table�96.�Fields for Register: DVBUSDIS</p>
<table summary="Fields for Register: DVBUSDIS" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSDIS_F_15_0"></a>15:0</p>
</td>
<td>DVBUSDis</td>
<td>R/W</td>
<td><p>Device VBUS Discharge Time (DVBUSDis)</p>
<p class="BLANK"></p>
<p>Specifies the VBUS discharge time after VBUS pulsing during SRP. This value equals (VBUS discharge time in PHY clocks) / 1, 024.</p>
<p class="BLANK"></p>
<p>The value you use depends whether the PHY is operating at 30MHz (16-bit data width) or 60 MHz (8-bit data width).</p>
<p class="BLANK"></p>
<p>Depending on your VBUS load, this value can need adjustment.</p>
<p>Value After Reset:0x17d7</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE"></a>DVBUSPULSE</p>
<ul><li>Name:Device VBUS Pulsing Time Register</li><li>Description:This register contains the VBUS pulsing time during SRP.</li><li>Size:32 bits</li><li>Offset:0x82c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE_F_31_12">31:12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE_F_11_0">11:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>DVBUSPulse</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE"></a><p class="title">Table�97.�Fields for Register: DVBUSPULSE</p>
<table summary="Fields for Register: DVBUSPULSE" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE_F_31_12"></a>31:12</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DVBUSPULSE_F_11_0"></a>11:0</p>
</td>
<td>DVBUSPulse</td>
<td>R/W</td>
<td><p>Device VBUS Pulsing Time (DVBUSPulse)</p>
<p class="BLANK"></p>
<p>Specifies the VBUS pulsing time during SRP. This value equals (VBUS pulsing time in PHY clocks) / 1, 024</p>
<p class="BLANK"></p>
<p>The value you use depends whether the PHY is operating at 30MHz (16-bit data width) or 60 MHz (8-bit data width).</p>
<p>Value After Reset:0x5b8</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL"></a>DTHRCTL</p>
<ul><li>Name:Device Threshold Control Register</li><li>Description:This register contains the Receive and Transmit Threshold characteristics of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x830</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTHRCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_31_28">31:28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_25_17">25:17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_15_13">15:13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_12_11">12:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_10_2">10:2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>ArbPrkEn</td>
<td>Rsvd</td>
<td>RxThrLen</td>
<td>RxThrEn</td>
<td>Rsvd</td>
<td>AHBThrRatio</td>
<td>TxThrLen</td>
<td>ISOThrEn</td>
<td>NonISOThrEn</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTHRCTL"></a><p class="title">Table�98.�Fields for Register: DTHRCTL</p>
<table summary="Fields for Register: DTHRCTL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_31_28"></a>31:28</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_27"></a>27</p>
</td>
<td>ArbPrkEn</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Arbiter Parking Enable (ArbPrkEn)</p>
<p class="BLANK"></p>
<p>This bit controls internal DMA arbiter parking for IN endpoints. If thresholding is enabled and this bit is set to one, then the arbiter parks on the IN endpoint for which there is a token received on the USB. This is done to avoid getting into underrun conditions. By default, arbiter parking is enabled.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable DMA arbiter parking</li><li>0x1 (ENABLED): Enable DMA arbiter parking for IN endpoints</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_26"></a>26</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_25_17"></a>25:17</p>
</td>
<td>RxThrLen</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Receive Threshold Length (RxThrLen)</p>
<p class="BLANK"></p>
<p>This field specifies Receive thresholding size in DWORDS.
This field also specifies the amount of data received on the USB before the core can start transmitting on the AHB.
The threshold length has to be at least eight DWORDS.
The recommended value for ThrLen is to be the same as the programmed
AHB Burst Length (GAHBCFG.HBstLen).</p>
<p>Value After Reset:0x8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_16"></a>16</p>
</td>
<td>RxThrEn</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Receive Threshold Enable (RxThrEn)</p>
<p class="BLANK"></p>
<p>When this bit is set, the core enables thresholding in the receive direction.</p>
<p class="BLANK"></p>
<p>Note: We recommends that you do not enable RxThrEn, because it may cause issues in the RxFIFO especially during error conditions such as RxError and Babble.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable thresholding</li><li>0x1 (ENABLED): Enable thresholding in the receive direction</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_15_13"></a>15:13</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_12_11"></a>12:11</p>
</td>
<td>AHBThrRatio</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>AHB Threshold Ratio (AHBThrRatio)</p>
<p class="BLANK"></p>
<p>These bits define the ratio between the AHB threshold and the MAC threshold for the
transmit path only. The AHB threshold always remains less than or equal to the USB
threshold, because this does not increase overhead. Both the AHB and the MAC
threshold must be DWORD-aligned. The application needs to program TxThrLen and the
AHBThrRatio to make the AHB Threshold value DWORD aligned. If the AHB threshold
value is not DWORD aligned, the core might not behave correctly. When programming
the TxThrLen and AHBThrRatio, the application must ensure that the minimum AHB
threshold value does not go below 8 DWORDS to meet the USB turnaround time
requirements.</p>
<ul><li>2'b00: AHB threshold = MAC threshold</li><li>2'b01: AHB threshold = MAC threshold / 2</li><li>2'b10: AHB threshold = MAC threshold / 4</li><li>2'b11: AHB threshold = MAC threshold / 8</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (THRESZERO): AHB threshold = MAC threshold</li><li>0x1 (THRESONE): AHB threshold = MAC threshold /2</li><li>0x2 (THRESTWO): AHB threshold = MAC threshold /4</li><li>0x3 (THRESTHREE): AHB threshold = MAC threshold /8</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_10_2"></a>10:2</p>
</td>
<td>TxThrLen</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Transmit Threshold Length (TxThrLen)</p>
<p class="BLANK"></p>
<p>This field specifies Transmit thresholding size in DWORDS. This also forms
the MAC threshold and specifies the amount of data in bytes to be in the
corresponding endpoint transmit FIFO, before the core can start transmit
on the USB. The threshold length has to be at least eight DWORDS when the
value of AHBThrRatio is 2'h00. In case the AHBThrRatio is non zero the
application needs to ensure that the AHB Threshold value does not go below
the recommended eight DWORD. This field controls both isochronous and
non-isochronous IN endpoint thresholds. The recommended value for ThrLen
is to be the same as the programmed AHB Burst Length (GAHBCFG.HBstLen).</p>
<p class="BLANK"></p>
<p>Note:</p>
<ul><li>When OTG_ARCHITECTURE="0," the reset value of this register field is 0.</li><li>When OTG_ARCHITECTURE="2," the reset value of this register field is 8.</li></ul><p></p>
<p>Value After Reset:0x8</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_1"></a>1</p>
</td>
<td>ISOThrEn</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>ISO IN Endpoints Threshold Enable. (ISOThrEn)</p>
<p class="BLANK"></p>
<p>When this bit is Set, the core enables thresholding for isochronous IN
endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No thresholding</li><li>0x1 (ENABLED): Enables thresholding for isochronous IN endpoints</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTHRCTL_F_0"></a>0</p>
</td>
<td>NonISOThrEn</td>
<td>OTG_ARCHITECTURE == 0 ? R:R/W</td>
<td><p>Non-ISO IN Endpoints Threshold Enable. (NonISOThrEn)</p>
<p class="BLANK"></p>
<p>When this bit is Set, the core enables thresholding for Non Isochronous IN endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): No thresholding</li><li>0x1 (ENABLED): Enable thresholding for non-isochronous IN endpoints</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK"></a>DIEPEMPMSK</p>
<ul><li>Name:Device IN Endpoint FIFO Empty Interrupt Mask Register</li><li>Description:This register is valid only in Dedicated FIFO operation (OTG_EN_DED_TX_FIFO = 1). This register is used to control the IN endpoint FIFO empty interrupt generation (DIEPINTn.TxfEmp).</li><li>Size:32 bits</li><li>Offset:0x834</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>InEpTxfEmpMsk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK"></a><p class="title">Table�99.�Fields for Register: DIEPEMPMSK</p>
<table summary="Fields for Register: DIEPEMPMSK" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPEMPMSK_F_15_0"></a>15:0</p>
</td>
<td>InEpTxfEmpMsk</td>
<td>R/W</td>
<td><p>IN EP Tx FIFO Empty Interrupt Mask Bits (InEpTxfEmpMsk)</p>
<p class="BLANK"></p>
<p>These bits acts as mask bits for DIEPINTn.TxFEmp interrupt, one bit per IN Endpoint:</p>
<p class="BLANK"></p>
<p>Bit 0 for IN EP 0, bit 15 for IN EP 15</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (EP0_MASK): Mask IN EP0 Tx FIFO Empty Interrupt</li><li>0x2 (EP1_MASK): Mask IN EP1 Tx FIFO Empty Interrupt</li><li>0x4 (EP2_MASK): Mask IN EP2 Tx FIFO Empty Interrupt</li><li>0x8 (EP3_MASK): Mask IN EP3 Tx FIFO Empty Interrupt</li><li>0x10 (EP4_MASK): Mask IN EP4 Tx FIFO Empty Interrupt</li><li>0x20 (EP5_MASK): Mask IN EP5 Tx FIFO Empty Interrupt</li><li>0x40 (EP6_MASK): Mask IN EP6 Tx FIFO Empty Interrupt</li><li>0x80 (EP7_MASK): Mask IN EP7 Tx FIFO Empty Interrupt</li><li>0x100 (EP8_MASK): Mask IN EP8 Tx FIFO Empty Interrupt</li><li>0x200 (EP9_MASK): Mask IN EP9 Tx FIFO Empty Interrupt</li><li>0x400 (EP10_MASK): Mask IN EP10 Tx FIFO Empty Interrupt</li><li>0x800 (EP11_MASK): Mask IN EP11 Tx FIFO Empty Interrupt</li><li>0x1000 (EP12_MASK): Mask IN EP12 Tx FIFO Empty Interrupt</li><li>0x2000 (EP13_MASK): Mask IN EP13 Tx FIFO Empty Interrupt</li><li>0x4000 (EP14_MASK): Mask IN EP14 Tx FIFO Empty Interrupt</li><li>0x8000 (EP15_MASK): Mask IN EP15 Tx FIFO Empty Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0"></a>DIEPCTL0</p>
<ul><li>Name:Device Control IN Endpoint 0 Control Register</li><li>Description:This register is used to control the characteristics of the IN Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x900</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPCTL0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_29_28">29:28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_14_2">14:2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_1_0">1:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>Rsvd</td>
<td>SNAK</td>
<td>CNAK</td>
<td>TxFNum</td>
<td>Stall</td>
<td>Rsvd</td>
<td>EPType</td>
<td>NAKSts</td>
<td>Rsvd</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPCTL0"></a><p class="title">Table�100.�Fields for Register: DIEPCTL0</p>
<table summary="Fields for Register: DIEPCTL0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled for IN endpoints, this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is disabled (such as in buffer pointer based DMA mode) this bit indicates that data is ready to be transmitted on the endpoint.
The core clears this bit before setting the following interrupts on this endpoint:</p>
<ul><li>Endpoint Disabled</li><li>Transfer Completed</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting data on an endpoint,
even before the transfer for that endpoint is complete. The application
must wait for the Endpoint Disabled interrupt before treating the endpoint
as disabled. The core clears this bit before setting the Endpoint Disabled
Interrupt. The application must Set this bit only if Endpoint Enable is
already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No action</li><li>0x1 (ACTIVE): Disabled Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_29_28"></a>29:28</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)
A write to this bit sets the NAK bit for the endpoint.
Using this bit, the application can control the transmission of NAK
handshakes on an endpoint. The core can also set this bit for an
endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSET): No action</li><li>0x1 (SET): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOCLEAR): No action</li><li>0x1 (CLEAR): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_25_22"></a>25:22</p>
</td>
<td>TxFNum</td>
<td>OTG_EN_DED_TX_FIFO == 1 ? R/W : R</td>
<td><p>TxFIFO Number (TxFNum)</p>
<ul><li>For Shared FIFO operation, this value is always set to 0, indicating that control IN endpoint 0 data is always written in the Non-Periodic Transmit FIFO.</li><li>For Dedicated FIFO operation, this value is set to the FIFO number that is assigned to IN Endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXFIFO0): Tx FIFO 0</li><li>0x1 (TXFIFO1): Tx FIFO 1</li><li>0x2 (TXFIFO2): Tx FIFO 2</li><li>0x3 (TXFIFO3): Tx FIFO 3</li><li>0x4 (TXFIFO4): Tx FIFO 4</li><li>0x5 (TXFIFO5): Tx FIFO 5</li><li>0x6 (TXFIFO6): Tx FIFO 6</li><li>0x7 (TXFIFO7): Tx FIFO 7</li><li>0x8 (TXFIFO8): Tx FIFO 8</li><li>0x9 (TXFIFO9): Tx FIFO 9</li><li>0xa (TXFIFO10): Tx FIFO 10</li><li>0xb (TXFIFO11): Tx FIFO 11</li><li>0xc (TXFIFO12): Tx FIFO 12</li><li>0xd (TXFIFO13): Tx FIFO 13</li><li>0xe (TXFIFO14): Tx FIFO 14</li><li>0xf (TXFIFO15): Tx FIFO 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a
SETUP token is received for this endpoint. If a NAK bit, Global Nonperiodic
IN NAK, or Global OUT NAK is set along with this bit, the STALL
bit takes priority.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall</li><li>0x1 (ACTIVE): Stall Handshake</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Hardcoded to 00 for control.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ACTIVE): Endpoint Control 0</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When this bit is set, either by the application or core, the core stops
transmitting data, even If there is data available in the TxFIFO.
Irrespective of this bit's setting, the core always responds to SETUP data
packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (ACTIVE):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>This bit is always SET to 1, indicating that control endpoint 0 is always active in all configurations and interfaces.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ACTIVE0): Control endpoint is always active</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_14_2"></a>14:2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL0_F_1_0"></a>1:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current logical endpoint.</p>
<ul><li>2'b00: 64 bytes</li><li>2'b01: 32 bytes</li><li>2'b10: 16 bytes</li><li>2'b11: 8 bytes</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (BYTES64): 64 bytes</li><li>0x1 (BYTES32): 32 bytes</li><li>0x2 (BYTES16): 16 bytes</li><li>0x3 (BYTES8): 8 bytes</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0"></a>DIEPINT0</p>
<ul><li>Name:Device IN Endpoint 0 Interrupt Register</li><li>Description:This register indicates the status of an endpoint with respect to USB- and AHB-related events. It is shown in the "Interrupt Hierarchy" figure in the databook. The application must read this register when the OUT Endpoints Interrupt bit or IN Endpoints Interrupt bit of the Core Interrupt register (GINTSTS.OEPInt or GINTSTS.IEPInt, respectively) is set. Before the application can read this register, it must first read the Device All Endpoints Interrupt (DAINT) register to get the exact endpoint number for the Device Endpoint-n Interrupt register. The application must clear the appropriate bit in this register to clear the corresponding bits in the DAINT and GINTSTS registers</li><li>Size:32 bits</li><li>Offset:0x908</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPINT0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>TxfifoUndrn</td>
<td>TxFEmp</td>
<td>INEPNakEff</td>
<td>INTknEPMis</td>
<td>INTknTXFEmp</td>
<td>TimeOUT</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPINT0"></a><p class="title">Table�101.�Fields for Register: DIEPINT0</p>
<table summary="Fields for Register: DIEPINT0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
&lt;brIn case of isochronous IN endpoints the interrupt gets generated when a zero length packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled. The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_8"></a>8</p>
</td>
<td>TxfifoUndrn</td>
<td>R/W1C</td>
<td><p>Fifo Underrun (TxfifoUndrn)</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints only.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when it detects a transmit FIFO underrun condition in threshold mode for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Fifo Underrun interrupt</li><li>0x1 (ACTIVE): Fifo Underrun interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_7"></a>7</p>
</td>
<td>TxFEmp</td>
<td>R</td>
<td><p>Transmit FIFO Empty (TxFEmp)</p>
<p class="BLANK"></p>
<p>This bit is valid only for IN Endpoints</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the TxFIFO for this endpoint is either half or completely empty. The half or completely empty status is determined by the TxFIFO Empty Level bit in the Core AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transmit FIFO Empty interrupt</li><li>0x1 (ACTIVE): Transmit FIFO Empty interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_6"></a>6</p>
</td>
<td>INEPNakEff</td>
<td>R/W1C</td>
<td><p>IN Endpoint NAK Effective (INEPNakEff)</p>
<p class="BLANK"></p>
<p>Applies to periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</p>
<p class="BLANK"></p>
<p>This interrupt indicates that the core has sampled the NAK bit</p>
<p class="BLANK"></p>
<p>Set (either by the application or by the core).</p>
<p class="BLANK"></p>
<p>The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</p>
<p class="BLANK"></p>
<p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Endpoint NAK Effective interrupt</li><li>0x1 (ACTIVE): IN Endpoint NAK Effective interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_5"></a>5</p>
</td>
<td>INTknEPMis</td>
<td>R/W1C</td>
<td><p>IN Token Received with EP Mismatch (INTknEPMis)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received with EP Mismatch interrupt</li><li>0x1 (ACTIVE): IN Token Received with EP Mismatch interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_4"></a>4</p>
</td>
<td>INTknTXFEmp</td>
<td>R/W1C</td>
<td><p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received when TxFIFO Empty interrupt</li><li>0x1 (ACTIVE): IN Token Received when TxFIFO Empty Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_3"></a>3</p>
</td>
<td>TimeOUT</td>
<td>R/W1C</td>
<td><p>Timeout Condition (TimeOUT)</p>
<ul><li>In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</li><li>In dedicated FIFO mode, applies only to Control IN endpoints.</li><li>In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</li></ul><p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Timeout interrupt</li><li>0x1 (ACTIVE): Timeout interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT0_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Completed Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0"></a>DIEPTSIZ0</p>
<ul><li>Name:Device IN Endpoint 0 Transfer Size Register</li><li>Description:The application must modify this register before enabling endpoint 0. Once endpoint 0 is enabled using Endpoint Enable bit of the Device Control Endpoint 0 Control registers (DIEPCTL0.EPEna/DOEPCTL0.EPEna), the core modifies this register. The application can only read this register once the core has cleared the Endpoint Enable bit. Nonzero endpoints use the registers for endpoints 115. When Scatter/Gather DMA mode is enabled, this register must not be programmed by the application. If the application reads this register when Scatter/Gather DMA mode is enabled, the core returns all zeros.</li><li>Size:32 bits</li><li>Offset:0x910</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_31_21">31:21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_20_19">20:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_18_7">18:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_6_0">6:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>PktCnt</td>
<td>Rsvd</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0"></a><p class="title">Table�102.�Fields for Register: DIEPTSIZ0</p>
<table summary="Fields for Register: DIEPTSIZ0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_31_21"></a>31:21</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_20_19"></a>20:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>Indicates the total number of USB packets that constitute the</p>
<p class="BLANK"></p>
<p>Transfer Size amount of data for endpoint 0.</p>
<ul><li>IN Endpoints : This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</li><li>OUT Endpoints: This field is decremented every time a packet (maximum size or short packet) is written to the RxFIFO.</li></ul><p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_18_7"></a>18:7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ0_F_6_0"></a>6:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>This field contains the transfer size in bytes for the current endpoint. The transfer size (XferSize) = Sum of buffer sizes across all descriptors in the list for the endpoint.
In Buffer DMA, the core only interrupts the application after it has exhausted the transfer size amount of data. The transfer size can be set to the maximum packet size of the endpoint, to be interrupted at the end of each packet.</p>
<ul><li>IN Endpoints: The core decrements this field every time a packet from the external memory is written to the TxFIFO.</li><li>OUT Endpoints: The core decrements this field every time a packet is read from the RxFIFO and written to the external memory.</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA0"></a>DIEPDMA0</p>
<ul><li>Name:Device IN Endpoint 0 DMA Address Register</li><li>Description:This register contains the DMA Address for the IN Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x914</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMA0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA0_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMA0"></a><p class="title">Table�103.�Fields for Register: DIEPDMA0</p>
<table summary="Fields for Register: DIEPDMA0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA0_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>DMAAddr</p>
<p class="BLANK"></p>
<p>This field holds the start address of the external memory for storing or fetching endpoint data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give only a DWORD-aligned address.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0"></a>DTXFSTS0</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO Status Register 0</li><li>Description:This register contains information about the IN Endpoint Transmit FIFO of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x918</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTXFSTS0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTXFSTS0"></a><p class="title">Table�104.�Fields for Register: DTXFSTS0</p>
<table summary="Fields for Register: DTXFSTS0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS0_F_15_0"></a>15:0</p>
</td>
<td>INEPTxFSpcAvail</td>
<td>R</td>
<td><p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Endpoint TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Endpoint TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 n 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic FIFO sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field is,</p>
<ul><li>the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and</li><li>OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</li></ul><p>Value After Reset:0x1100</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0"></a>DIEPDMAB0</p>
<ul><li>Name:Device IN Endpoint 0 Buffer Address Register</li><li>Description:This register contains the DMA Buffer Address for the IN Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0x91c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0"></a><p class="title">Table�105.�Fields for Register: DIEPDMAB0</p>
<table summary="Fields for Register: DIEPDMAB0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB0_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1"></a>DIEPCTL1</p>
<ul><li>Name:Device Control IN Endpoint Control Register 1</li><li>Description:This register is used to control the characteristics of Endpoint 1.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x920</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPCTL1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>TxFNum</td>
<td>Stall</td>
<td>Rsvd</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPCTL1"></a><p class="title">Table�106.�Fields for Register: DIEPCTL1</p>
<table summary="Fields for Register: DIEPCTL1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled,<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul></li><li>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul></li><li>The core clears this bit before setting any of the following interrupts on this endpoint:<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul></li></ul><p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to Odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to Even (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_25_22"></a>25:22</p>
</td>
<td>TxFNum</td>
<td>R/W</td>
<td><p>TxFIFO Number (TxFNum)</p>
<p class="BLANK"></p>
<p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic
endpoints must map this to the corresponding Periodic TxFIFO number.</p>
<ul><li>4'h0: Non-Periodic TxFIFO</li><li>Others: Specified Periodic TxFIFO.number</li></ul><p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for
applications such as mass storage. The core treats an IN endpoint as a non-periodic
endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be
allocated for an interrupt IN endpoint, and the number of this
FIFO must be programmed into the TxFNum field. Configuring an interrupt IN
endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</p>
<p class="BLANK"></p>
<p><em>Dedicated FIFO Operation:</em>These bits specify the FIFO number associated with this
endpoint. Each active IN endpoint must be programmed to a separate FIFO number.
This field is valid only for IN endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXFIFO0): Tx FIFO 0</li><li>0x1 (TXFIFO1): Tx FIFO 1</li><li>0x2 (TXFIFO2): Tx FIFO 2</li><li>0x3 (TXFIFO3): Tx FIFO 3</li><li>0x4 (TXFIFO4): Tx FIFO 4</li><li>0x5 (TXFIFO5): Tx FIFO 5</li><li>0x6 (TXFIFO6): Tx FIFO 6</li><li>0x7 (TXFIFO7): Tx FIFO 7</li><li>0x8 (TXFIFO8): Tx FIFO 8</li><li>0x9 (TXFIFO9): Tx FIFO 9</li><li>0xa (TXFIFO10): Tx FIFO 10</li><li>0xb (TXFIFO11): Tx FIFO 11</li><li>0xc (TXFIFO12): Tx FIFO 12</li><li>0xd (TXFIFO13): Tx FIFO 13</li><li>0xe (TXFIFO14): Tx FIFO 14</li><li>0xf (TXFIFO15): Tx FIFO 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUP): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather
DMA mode.<em><p class="BLANK"></p>
Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<p class="BLANK"></p>
<p>Applies to isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates the (micro)frame number in which the core transmits/receives isochronous
data for this endpoint. The application must program the even/odd (micro)frame
number in which it intends to transmit/receive isochronous data for this endpoint using
the SetEvnFr and SetOddFr fields in this register.</p>
<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul><p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number
in which to send data is provided in the transmit descriptor structure. The frame in
which data is received is updated in receive descriptor structure.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0EVENFRM): DATA0 or Even Frame</li><li>0x1 (DATA1ODDFRM): DATA1 or Odd Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL1_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1"></a>DIEPINT1</p>
<ul><li>Name:Device IN Endpoint Interrupt Register 1</li><li>Description:This register contains the interrupts for the IN Endpoint 1 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x928</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPINT1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>TxfifoUndrn</td>
<td>TxFEmp</td>
<td>INEPNakEff</td>
<td>INTknEPMis</td>
<td>INTknTXFEmp</td>
<td>TimeOUT</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPINT1"></a><p class="title">Table�107.�Fields for Register: DIEPINT1</p>
<table summary="Fields for Register: DIEPINT1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_8"></a>8</p>
</td>
<td>TxfifoUndrn</td>
<td>R/W1C</td>
<td><p>Fifo Underrun (TxfifoUndrn)</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints Only</p>
<p class="BLANK"></p>
<p>This bit is valid only If thresholding is enabled. The core generates this interrupt when
it detects a transmit FIFO underrun condition for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Tx FIFO Underrun interrupt</li><li>0x1 (ACTIVE): TxFIFO Underrun interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_7"></a>7</p>
</td>
<td>TxFEmp</td>
<td>R</td>
<td><p>Transmit FIFO Empty (TxFEmp)</p>
<p class="BLANK"></p>
<p>This bit is valid only for IN endpoints</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the TxFIFO for this endpoint is
either half or completely empty. The half or completely empty
status is determined by the TxFIFO Empty Level bit in the Core
AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transmit FIFO Empty interrupt</li><li>0x1 (ACTIVE): Transmit FIFO Empty interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_6"></a>6</p>
</td>
<td>INEPNakEff</td>
<td>R/W1C</td>
<td><p>IN Endpoint NAK Effective (INEPNakEff)</p>
<p class="BLANK"></p>
<p>Applies to periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</p>
<p class="BLANK"></p>
<p>This interrupt indicates that the core has sampled the NAK bit</p>
<p class="BLANK"></p>
<p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</p>
<p class="BLANK"></p>
<p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint NAK Effective interrupt</li><li>0x1 (ACTIVE): IN Endpoint NAK Effective interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_5"></a>5</p>
</td>
<td>INTknEPMis</td>
<td>R/W1C</td>
<td><p>IN Token Received with EP Mismatch (INTknEPMis)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received with EP Mismatch interrupt</li><li>0x1 (ACTIVE): IN Token Received with EP Mismatch interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_4"></a>4</p>
</td>
<td>INTknTXFEmp</td>
<td>R/W1C</td>
<td><p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received interrupt</li><li>0x1 (ACTIVE): IN Token Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_3"></a>3</p>
</td>
<td>TimeOUT</td>
<td>R/W1C</td>
<td><p>Timeout Condition (TimeOUT)</p>
<ul><li>In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</li><li>In dedicated FIFO mode, applies only to Control IN endpoints.</li><li>In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</li></ul><p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Timeout interrupt</li><li>0x1 (ACTIVE): Timeout interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT1_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1"></a>DIEPTSIZ1</p>
<ul><li>Name:Device IN Endpoint Transfer Size Register 1</li><li>Description:This register reflects the Transfer Size of the IN Endpoint 1 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x930</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MC</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1"></a><p class="title">Table�108.�Fields for Register: DIEPTSIZ1</p>
<table summary="Fields for Register: DIEPTSIZ1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_30_29"></a>30:29</p>
</td>
<td>MC</td>
<td>R/W</td>
<td><p>MC</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints only.</p>
<p class="BLANK"></p>
<p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (PACKETONE): 1 packet</li><li>0x2 (PACKETTWO): 2 packets</li><li>0x3 (PACKETTHREE): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</p>
<p class="BLANK"></p>
<p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ1_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet from the
external memory is written to the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA1"></a>DIEPDMA1</p>
<ul><li>Name:Device IN Endpoint DMA Address Register 1</li><li>Description:This register contains the DMA Address for the IN Endpoint 1 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x934</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMA1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA1_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMA1"></a><p class="title">Table�109.�Fields for Register: DIEPDMA1</p>
<table summary="Fields for Register: DIEPDMA1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA1_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul><p></p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1"></a>DTXFSTS1</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO Status Register 1</li><li>Description:This register reflects the status of the IN Endpoint Transmit FIFO Status Register 1 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x938</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTXFSTS1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTXFSTS1"></a><p class="title">Table�110.�Fields for Register: DTXFSTS1</p>
<table summary="Fields for Register: DTXFSTS1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS1_F_15_0"></a>15:0</p>
</td>
<td>INEPTxFSpcAvail</td>
<td>R</td>
<td><p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Endpoint TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Endpoint TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 n 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic FIFO sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field (before DIEPCTLi.TxFNum is programmed) is</p>
<ul><li>the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and</li><li>OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</li></ul><p>After DIEPCTLi.TxFNum is programmed, the value of this field will return OTG_TX_DINEP_DFIFO_DEPTH_i</p>
<p>Value After Reset:0x1100</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1"></a>DIEPDMAB1</p>
<ul><li>Name:Device IN Endpoint Buffer Address Register 1</li><li>Description:This register contains the DMA Buffer Address of the IN Endpoint 1 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x93c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1"></a><p class="title">Table�111.�Fields for Register: DIEPDMAB1</p>
<table summary="Fields for Register: DIEPDMAB1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB1_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is
reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2"></a>DIEPCTL2</p>
<ul><li>Name:Device Control IN Endpoint Control Register 2</li><li>Description:This register is used to control the characteristics of Endpoint 2.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x940</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPCTL2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>TxFNum</td>
<td>Stall</td>
<td>Rsvd</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPCTL2"></a><p class="title">Table�112.�Fields for Register: DIEPCTL2</p>
<table summary="Fields for Register: DIEPCTL2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled,<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul></li><li>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul></li><li>The core clears this bit before setting any of the following interrupts on this endpoint:<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul></li></ul><p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to Odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to Even (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_25_22"></a>25:22</p>
</td>
<td>TxFNum</td>
<td>R/W</td>
<td><p>TxFIFO Number (TxFNum)</p>
<p class="BLANK"></p>
<p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic
endpoints must map this to the corresponding Periodic TxFIFO number.</p>
<ul><li>4'h0: Non-Periodic TxFIFO</li><li>Others: Specified Periodic TxFIFO.number</li></ul><p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for
applications such as mass storage. The core treats an IN endpoint as a non-periodic
endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be
allocated for an interrupt IN endpoint, and the number of this
FIFO must be programmed into the TxFNum field. Configuring an interrupt IN
endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</p>
<p class="BLANK"></p>
<p><em>Dedicated FIFO Operation:</em>These bits specify the FIFO number associated with this
endpoint. Each active IN endpoint must be programmed to a separate FIFO number.
This field is valid only for IN endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXFIFO0): Tx FIFO 0</li><li>0x1 (TXFIFO1): Tx FIFO 1</li><li>0x2 (TXFIFO2): Tx FIFO 2</li><li>0x3 (TXFIFO3): Tx FIFO 3</li><li>0x4 (TXFIFO4): Tx FIFO 4</li><li>0x5 (TXFIFO5): Tx FIFO 5</li><li>0x6 (TXFIFO6): Tx FIFO 6</li><li>0x7 (TXFIFO7): Tx FIFO 7</li><li>0x8 (TXFIFO8): Tx FIFO 8</li><li>0x9 (TXFIFO9): Tx FIFO 9</li><li>0xa (TXFIFO10): Tx FIFO 10</li><li>0xb (TXFIFO11): Tx FIFO 11</li><li>0xc (TXFIFO12): Tx FIFO 12</li><li>0xd (TXFIFO13): Tx FIFO 13</li><li>0xe (TXFIFO14): Tx FIFO 14</li><li>0xf (TXFIFO15): Tx FIFO 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUP): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather
DMA mode.<em><p class="BLANK"></p>
Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<p class="BLANK"></p>
<p>Applies to isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates the (micro)frame number in which the core transmits/receives isochronous
data for this endpoint. The application must program the even/odd (micro)frame
number in which it intends to transmit/receive isochronous data for this endpoint using
the SetEvnFr and SetOddFr fields in this register.</p>
<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul><p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number
in which to send data is provided in the transmit descriptor structure. The frame in
which data is received is updated in receive descriptor structure.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0EVENFRM): DATA0 or Even Frame</li><li>0x1 (DATA1ODDFRM): DATA1 or Odd Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL2_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2"></a>DIEPINT2</p>
<ul><li>Name:Device IN Endpoint Interrupt Register 2</li><li>Description:This register contains the interrupts for the IN Endpoint 2 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x948</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPINT2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>TxfifoUndrn</td>
<td>TxFEmp</td>
<td>INEPNakEff</td>
<td>INTknEPMis</td>
<td>INTknTXFEmp</td>
<td>TimeOUT</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPINT2"></a><p class="title">Table�113.�Fields for Register: DIEPINT2</p>
<table summary="Fields for Register: DIEPINT2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_8"></a>8</p>
</td>
<td>TxfifoUndrn</td>
<td>R/W1C</td>
<td><p>Fifo Underrun (TxfifoUndrn)</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints Only</p>
<p class="BLANK"></p>
<p>This bit is valid only If thresholding is enabled. The core generates this interrupt when
it detects a transmit FIFO underrun condition for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Tx FIFO Underrun interrupt</li><li>0x1 (ACTIVE): TxFIFO Underrun interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_7"></a>7</p>
</td>
<td>TxFEmp</td>
<td>R</td>
<td><p>Transmit FIFO Empty (TxFEmp)</p>
<p class="BLANK"></p>
<p>This bit is valid only for IN endpoints</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the TxFIFO for this endpoint is
either half or completely empty. The half or completely empty
status is determined by the TxFIFO Empty Level bit in the Core
AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transmit FIFO Empty interrupt</li><li>0x1 (ACTIVE): Transmit FIFO Empty interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_6"></a>6</p>
</td>
<td>INEPNakEff</td>
<td>R/W1C</td>
<td><p>IN Endpoint NAK Effective (INEPNakEff)</p>
<p class="BLANK"></p>
<p>Applies to periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</p>
<p class="BLANK"></p>
<p>This interrupt indicates that the core has sampled the NAK bit</p>
<p class="BLANK"></p>
<p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</p>
<p class="BLANK"></p>
<p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint NAK Effective interrupt</li><li>0x1 (ACTIVE): IN Endpoint NAK Effective interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_5"></a>5</p>
</td>
<td>INTknEPMis</td>
<td>R/W1C</td>
<td><p>IN Token Received with EP Mismatch (INTknEPMis)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received with EP Mismatch interrupt</li><li>0x1 (ACTIVE): IN Token Received with EP Mismatch interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_4"></a>4</p>
</td>
<td>INTknTXFEmp</td>
<td>R/W1C</td>
<td><p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received interrupt</li><li>0x1 (ACTIVE): IN Token Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_3"></a>3</p>
</td>
<td>TimeOUT</td>
<td>R/W1C</td>
<td><p>Timeout Condition (TimeOUT)</p>
<ul><li>In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</li><li>In dedicated FIFO mode, applies only to Control IN endpoints.</li><li>In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</li></ul><p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Timeout interrupt</li><li>0x1 (ACTIVE): Timeout interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT2_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2"></a>DIEPTSIZ2</p>
<ul><li>Name:Device IN Endpoint Transfer Size Register 2</li><li>Description:This register reflects the Transfer Size of the IN Endpoint 2 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x950</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MC</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2"></a><p class="title">Table�114.�Fields for Register: DIEPTSIZ2</p>
<table summary="Fields for Register: DIEPTSIZ2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_30_29"></a>30:29</p>
</td>
<td>MC</td>
<td>R/W</td>
<td><p>MC</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints only.</p>
<p class="BLANK"></p>
<p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (PACKETONE): 1 packet</li><li>0x2 (PACKETTWO): 2 packets</li><li>0x3 (PACKETTHREE): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</p>
<p class="BLANK"></p>
<p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ2_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet from the
external memory is written to the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA2"></a>DIEPDMA2</p>
<ul><li>Name:Device IN Endpoint DMA Address Register 2</li><li>Description:This register contains the DMA Address for the IN Endpoint 2 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x954</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMA2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA2_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMA2"></a><p class="title">Table�115.�Fields for Register: DIEPDMA2</p>
<table summary="Fields for Register: DIEPDMA2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA2_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul><p></p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2"></a>DTXFSTS2</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO Status Register 2</li><li>Description:This register reflects the status of the IN Endpoint Transmit FIFO Status Register 2 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x958</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTXFSTS2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTXFSTS2"></a><p class="title">Table�116.�Fields for Register: DTXFSTS2</p>
<table summary="Fields for Register: DTXFSTS2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS2_F_15_0"></a>15:0</p>
</td>
<td>INEPTxFSpcAvail</td>
<td>R</td>
<td><p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Endpoint TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Endpoint TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 n 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic FIFO sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field (before DIEPCTLi.TxFNum is programmed) is</p>
<ul><li>the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and</li><li>OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</li></ul><p>After DIEPCTLi.TxFNum is programmed, the value of this field will return OTG_TX_DINEP_DFIFO_DEPTH_i</p>
<p>Value After Reset:0x1100</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2"></a>DIEPDMAB2</p>
<ul><li>Name:Device IN Endpoint Buffer Address Register 2</li><li>Description:This register contains the DMA Buffer Address of the IN Endpoint 2 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x95c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2"></a><p class="title">Table�117.�Fields for Register: DIEPDMAB2</p>
<table summary="Fields for Register: DIEPDMAB2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB2_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is
reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3"></a>DIEPCTL3</p>
<ul><li>Name:Device Control IN Endpoint Control Register 3</li><li>Description:This register is used to control the characteristics of Endpoint 3.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x960</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPCTL3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>TxFNum</td>
<td>Stall</td>
<td>Rsvd</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPCTL3"></a><p class="title">Table�118.�Fields for Register: DIEPCTL3</p>
<table summary="Fields for Register: DIEPCTL3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled,<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul></li><li>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul></li><li>The core clears this bit before setting any of the following interrupts on this endpoint:<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul></li></ul><p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to Odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to Even (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_25_22"></a>25:22</p>
</td>
<td>TxFNum</td>
<td>R/W</td>
<td><p>TxFIFO Number (TxFNum)</p>
<p class="BLANK"></p>
<p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic
endpoints must map this to the corresponding Periodic TxFIFO number.</p>
<ul><li>4'h0: Non-Periodic TxFIFO</li><li>Others: Specified Periodic TxFIFO.number</li></ul><p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for
applications such as mass storage. The core treats an IN endpoint as a non-periodic
endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be
allocated for an interrupt IN endpoint, and the number of this
FIFO must be programmed into the TxFNum field. Configuring an interrupt IN
endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</p>
<p class="BLANK"></p>
<p><em>Dedicated FIFO Operation:</em>These bits specify the FIFO number associated with this
endpoint. Each active IN endpoint must be programmed to a separate FIFO number.
This field is valid only for IN endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXFIFO0): Tx FIFO 0</li><li>0x1 (TXFIFO1): Tx FIFO 1</li><li>0x2 (TXFIFO2): Tx FIFO 2</li><li>0x3 (TXFIFO3): Tx FIFO 3</li><li>0x4 (TXFIFO4): Tx FIFO 4</li><li>0x5 (TXFIFO5): Tx FIFO 5</li><li>0x6 (TXFIFO6): Tx FIFO 6</li><li>0x7 (TXFIFO7): Tx FIFO 7</li><li>0x8 (TXFIFO8): Tx FIFO 8</li><li>0x9 (TXFIFO9): Tx FIFO 9</li><li>0xa (TXFIFO10): Tx FIFO 10</li><li>0xb (TXFIFO11): Tx FIFO 11</li><li>0xc (TXFIFO12): Tx FIFO 12</li><li>0xd (TXFIFO13): Tx FIFO 13</li><li>0xe (TXFIFO14): Tx FIFO 14</li><li>0xf (TXFIFO15): Tx FIFO 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUP): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather
DMA mode.<em><p class="BLANK"></p>
Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<p class="BLANK"></p>
<p>Applies to isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates the (micro)frame number in which the core transmits/receives isochronous
data for this endpoint. The application must program the even/odd (micro)frame
number in which it intends to transmit/receive isochronous data for this endpoint using
the SetEvnFr and SetOddFr fields in this register.</p>
<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul><p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number
in which to send data is provided in the transmit descriptor structure. The frame in
which data is received is updated in receive descriptor structure.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0EVENFRM): DATA0 or Even Frame</li><li>0x1 (DATA1ODDFRM): DATA1 or Odd Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL3_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3"></a>DIEPINT3</p>
<ul><li>Name:Device IN Endpoint Interrupt Register 3</li><li>Description:This register contains the interrupts for the IN Endpoint 3 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x968</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPINT3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>TxfifoUndrn</td>
<td>TxFEmp</td>
<td>INEPNakEff</td>
<td>INTknEPMis</td>
<td>INTknTXFEmp</td>
<td>TimeOUT</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPINT3"></a><p class="title">Table�119.�Fields for Register: DIEPINT3</p>
<table summary="Fields for Register: DIEPINT3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_8"></a>8</p>
</td>
<td>TxfifoUndrn</td>
<td>R/W1C</td>
<td><p>Fifo Underrun (TxfifoUndrn)</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints Only</p>
<p class="BLANK"></p>
<p>This bit is valid only If thresholding is enabled. The core generates this interrupt when
it detects a transmit FIFO underrun condition for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Tx FIFO Underrun interrupt</li><li>0x1 (ACTIVE): TxFIFO Underrun interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_7"></a>7</p>
</td>
<td>TxFEmp</td>
<td>R</td>
<td><p>Transmit FIFO Empty (TxFEmp)</p>
<p class="BLANK"></p>
<p>This bit is valid only for IN endpoints</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the TxFIFO for this endpoint is
either half or completely empty. The half or completely empty
status is determined by the TxFIFO Empty Level bit in the Core
AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transmit FIFO Empty interrupt</li><li>0x1 (ACTIVE): Transmit FIFO Empty interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_6"></a>6</p>
</td>
<td>INEPNakEff</td>
<td>R/W1C</td>
<td><p>IN Endpoint NAK Effective (INEPNakEff)</p>
<p class="BLANK"></p>
<p>Applies to periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</p>
<p class="BLANK"></p>
<p>This interrupt indicates that the core has sampled the NAK bit</p>
<p class="BLANK"></p>
<p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</p>
<p class="BLANK"></p>
<p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint NAK Effective interrupt</li><li>0x1 (ACTIVE): IN Endpoint NAK Effective interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_5"></a>5</p>
</td>
<td>INTknEPMis</td>
<td>R/W1C</td>
<td><p>IN Token Received with EP Mismatch (INTknEPMis)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received with EP Mismatch interrupt</li><li>0x1 (ACTIVE): IN Token Received with EP Mismatch interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_4"></a>4</p>
</td>
<td>INTknTXFEmp</td>
<td>R/W1C</td>
<td><p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received interrupt</li><li>0x1 (ACTIVE): IN Token Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_3"></a>3</p>
</td>
<td>TimeOUT</td>
<td>R/W1C</td>
<td><p>Timeout Condition (TimeOUT)</p>
<ul><li>In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</li><li>In dedicated FIFO mode, applies only to Control IN endpoints.</li><li>In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</li></ul><p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Timeout interrupt</li><li>0x1 (ACTIVE): Timeout interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT3_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3"></a>DIEPTSIZ3</p>
<ul><li>Name:Device IN Endpoint Transfer Size Register 3</li><li>Description:This register reflects the Transfer Size of the IN Endpoint 3 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x970</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MC</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3"></a><p class="title">Table�120.�Fields for Register: DIEPTSIZ3</p>
<table summary="Fields for Register: DIEPTSIZ3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_30_29"></a>30:29</p>
</td>
<td>MC</td>
<td>R/W</td>
<td><p>MC</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints only.</p>
<p class="BLANK"></p>
<p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (PACKETONE): 1 packet</li><li>0x2 (PACKETTWO): 2 packets</li><li>0x3 (PACKETTHREE): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</p>
<p class="BLANK"></p>
<p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ3_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet from the
external memory is written to the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA3"></a>DIEPDMA3</p>
<ul><li>Name:Device IN Endpoint DMA Address Register 3</li><li>Description:This register contains the DMA Address for the IN Endpoint 3 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x974</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMA3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA3_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMA3"></a><p class="title">Table�121.�Fields for Register: DIEPDMA3</p>
<table summary="Fields for Register: DIEPDMA3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA3_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul><p></p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3"></a>DTXFSTS3</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO Status Register 3</li><li>Description:This register reflects the status of the IN Endpoint Transmit FIFO Status Register 3 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x978</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTXFSTS3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTXFSTS3"></a><p class="title">Table�122.�Fields for Register: DTXFSTS3</p>
<table summary="Fields for Register: DTXFSTS3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS3_F_15_0"></a>15:0</p>
</td>
<td>INEPTxFSpcAvail</td>
<td>R</td>
<td><p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Endpoint TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Endpoint TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 n 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic FIFO sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field (before DIEPCTLi.TxFNum is programmed) is</p>
<ul><li>the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and</li><li>OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</li></ul><p>After DIEPCTLi.TxFNum is programmed, the value of this field will return OTG_TX_DINEP_DFIFO_DEPTH_i</p>
<p>Value After Reset:0x1100</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3"></a>DIEPDMAB3</p>
<ul><li>Name:Device IN Endpoint Buffer Address Register 3</li><li>Description:This register contains the DMA Buffer Address of the IN Endpoint 3 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x97c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3"></a><p class="title">Table�123.�Fields for Register: DIEPDMAB3</p>
<table summary="Fields for Register: DIEPDMAB3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB3_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is
reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4"></a>DIEPCTL4</p>
<ul><li>Name:Device Control IN Endpoint Control Register 4</li><li>Description:This register is used to control the characteristics of Endpoint 4.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x980</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPCTL4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>TxFNum</td>
<td>Stall</td>
<td>Rsvd</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPCTL4"></a><p class="title">Table�124.�Fields for Register: DIEPCTL4</p>
<table summary="Fields for Register: DIEPCTL4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled,<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul></li><li>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul></li><li>The core clears this bit before setting any of the following interrupts on this endpoint:<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul></li></ul><p>Note: For control endpoints in DMA mode, this bit must be set to be able to transfer SETUP data packets in memory.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to Odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even (micro)Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to Even (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK handshakes on an endpoint. The core can also Set this bit for an endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_25_22"></a>25:22</p>
</td>
<td>TxFNum</td>
<td>R/W</td>
<td><p>TxFIFO Number (TxFNum)</p>
<p class="BLANK"></p>
<p>Shared FIFO Operation non-periodic endpoints must set this bit to zero. Periodic
endpoints must map this to the corresponding Periodic TxFIFO number.</p>
<ul><li>4'h0: Non-Periodic TxFIFO</li><li>Others: Specified Periodic TxFIFO.number</li></ul><p>Note: An interrupt IN endpoint can be configured as a non-periodic endpoint for
applications such as mass storage. The core treats an IN endpoint as a non-periodic
endpoint if the TxFNum field is set to 0. Otherwise, a separate periodic FIFO must be
allocated for an interrupt IN endpoint, and the number of this
FIFO must be programmed into the TxFNum field. Configuring an interrupt IN
endpoint as a non-periodic endpoint saves the extra periodic FIFO area.</p>
<p class="BLANK"></p>
<p><em>Dedicated FIFO Operation:</em>These bits specify the FIFO number associated with this
endpoint. Each active IN endpoint must be programmed to a separate FIFO number.
This field is valid only for IN endpoints.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (TXFIFO0): Tx FIFO 0</li><li>0x1 (TXFIFO1): Tx FIFO 1</li><li>0x2 (TXFIFO2): Tx FIFO 2</li><li>0x3 (TXFIFO3): Tx FIFO 3</li><li>0x4 (TXFIFO4): Tx FIFO 4</li><li>0x5 (TXFIFO5): Tx FIFO 5</li><li>0x6 (TXFIFO6): Tx FIFO 6</li><li>0x7 (TXFIFO7): Tx FIFO 7</li><li>0x8 (TXFIFO8): Tx FIFO 8</li><li>0x9 (TXFIFO9): Tx FIFO 9</li><li>0xa (TXFIFO10): Tx FIFO 10</li><li>0xb (TXFIFO11): Tx FIFO 11</li><li>0xc (TXFIFO12): Tx FIFO 12</li><li>0xd (TXFIFO13): Tx FIFO 13</li><li>0xe (TXFIFO14): Tx FIFO 14</li><li>0xf (TXFIFO15): Tx FIFO 15</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_20"></a>20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)
This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUP): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather
DMA mode.<em><p class="BLANK"></p>
Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<p class="BLANK"></p>
<p>Applies to isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates the (micro)frame number in which the core transmits/receives isochronous
data for this endpoint. The application must program the even/odd (micro)frame
number in which it intends to transmit/receive isochronous data for this endpoint using
the SetEvnFr and SetOddFr fields in this register.</p>
<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul><p>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number
in which to send data is provided in the transmit descriptor structure. The frame in
which data is received is updated in receive descriptor structure.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0EVENFRM): DATA0 or Even Frame</li><li>0x1 (DATA1ODDFRM): DATA1 or Odd Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPCTL4_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4"></a>DIEPINT4</p>
<ul><li>Name:Device IN Endpoint Interrupt Register 4</li><li>Description:This register contains the interrupts for the IN Endpoint 4 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x988</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPINT4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_31_15">31:15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>TxfifoUndrn</td>
<td>TxFEmp</td>
<td>INEPNakEff</td>
<td>INTknEPMis</td>
<td>INTknTXFEmp</td>
<td>TimeOUT</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPINT4"></a><p class="title">Table�125.�Fields for Register: DIEPINT4</p>
<table summary="Fields for Register: DIEPINT4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_31_15"></a>31:15</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed is not ready for the Core to process, such as Host busy or DMA done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_8"></a>8</p>
</td>
<td>TxfifoUndrn</td>
<td>R/W1C</td>
<td><p>Fifo Underrun (TxfifoUndrn)</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints Only</p>
<p class="BLANK"></p>
<p>This bit is valid only If thresholding is enabled. The core generates this interrupt when
it detects a transmit FIFO underrun condition for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Tx FIFO Underrun interrupt</li><li>0x1 (ACTIVE): TxFIFO Underrun interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_7"></a>7</p>
</td>
<td>TxFEmp</td>
<td>R</td>
<td><p>Transmit FIFO Empty (TxFEmp)</p>
<p class="BLANK"></p>
<p>This bit is valid only for IN endpoints</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the TxFIFO for this endpoint is
either half or completely empty. The half or completely empty
status is determined by the TxFIFO Empty Level bit in the Core
AHB Configuration register (GAHBCFG.NPTxFEmpLvl)).</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transmit FIFO Empty interrupt</li><li>0x1 (ACTIVE): Transmit FIFO Empty interrupt</li></ul><p></p>
<p>Value After Reset:0x1</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_6"></a>6</p>
</td>
<td>INEPNakEff</td>
<td>R/W1C</td>
<td><p>IN Endpoint NAK Effective (INEPNakEff)</p>
<p class="BLANK"></p>
<p>Applies to periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>This bit can be cleared when the application clears the IN endpoint NAK by writing to DIEPCTLn.CNAK.</p>
<p class="BLANK"></p>
<p>This interrupt indicates that the core has sampled the NAK bit</p>
<p class="BLANK"></p>
<p>Set (either by the application or by the core). The interrupt indicates that the IN endpoint NAK bit Set by the application has taken effect in the core.</p>
<p class="BLANK"></p>
<p>This interrupt does not guarantee that a NAK handshake is sent on the USB. A STALL bit takes priority over a NAK bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint NAK Effective interrupt</li><li>0x1 (ACTIVE): IN Endpoint NAK Effective interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_5"></a>5</p>
</td>
<td>INTknEPMis</td>
<td>R/W1C</td>
<td><p>IN Token Received with EP Mismatch (INTknEPMis)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the data in the top of the non-periodic TxFIFO belongs to an endpoint other than the one for which the IN token was received. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received with EP Mismatch interrupt</li><li>0x1 (ACTIVE): IN Token Received with EP Mismatch interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_4"></a>4</p>
</td>
<td>INTknTXFEmp</td>
<td>R/W1C</td>
<td><p>IN Token Received When TxFIFO is Empty (INTknTXFEmp)</p>
<p class="BLANK"></p>
<p>Applies to non-periodic IN endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that an IN token was received when the associated TxFIFO (periodic/non-periodic) was empty. This interrupt is asserted on the endpoint for which the IN token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No IN Token Received interrupt</li><li>0x1 (ACTIVE): IN Token Received Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_3"></a>3</p>
</td>
<td>TimeOUT</td>
<td>R/W1C</td>
<td><p>Timeout Condition (TimeOUT)</p>
<ul><li>In shared TX FIFO mode, applies to non-isochronous IN endpoints only.</li><li>In dedicated FIFO mode, applies only to Control IN endpoints.</li><li>In Scatter/Gather DMA mode, the TimeOUT interrupt is not asserted.</li></ul><p>Indicates that the core has detected a timeout condition on the USB for the last IN token on this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Timeout interrupt</li><li>0x1 (ACTIVE): Timeout interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:writeAsRead</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPINT4_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4"></a>DIEPTSIZ4</p>
<ul><li>Name:Device IN Endpoint Transfer Size Register 4</li><li>Description:This register reflects the Transfer Size of the IN Endpoint 4 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x990</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>MC</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4"></a><p class="title">Table�126.�Fields for Register: DIEPTSIZ4</p>
<table summary="Fields for Register: DIEPTSIZ4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_30_29"></a>30:29</p>
</td>
<td>MC</td>
<td>R/W</td>
<td><p>MC</p>
<p class="BLANK"></p>
<p>Applies to IN endpoints only.</p>
<p class="BLANK"></p>
<p>For periodic IN endpoints, this field indicates the number of packets that must be transmitted per microframe on the USB. The core uses this field to calculate the data PID for isochronous IN endpoints.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p>For non-periodic IN endpoints, this field is valid only in Internal DMA mode. It specifies the number of packets the core must fetchfor an IN endpoint before it switches to the endpoint pointed to by the Next Endpoint field of the Device Endpoint-n Control register (DIEPCTLn.NextEp)</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (PACKETONE): 1 packet</li><li>0x2 (PACKETTWO): 2 packets</li><li>0x3 (PACKETTHREE): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>Indicates the total number of USB packets that constitute the Transfer Size amount of data for endpoint 0.</p>
<p class="BLANK"></p>
<p>This field is decremented every time a packet (maximum size or short packet) is read from the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPTSIZ4_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet from the
external memory is written to the TxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA4"></a>DIEPDMA4</p>
<ul><li>Name:Device IN Endpoint DMA Address Register 4</li><li>Description:This register contains the DMA Address for the IN Endpoint 4 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x994</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMA4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA4_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMA4"></a><p class="title">Table�127.�Fields for Register: DIEPDMA4</p>
<table summary="Fields for Register: DIEPDMA4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMA4_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul><p></p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4"></a>DTXFSTS4</p>
<ul><li>Name:Device IN Endpoint Transmit FIFO Status Register 4</li><li>Description:This register reflects the status of the IN Endpoint Transmit FIFO Status Register 4 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x998</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DTXFSTS4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4_F_15_0">15:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>INEPTxFSpcAvail</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DTXFSTS4"></a><p class="title">Table�128.�Fields for Register: DTXFSTS4</p>
<table summary="Fields for Register: DTXFSTS4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DTXFSTS4_F_15_0"></a>15:0</p>
</td>
<td>INEPTxFSpcAvail</td>
<td>R</td>
<td><p>IN Endpoint TxFIFO Space Avail (INEPTxFSpcAvail)</p>
<p class="BLANK"></p>
<p>Indicates the amount of free space available in the Endpoint TxFIFO.</p>
<p class="BLANK"></p>
<p>Values are in terms of 32-bit words.</p>
<ul><li>16'h0: Endpoint TxFIFO is full</li><li>16'h1: 1 word available</li><li>16'h2: 2 words available</li><li>16'hn: n words available (where 0 n 32,768)</li><li>16'h8000: 32,768 words available</li><li>Others: Reserved</li></ul><p>In DRD configurations (OTG_MODE = 0, 1, or 2) with dynamic FIFO sizing feature enabled (OTG_DFIFO_DYNAMIC = 1), the value of this field (before DIEPCTLi.TxFNum is programmed) is</p>
<ul><li>the maximum value of (OTG_TX_HNPERIO_DFIFO_DEPTH, OTG_TX_DINEP_DFIFO_DEPTH_0) during reset, and</li><li>OTG_TX_DINEP_DFIFO_DEPTH_0, immediately after reset deassertion</li></ul><p>After DIEPCTLi.TxFNum is programmed, the value of this field will return OTG_TX_DINEP_DFIFO_DEPTH_i</p>
<p>Value After Reset:0x1100</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4"></a>DIEPDMAB4</p>
<ul><li>Name:Device IN Endpoint Buffer Address Register 4</li><li>Description:This register contains the DMA Buffer Address of the IN Endpoint 4 of the Device controller.<p class="BLANK"></p>
Note:This register exists for an endpoint i if the OTG_EP_DIR_i parameter is 0 or 1 for that endpoint.</li><li>Size:32 bits</li><li>Offset:0x99c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4"></a><p class="title">Table�129.�Fields for Register: DIEPDMAB4</p>
<table summary="Fields for Register: DIEPDMAB4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DIEPDMAB4_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is
reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0"></a>DOEPCTL0</p>
<ul><li>Name:Device Control OUT Endpoint 0 Control Register</li><li>Description:This register is used to control the characteristics of the OUT Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb00</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPCTL0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_29_28">29:28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_14_2">14:2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_1_0">1:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>Rsvd</td>
<td>SNAK</td>
<td>CNAK</td>
<td>Rsvd</td>
<td>Stall</td>
<td>Snp</td>
<td>EPType</td>
<td>NAKSts</td>
<td>Rsvd</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPCTL0"></a><p class="title">Table�130.�Fields for Register: DOEPCTL0</p>
<table summary="Fields for Register: DOEPCTL0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<ul><li>When Scatter/Gather DMA mode is enabled, for OUT endpoints this bit indicates that the descriptor structure and data buffer to receive data is setup.</li><li>When Scatter/Gather DMA mode is disabled (such as for buffer-pointer based DMA mode)this bit indicates that the application has allocated the memory to start receiving data from the USB.</li><li>The core clears this bit before setting any of the following interrupts on this endpoint:<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul></li></ul><p>Note: In DMA mode, this bit must be set for the core to transfer SETUP data packets into memory and it is not cleared on Transfer Completed interrupt of SETUP packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>The application cannot disable control OUT endpoint 0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint disable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_29_28"></a>29:28</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.
Using this bit, the application can control the transmission of NAK handshakes on an endpoint.
The core can also set bit on a Transfer Completed interrupt, or after a SETUP is received on the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOSET): No action</li><li>0x1 (SET): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOCLEAR): No action</li><li>0x1 (CLEAR): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_25_22"></a>25:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when
a SETUP token is received for this endpoint. If a NAK bit or
Global OUT NAK is Set along with this bit, the STALL bit takes
priority. Irrespective of this bit's setting, the core always
responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Stall</li><li>0x1 (ACTIVE): Stall Handshake</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_20"></a>20</p>
</td>
<td>Snp</td>
<td>R/W</td>
<td><p>RESERVED</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED0): Reserved 0</li><li>0x1 (RESERVED1): Reserved 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>Hardcoded to 2'b00 for control.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ACTIVE): Endpoint Control 0</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit, the core
stops receiving data, even If there is space in the RxFIFO to
accommodate the incoming packet. Irrespective of this bit's
setting, the core always responds to SETUP data packets with
an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (ACTIVE):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_16"></a>16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>This bit is always set to 1, indicating that a control endpoint 0 is always active in all configurations and interfaces.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ACTIVE): USB Active Endpoint 0</li></ul><p></p>
<p>Value After Reset:0x1</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_14_2"></a>14:2</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL0_F_1_0"></a>1:0</p>
</td>
<td>MPS</td>
<td>R</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The maximum packet size for control OUT endpoint 0 is the same as what is programmed in control IN Endpoint 0.</p>
<ul><li>2'b00: 64 bytes</li><li>2'b01: 32 bytes</li><li>2'b10: 16 bytes</li><li>2'b11: 8 bytes</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (BYTE64): 64 bytes</li><li>0x1 (BYTE32): 32 bytes</li><li>0x2 (BYTE16): 16 bytes</li><li>0x3 (BYTE8): 8 bytes</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0"></a>DOEPINT0</p>
<ul><li>Name:Device OUT Endpoint 0 Interrupt Register</li><li>Description:This register contains the interrupts for the OUT Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb08</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPINT0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>StupPktRcvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>OutPktErr</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvd</td>
<td>OUTTknEPdis</td>
<td>SetUp</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPINT0"></a><p class="title">Table�131.�Fields for Register: DOEPINT0</p>
<table summary="Fields for Register: DOEPINT0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_15"></a>15</p>
</td>
<td>StupPktRcvd</td>
<td>R/W1C</td>
<td><p>Setup Packet Received</p>
<p class="BLANK"></p>
<p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</p>
<p class="BLANK"></p>
<p>Set by the controller, this bit indicates that this buffer holds 8 bytes of
setup data. There is only one Setup packet per buffer. On receiving a
Setup packet, the controller closes the buffer and disables the
corresponding endpoint. The application has to re-enable the endpoint to
receive any OUT data for the Control Transfer and reprogram the buffer
start address.</p>
<p class="BLANK"></p>
<p>Note: Because of the above behavior, the controller can receive any
number of back to back setup packets and one buffer for every setup
packet is used.</p>
<ul><li>1'b0: No Setup packet received</li><li>1'b1: Setup packet received</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_RCVD): No Setup packet received</li><li>0x1 (RCVD): Setup packet received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.
In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BbleErr interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.
The core generates this interrupt when the descriptor accessed
is not ready for the core to process, such as Host busy or DMA
done.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_8"></a>8</p>
</td>
<td>OutPktErr</td>
<td>R/W1C</td>
<td><p>OUT Packet Error (OutPktErr)</p>
<p class="BLANK"></p>
<p>Applies to OUT endpoints Only</p>
<p class="BLANK"></p>
<p>This interrupt is valid only when thresholding is enabled.</p>
<p class="BLANK"></p>
<p>This interrupt is asserted when the core detects an overflow or a CRC error for non-Isochronous OUT packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Packet Error</li><li>0x1 (ACTIVE): OUT Packet Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W1C</td>
<td><p>Back-to-Back SETUP Packets Received (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to Control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This bit indicates that the core has received more than three
back-to-back SETUP packets for this particular endpoint. For
information about handling this interrupt, refer to Programming guide section "Handling More Than Three Back-to-Back SETUP Packets".
This bit is not valid in Completer mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Back-to-Back SETUP Packets Received</li><li>0x1 (ACTIVE): Back-to-Back SETUP Packets Received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_5"></a>5</p>
</td>
<td>StsPhseRcvd</td>
<td>R/W1C</td>
<td><p>Status Phase Received for Control Write (StsPhseRcvd)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only for Control OUT endpoints.</p>
<p class="BLANK"></p>
<p>This interrupt is generated only after the core has transferred all
the data that the host has sent during the data phase of a control
write transfer, to the system memory buffer.</p>
<p class="BLANK"></p>
<p>The interrupt indicates to the application that the host has
switched from data phase to the status phase of a Control Write
transfer. The application can use this interrupt to ACK or STALL
the Status phase, after it has decoded the data phase.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Status Phase Received for Control Write</li><li>0x1 (ACTIVE): Status Phase Received for Control Write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_4"></a>4</p>
</td>
<td>OUTTknEPdis</td>
<td>R/W1C</td>
<td><p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</p>
<p class="BLANK"></p>
<p>Applies only to control OUT endpoints.</p>
<p class="BLANK"></p>
<p>Indicates that an OUT token was received when the endpoint
was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Token Received When Endpoint Disabled</li><li>0x1 (ACTIVE): OUT Token Received When Endpoint Disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_3"></a>3</p>
</td>
<td>SetUp</td>
<td>R/W1C</td>
<td><p>SETUP Phase Done (SetUp)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SETUP Phase Done</li><li>0x1 (ACTIVE): SETUP Phase Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" section in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT0_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled</p>
<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</li></ul><p>Note: In DMA mode, this bit must be set for the core to transfer SETUP data packets into memory. When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0"></a>DOEPTSIZ0</p>
<ul><li>Name:Device OUT Endpoint 0 Transfer Size Register</li><li>Description:This register contains the Transfer Size for the OUT Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb10</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_28_20">28:20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_19">19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_18_7">18:7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_6_0">6:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>SUPCnt</td>
<td>Rsvd</td>
<td>PktCnt</td>
<td>Rsvd</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0"></a><p class="title">Table�132.�Fields for Register: DOEPTSIZ0</p>
<table summary="Fields for Register: DOEPTSIZ0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_30_29"></a>30:29</p>
</td>
<td>SUPCnt</td>
<td>R/W</td>
<td><p>SETUP Packet Count (SUPCnt)</p>
<p class="BLANK"></p>
<p>This field specifies the number of back-to-back SETUP data packets the endpoint can receive.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x1 (ONEPACKET): 1 packet</li><li>0x2 (TWOPACKET): 2 packets</li><li>0x3 (THREEPACKET): 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_28_20"></a>28:20</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_19"></a>19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)</p>
<p class="BLANK"></p>
<p>This field is decremented to zero after a packet is written into the RxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_18_7"></a>18:7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ0_F_6_0"></a>6:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for endpoint 0. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet is read from
the RxFIFO and written to the external memory.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA0"></a>DOEPDMA0</p>
<ul><li>Name:Device OUT Endpoint 0 DMA Address Register</li><li>Description:This register contains the DMA Address for the OUT Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb14</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMA0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA0_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMA0"></a><p class="title">Table�133.�Fields for Register: DOEPDMA0</p>
<table summary="Fields for Register: DOEPDMA0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA0_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul></td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0"></a>DOEPDMAB0</p>
<ul><li>Name:Device OUT Endpoint 0 DMA Buffer Address Register</li><li>Description:This register contains the DMA Buffer Address for the OUT Endpoint 0 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb1c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0"></a><p class="title">Table�134.�Fields for Register: DOEPDMAB0</p>
<table summary="Fields for Register: DOEPDMAB0" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB0_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.
This register is present only in Scatter/Gather DMA mode. Otherwise this field is
reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1"></a>DOEPCTL1</p>
<ul><li>Name:Device Control OUT Endpoint Control Register 1</li><li>Description:This register is used to control the characteristics of OUT Endpoint 1 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb20</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPCTL1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>Rsvd</td>
<td>Stall</td>
<td>Snp</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPCTL1"></a><p class="title">Table�135.�Fields for Register: DOEPCTL1</p>
<table summary="Fields for Register: DOEPCTL1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled,</p>
<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul><p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</p>
<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul><p>The core clears this bit before setting any of the following interrupts on this endpoint:</p>
<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul><p>Note:For control endpoints in DMA mode, this bit must be set for the controller to transfer SETUP data packets to the memory. This bit is not cleared on Transfer Completed interrupt of the SETUP packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK
handshakes on an endpoint. The core can also set this bit for an
endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_25_22"></a>25:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_20"></a>20</p>
</td>
<td>Snp</td>
<td>R/W</td>
<td><p>RESERVED</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED0): Reserved 0</li><li>0x1 (RESERVED1): Reserved 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUPT): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul></li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Endpoint Data PID not active</li><li>0x1 (ACTIVE): Endpoint Data PID active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL1_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current
logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1"></a>DOEPINT1</p>
<ul><li>Name:Device OUT Endpoint Interrupt Register 1</li><li>Description:This register contains the interrupts for the OUT Endpoint 1 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb28</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPINT1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>StupPktRcvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>OutPktErr</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvd</td>
<td>OUTTknEPdis</td>
<td>SetUp</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPINT1"></a><p class="title">Table�136.�Fields for Register: DOEPINT1</p>
<table summary="Fields for Register: DOEPINT1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_15"></a>15</p>
</td>
<td>StupPktRcvd</td>
<td>R/W1C</td>
<td><p>Setup Packet Received</p>
<p class="BLANK"></p>
<p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</p>
<p class="BLANK"></p>
<p>Set by the controller, this bit indicates that this buffer holds 8 bytes of
setup data. There is only one Setup packet per buffer. On receiving a
Setup packet, the controller closes the buffer and disables the
corresponding endpoint. The application has to re-enable the endpoint to
receive any OUT data for the Control Transfer and reprogram the buffer
start address.</p>
<p class="BLANK"></p>
<p>Note: Because of the above behavior, the controller can receive any
number of back to back setup packets and one buffer for every setup
packet is used.</p>
<ul><li>1'b0: No Setup packet received</li><li>1'b1: Setup packet received</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_RCVD): No Setup packet received</li><li>0x1 (RCVD): Setup packet received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.</p>
<p class="BLANK"></p>
<p>In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BbleErr interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed
is not ready for the Core to process, such as Host busy or DMA
done</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_8"></a>8</p>
</td>
<td>OutPktErr</td>
<td>R/W1C</td>
<td><p>OUT Packet Error (OutPktErr)</p>
<p class="BLANK"></p>
<p>Applies to OUT endpoints Only</p>
<p class="BLANK"></p>
<p>This interrupt is valid only when thresholding is enabled. This interrupt is asserted when the
core detects an overflow or a CRC error for non-Isochronous OUT packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Packet Error</li><li>0x1 (ACTIVE): OUT Packet Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W1C</td>
<td><p>Back-to-Back SETUP Packets Received (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to Control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This bit indicates that the core has received more than three
back-to-back SETUP packets for this particular endpoint. For
information about handling this interrupt, refer to Programming guide section "Handling More Than Three Back-to-Back SETUP Packets".
This bit is not valid in Completer mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Back-to-Back SETUP Packets Received</li><li>0x1 (ACTIVE): Back-to-Back SETUP Packets Received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_5"></a>5</p>
</td>
<td>StsPhseRcvd</td>
<td>R/W1C</td>
<td><p>Status Phase Received for Control Write (StsPhseRcvd)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only for Control OUT endpoints.</p>
<p class="BLANK"></p>
<p>This interrupt is generated only after the core has transferred all
the data that the host has sent during the data phase of a control
write transfer, to the system memory buffer.</p>
<p class="BLANK"></p>
<p>The interrupt indicates to the application that the host has
switched from data phase to the status phase of a Control Write
transfer. The application can use this interrupt to ACK or STALL
the Status phase, after it has decoded the data phase.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Status Phase Received for Control Write</li><li>0x1 (ACTIVE): Status Phase Received for Control Write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_4"></a>4</p>
</td>
<td>OUTTknEPdis</td>
<td>R/W1C</td>
<td><p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</p>
<p class="BLANK"></p>
<p>Applies only to control OUT endpoints.</p>
<p class="BLANK"></p>
<p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Token Received When Endpoint Disabled</li><li>0x1 (ACTIVE): OUT Token Received When Endpoint Disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_3"></a>3</p>
</td>
<td>SetUp</td>
<td>R/W1C</td>
<td><p>SETUP Phase Done (SetUp)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SETUP Phase Done</li><li>0x1 (ACTIVE): SETUP Phase Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" section in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT1_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1"></a>DOEPTSIZ1</p>
<ul><li>Name:Device OUT Endpoint Transfer Size Register 1</li><li>Description:This register contains the Transfer Size for the OUT Endpoint 1 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb30</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RxDPID</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1"></a><p class="title">Table�137.�Fields for Register: DOEPTSIZ1</p>
<table summary="Fields for Register: DOEPTSIZ1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_30_29"></a>30:29</p>
</td>
<td>RxDPID</td>
<td>R</td>
<td><p>RxDPID</p>
<p class="BLANK"></p>
<p>Applies to isochronous OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This is the data PID received in the last packet for this endpoint.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA</li></ul><p>SETUP Packet Count (SUPCnt)</p>
<p class="BLANK"></p>
<p>Applies to control OUT Endpoints only.</p>
<p class="BLANK"></p>
<p>This field specifies the number of back-to-back SETUP data
packets the endpoint can receive.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2PACKET1): DATA2 or 1 packet</li><li>0x2 (DATA1PACKET2): DATA1 or 2 packets</li><li>0x3 (MDATAPACKET3): MDATA or 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)
This field is decremented to zero after a packet is written into the RxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ1_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet is read from
the RxFIFO and written to the external memory.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA1"></a>DOEPDMA1</p>
<ul><li>Name:Device OUT Endpoint DMA Address Register 1</li><li>Description:This register contains the DMA Address for the OUT Endpoint 1 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb34</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMA1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA1_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMA1"></a><p class="title">Table�138.�Fields for Register: DOEPDMA1</p>
<table summary="Fields for Register: DOEPDMA1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA1_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul></td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1"></a>DOEPDMAB1</p>
<ul><li>Name:Device OUT Endpoint Buffer Address Register 1</li><li>Description:This register contains the DMA Buffer Address for the OUT Endpoint 1 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb3c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1"></a><p class="title">Table�139.�Fields for Register: DOEPDMAB1</p>
<table summary="Fields for Register: DOEPDMAB1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB1_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2"></a>DOEPCTL2</p>
<ul><li>Name:Device Control OUT Endpoint Control Register 2</li><li>Description:This register is used to control the characteristics of OUT Endpoint 2 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb40</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPCTL2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>Rsvd</td>
<td>Stall</td>
<td>Snp</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPCTL2"></a><p class="title">Table�140.�Fields for Register: DOEPCTL2</p>
<table summary="Fields for Register: DOEPCTL2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled,</p>
<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul><p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</p>
<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul><p>The core clears this bit before setting any of the following interrupts on this endpoint:</p>
<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul><p>Note:For control endpoints in DMA mode, this bit must be set for the controller to transfer SETUP data packets to the memory. This bit is not cleared on Transfer Completed interrupt of the SETUP packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK
handshakes on an endpoint. The core can also set this bit for an
endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_25_22"></a>25:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_20"></a>20</p>
</td>
<td>Snp</td>
<td>R/W</td>
<td><p>RESERVED</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED0): Reserved 0</li><li>0x1 (RESERVED1): Reserved 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUPT): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul></li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Endpoint Data PID not active</li><li>0x1 (ACTIVE): Endpoint Data PID active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL2_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current
logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2"></a>DOEPINT2</p>
<ul><li>Name:Device OUT Endpoint Interrupt Register 2</li><li>Description:This register contains the interrupts for the OUT Endpoint 2 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb48</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPINT2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>StupPktRcvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>OutPktErr</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvd</td>
<td>OUTTknEPdis</td>
<td>SetUp</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPINT2"></a><p class="title">Table�141.�Fields for Register: DOEPINT2</p>
<table summary="Fields for Register: DOEPINT2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_15"></a>15</p>
</td>
<td>StupPktRcvd</td>
<td>R/W1C</td>
<td><p>Setup Packet Received</p>
<p class="BLANK"></p>
<p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</p>
<p class="BLANK"></p>
<p>Set by the controller, this bit indicates that this buffer holds 8 bytes of
setup data. There is only one Setup packet per buffer. On receiving a
Setup packet, the controller closes the buffer and disables the
corresponding endpoint. The application has to re-enable the endpoint to
receive any OUT data for the Control Transfer and reprogram the buffer
start address.</p>
<p class="BLANK"></p>
<p>Note: Because of the above behavior, the controller can receive any
number of back to back setup packets and one buffer for every setup
packet is used.</p>
<ul><li>1'b0: No Setup packet received</li><li>1'b1: Setup packet received</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_RCVD): No Setup packet received</li><li>0x1 (RCVD): Setup packet received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.</p>
<p class="BLANK"></p>
<p>In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BbleErr interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed
is not ready for the Core to process, such as Host busy or DMA
done</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_8"></a>8</p>
</td>
<td>OutPktErr</td>
<td>R/W1C</td>
<td><p>OUT Packet Error (OutPktErr)</p>
<p class="BLANK"></p>
<p>Applies to OUT endpoints Only</p>
<p class="BLANK"></p>
<p>This interrupt is valid only when thresholding is enabled. This interrupt is asserted when the
core detects an overflow or a CRC error for non-Isochronous OUT packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Packet Error</li><li>0x1 (ACTIVE): OUT Packet Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W1C</td>
<td><p>Back-to-Back SETUP Packets Received (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to Control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This bit indicates that the core has received more than three
back-to-back SETUP packets for this particular endpoint. For
information about handling this interrupt, refer to Programming guide section "Handling More Than Three Back-to-Back SETUP Packets".
This bit is not valid in Completer mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Back-to-Back SETUP Packets Received</li><li>0x1 (ACTIVE): Back-to-Back SETUP Packets Received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_5"></a>5</p>
</td>
<td>StsPhseRcvd</td>
<td>R/W1C</td>
<td><p>Status Phase Received for Control Write (StsPhseRcvd)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only for Control OUT endpoints.</p>
<p class="BLANK"></p>
<p>This interrupt is generated only after the core has transferred all
the data that the host has sent during the data phase of a control
write transfer, to the system memory buffer.</p>
<p class="BLANK"></p>
<p>The interrupt indicates to the application that the host has
switched from data phase to the status phase of a Control Write
transfer. The application can use this interrupt to ACK or STALL
the Status phase, after it has decoded the data phase.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Status Phase Received for Control Write</li><li>0x1 (ACTIVE): Status Phase Received for Control Write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_4"></a>4</p>
</td>
<td>OUTTknEPdis</td>
<td>R/W1C</td>
<td><p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</p>
<p class="BLANK"></p>
<p>Applies only to control OUT endpoints.</p>
<p class="BLANK"></p>
<p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Token Received When Endpoint Disabled</li><li>0x1 (ACTIVE): OUT Token Received When Endpoint Disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_3"></a>3</p>
</td>
<td>SetUp</td>
<td>R/W1C</td>
<td><p>SETUP Phase Done (SetUp)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SETUP Phase Done</li><li>0x1 (ACTIVE): SETUP Phase Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" section in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT2_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2"></a>DOEPTSIZ2</p>
<ul><li>Name:Device OUT Endpoint Transfer Size Register 2</li><li>Description:This register contains the Transfer Size for the OUT Endpoint 2 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb50</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RxDPID</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2"></a><p class="title">Table�142.�Fields for Register: DOEPTSIZ2</p>
<table summary="Fields for Register: DOEPTSIZ2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_30_29"></a>30:29</p>
</td>
<td>RxDPID</td>
<td>R</td>
<td><p>RxDPID</p>
<p class="BLANK"></p>
<p>Applies to isochronous OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This is the data PID received in the last packet for this endpoint.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA</li></ul><p>SETUP Packet Count (SUPCnt)</p>
<p class="BLANK"></p>
<p>Applies to control OUT Endpoints only.</p>
<p class="BLANK"></p>
<p>This field specifies the number of back-to-back SETUP data
packets the endpoint can receive.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2PACKET1): DATA2 or 1 packet</li><li>0x2 (DATA1PACKET2): DATA1 or 2 packets</li><li>0x3 (MDATAPACKET3): MDATA or 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)
This field is decremented to zero after a packet is written into the RxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ2_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet is read from
the RxFIFO and written to the external memory.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA2"></a>DOEPDMA2</p>
<ul><li>Name:Device OUT Endpoint DMA Address Register 2</li><li>Description:This register contains the DMA Address for the OUT Endpoint 2 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb54</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMA2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA2_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMA2"></a><p class="title">Table�143.�Fields for Register: DOEPDMA2</p>
<table summary="Fields for Register: DOEPDMA2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA2_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul></td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2"></a>DOEPDMAB2</p>
<ul><li>Name:Device OUT Endpoint Buffer Address Register 2</li><li>Description:This register contains the DMA Buffer Address for the OUT Endpoint 2 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb5c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2"></a><p class="title">Table�144.�Fields for Register: DOEPDMAB2</p>
<table summary="Fields for Register: DOEPDMAB2" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB2_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3"></a>DOEPCTL3</p>
<ul><li>Name:Device Control OUT Endpoint Control Register 3</li><li>Description:This register is used to control the characteristics of OUT Endpoint 3 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb60</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPCTL3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>Rsvd</td>
<td>Stall</td>
<td>Snp</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPCTL3"></a><p class="title">Table�145.�Fields for Register: DOEPCTL3</p>
<table summary="Fields for Register: DOEPCTL3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled,</p>
<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul><p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</p>
<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul><p>The core clears this bit before setting any of the following interrupts on this endpoint:</p>
<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul><p>Note:For control endpoints in DMA mode, this bit must be set for the controller to transfer SETUP data packets to the memory. This bit is not cleared on Transfer Completed interrupt of the SETUP packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK
handshakes on an endpoint. The core can also set this bit for an
endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_25_22"></a>25:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_20"></a>20</p>
</td>
<td>Snp</td>
<td>R/W</td>
<td><p>RESERVED</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED0): Reserved 0</li><li>0x1 (RESERVED1): Reserved 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUPT): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul></li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Endpoint Data PID not active</li><li>0x1 (ACTIVE): Endpoint Data PID active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL3_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current
logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3"></a>DOEPINT3</p>
<ul><li>Name:Device OUT Endpoint Interrupt Register 3</li><li>Description:This register contains the interrupts for the OUT Endpoint 3 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb68</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPINT3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>StupPktRcvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>OutPktErr</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvd</td>
<td>OUTTknEPdis</td>
<td>SetUp</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPINT3"></a><p class="title">Table�146.�Fields for Register: DOEPINT3</p>
<table summary="Fields for Register: DOEPINT3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_15"></a>15</p>
</td>
<td>StupPktRcvd</td>
<td>R/W1C</td>
<td><p>Setup Packet Received</p>
<p class="BLANK"></p>
<p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</p>
<p class="BLANK"></p>
<p>Set by the controller, this bit indicates that this buffer holds 8 bytes of
setup data. There is only one Setup packet per buffer. On receiving a
Setup packet, the controller closes the buffer and disables the
corresponding endpoint. The application has to re-enable the endpoint to
receive any OUT data for the Control Transfer and reprogram the buffer
start address.</p>
<p class="BLANK"></p>
<p>Note: Because of the above behavior, the controller can receive any
number of back to back setup packets and one buffer for every setup
packet is used.</p>
<ul><li>1'b0: No Setup packet received</li><li>1'b1: Setup packet received</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_RCVD): No Setup packet received</li><li>0x1 (RCVD): Setup packet received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.</p>
<p class="BLANK"></p>
<p>In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BbleErr interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed
is not ready for the Core to process, such as Host busy or DMA
done</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_8"></a>8</p>
</td>
<td>OutPktErr</td>
<td>R/W1C</td>
<td><p>OUT Packet Error (OutPktErr)</p>
<p class="BLANK"></p>
<p>Applies to OUT endpoints Only</p>
<p class="BLANK"></p>
<p>This interrupt is valid only when thresholding is enabled. This interrupt is asserted when the
core detects an overflow or a CRC error for non-Isochronous OUT packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Packet Error</li><li>0x1 (ACTIVE): OUT Packet Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W1C</td>
<td><p>Back-to-Back SETUP Packets Received (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to Control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This bit indicates that the core has received more than three
back-to-back SETUP packets for this particular endpoint. For
information about handling this interrupt, refer to Programming guide section "Handling More Than Three Back-to-Back SETUP Packets".
This bit is not valid in Completer mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Back-to-Back SETUP Packets Received</li><li>0x1 (ACTIVE): Back-to-Back SETUP Packets Received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_5"></a>5</p>
</td>
<td>StsPhseRcvd</td>
<td>R/W1C</td>
<td><p>Status Phase Received for Control Write (StsPhseRcvd)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only for Control OUT endpoints.</p>
<p class="BLANK"></p>
<p>This interrupt is generated only after the core has transferred all
the data that the host has sent during the data phase of a control
write transfer, to the system memory buffer.</p>
<p class="BLANK"></p>
<p>The interrupt indicates to the application that the host has
switched from data phase to the status phase of a Control Write
transfer. The application can use this interrupt to ACK or STALL
the Status phase, after it has decoded the data phase.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Status Phase Received for Control Write</li><li>0x1 (ACTIVE): Status Phase Received for Control Write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_4"></a>4</p>
</td>
<td>OUTTknEPdis</td>
<td>R/W1C</td>
<td><p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</p>
<p class="BLANK"></p>
<p>Applies only to control OUT endpoints.</p>
<p class="BLANK"></p>
<p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Token Received When Endpoint Disabled</li><li>0x1 (ACTIVE): OUT Token Received When Endpoint Disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_3"></a>3</p>
</td>
<td>SetUp</td>
<td>R/W1C</td>
<td><p>SETUP Phase Done (SetUp)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SETUP Phase Done</li><li>0x1 (ACTIVE): SETUP Phase Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" section in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT3_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3"></a>DOEPTSIZ3</p>
<ul><li>Name:Device OUT Endpoint Transfer Size Register 3</li><li>Description:This register contains the Transfer Size for the OUT Endpoint 3 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb70</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RxDPID</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3"></a><p class="title">Table�147.�Fields for Register: DOEPTSIZ3</p>
<table summary="Fields for Register: DOEPTSIZ3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_30_29"></a>30:29</p>
</td>
<td>RxDPID</td>
<td>R</td>
<td><p>RxDPID</p>
<p class="BLANK"></p>
<p>Applies to isochronous OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This is the data PID received in the last packet for this endpoint.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA</li></ul><p>SETUP Packet Count (SUPCnt)</p>
<p class="BLANK"></p>
<p>Applies to control OUT Endpoints only.</p>
<p class="BLANK"></p>
<p>This field specifies the number of back-to-back SETUP data
packets the endpoint can receive.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2PACKET1): DATA2 or 1 packet</li><li>0x2 (DATA1PACKET2): DATA1 or 2 packets</li><li>0x3 (MDATAPACKET3): MDATA or 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)
This field is decremented to zero after a packet is written into the RxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ3_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet is read from
the RxFIFO and written to the external memory.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA3"></a>DOEPDMA3</p>
<ul><li>Name:Device OUT Endpoint DMA Address Register 3</li><li>Description:This register contains the DMA Address for the OUT Endpoint 3 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb74</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMA3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA3_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMA3"></a><p class="title">Table�148.�Fields for Register: DOEPDMA3</p>
<table summary="Fields for Register: DOEPDMA3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA3_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul></td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3"></a>DOEPDMAB3</p>
<ul><li>Name:Device OUT Endpoint Buffer Address Register 3</li><li>Description:This register contains the DMA Buffer Address for the OUT Endpoint 3 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb7c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3"></a><p class="title">Table�149.�Fields for Register: DOEPDMAB3</p>
<table summary="Fields for Register: DOEPDMAB3" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB3_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4"></a>DOEPCTL4</p>
<ul><li>Name:Device Control OUT Endpoint Control Register 4</li><li>Description:This register is used to control the characteristics of OUT Endpoint 4 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb80</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPCTL4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_30">30</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_29">29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_28">28</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_27">27</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_26">26</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_25_22">25:22</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_21">21</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_20">20</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_19_18">19:18</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_17">17</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_16">16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_14_11">14:11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_10_0">10:0</a></td>
</tr>
<tr><td>EPEna</td>
<td>EPDis</td>
<td>SetD1PID</td>
<td>SetD0PID</td>
<td>SNAK</td>
<td>CNAK</td>
<td>Rsvd</td>
<td>Stall</td>
<td>Snp</td>
<td>EPType</td>
<td>NAKSts</td>
<td>DPID</td>
<td>USBActEP</td>
<td>Rsvd</td>
<td>MPS</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPCTL4"></a><p class="title">Table�150.�Fields for Register: DOEPCTL4</p>
<table summary="Fields for Register: DOEPCTL4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_31"></a>31</p>
</td>
<td>EPEna</td>
<td>R/W1S</td>
<td><p>Endpoint Enable (EPEna)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>When Scatter/Gather DMA mode is enabled,</p>
<ul><li>For IN endpoints this bit indicates that the descriptor structure and data buffer with data ready to transmit is setup.</li><li>For OUT endpoint it indicates that the descriptor structure and data buffer to receive data is setup.</li></ul><p>When Scatter/Gather DMA mode is enabled such as for buffer-pointer based DMA mode:</p>
<ul><li>For IN endpoints, this bit indicates that data is ready to be transmitted on the endpoint.</li><li>For OUT endpoints, this bit indicates that the application has allocated the memory to start receiving data from the USB.</li></ul><p>The core clears this bit before setting any of the following interrupts on this endpoint:</p>
<ul><li>SETUP Phase Done</li><li>Endpoint Disabled</li><li>Transfer Completed</li></ul><p>Note:For control endpoints in DMA mode, this bit must be set for the controller to transfer SETUP data packets to the memory. This bit is not cleared on Transfer Completed interrupt of the SETUP packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Enable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_30"></a>30</p>
</td>
<td>EPDis</td>
<td>R/W1S</td>
<td><p>Endpoint Disable (EPDis)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stop transmitting/receiving data on an endpoint, even
before the transfer for that endpoint is complete. The application must wait for the
Endpoint Disabled interrupt before treating the endpoint as disabled. The core clears
this bit before setting the Endpoint Disabled interrupt. The application must set this bit
only if Endpoint Enable is already set for this endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Action</li><li>0x1 (ACTIVE): Disable Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_29"></a>29</p>
</td>
<td>SetD1PID</td>
<td>W</td>
<td><p><em>Set DATA1 PID (SetD1PID)</em></p>
<ul><li>Applies to interrupt and bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA1.</li><li>This field is applicable both for scatter-gather DMA mode and non scatter-gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Set Odd (micro)frame (SetOddFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the even and odd (micro)frame (EO_FrNum) field to odd (micro)frame.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA1 PID or Do not force Odd Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA1 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_28"></a>28</p>
</td>
<td>SetD0PID</td>
<td>W</td>
<td><p><em>Set DATA0 PID (SetD0PID)</em></p>
<ul><li>Applies to interrupt/bulk IN and OUT endpoints only.</li><li>Writing to this field sets the Endpoint Data PID (DPID) field in this register to DATA0.</li><li>This field is applicable both for Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:<em>Set Even (micro)frame (SetEvenFr)</em></p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Writing to this field sets the Even/Odd (micro)frame (EO_FrNum) field to even (micro)frame.</li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is in the transmit descriptor structure. The frame in which to receive data is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disables Set DATA0 PID or Do not force Even Frame</li><li>0x1 (ENABLED): Set Endpoint Data PID to DATA0 or Sets EO_FrNum field to odd (micro)Frame</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_27"></a>27</p>
</td>
<td>SNAK</td>
<td>W</td>
<td><p>Set NAK (SNAK)</p>
<p class="BLANK"></p>
<p>A write to this bit sets the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Using this bit, the application can control the transmission of NAK
handshakes on an endpoint. The core can also set this bit for an
endpoint after a SETUP packet is received on that endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Set NAK</li><li>0x1 (ACTIVE): Set NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_26"></a>26</p>
</td>
<td>CNAK</td>
<td>W</td>
<td><p>Clear NAK (CNAK)
A write to this bit clears the NAK bit for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Clear NAK</li><li>0x1 (ACTIVE): Clear NAK</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_25_22"></a>25:22</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_21"></a>21</p>
</td>
<td>Stall</td>
<td>R/W1S</td>
<td><p>STALL Handshake (Stall)</p>
<p class="BLANK"></p>
<p>Applies to non-control, non-isochronous IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>The application sets this bit to stall all tokens from the USB host to this endpoint. If a
NAK bit, Global Non-periodic IN NAK, or Global OUT NAK is set along with this bit, the
STALL bit takes priority. Only the application can clear this bit, never the core.</p>
<p class="BLANK"></p>
<p>Applies to control endpoints only.</p>
<p class="BLANK"></p>
<p>The application can only set this bit, and the core clears it, when a SETUP token is
received for this endpoint. If a NAK bit, Global Non-periodic IN NAK, or Global OUT
NAK is set along with this bit, the STALL bit takes priority. Irrespective of this bit's
setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): STALL All non-active tokens</li><li>0x1 (ACTIVE): STALL All Active Tokens</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_20"></a>20</p>
</td>
<td>Snp</td>
<td>R/W</td>
<td><p>RESERVED</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (RESERVED0): Reserved 0</li><li>0x1 (RESERVED1): Reserved 1</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_19_18"></a>19:18</p>
</td>
<td>EPType</td>
<td>R/W</td>
<td><p>Endpoint Type (EPType)</p>
<p class="BLANK"></p>
<p>This is the transfer type supported by this logical endpoint.</p>
<ul><li>2'b00: Control</li><li>2'b01: Isochronous</li><li>2'b10: Bulk</li><li>2'b11: Interrupt</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CONTROL): Control</li><li>0x1 (ISOCHRONOUS): Isochronous</li><li>0x2 (BULK): Bulk</li><li>0x3 (INTERRUPT): Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_17"></a>17</p>
</td>
<td>NAKSts</td>
<td>R</td>
<td><p>NAK Status (NAKSts)</p>
<p class="BLANK"></p>
<p>Indicates the following:</p>
<ul><li>1'b0: The core is transmitting non-NAK handshakes based on the FIFO status.</li><li>1'b1: The core is transmitting NAK handshakes on this endpoint.</li></ul><p>When either the application or the core sets this bit:</p>
<ul><li>The core stops receiving any data on an OUT endpoint, even if there is space in the RxFIFO to accommodate the incoming packet.</li><li>For non-isochronous IN endpoints: The core stops transmitting any data on an IN endpoint, even if there data is available in the TxFIFO.</li><li>For isochronous IN endpoints: The core sends out a zero-length data packet, even if there data is available in the TxFIFO.</li></ul><p>Irrespective of this bit's setting, the core always responds to SETUP data packets with an ACK handshake.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NONNAK):</li></ul><p>The core is transmitting non-NAK handshakes based on the FIFO status</p>
<p class="BLANK"></p>
<ul><li>0x1 (NAK):</li></ul><p>The core is transmitting NAK handshakes on this endpoint</p>
<p class="BLANK"></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_16"></a>16</p>
</td>
<td>DPID</td>
<td>R</td>
<td><p><em>Endpoint Data PID (DPID)</em></p>
<p class="BLANK"></p>
<p>Applies to interrupt/bulk IN and OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Contains the PID of the packet to be received or transmitted on this endpoint. The
application must program the PID of the first packet to be received or transmitted on
this endpoint, after the endpoint is activated. The applications use the SetD1PID and
SetD0PID fields of this register to program either DATA0 or DATA1 PID.</p>
<ul><li>1'b0: DATA0</li><li>1'b1: DATA1</li></ul><p>This field is applicable for both Scatter/Gather DMA mode and non-Scatter/Gather DMA mode.</p>
<p class="BLANK"></p>
<p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p><em>Even/Odd (Micro)Frame (EO_FrNum)</em></p>
<p class="BLANK"></p>
<p>In non-Scatter/Gather DMA mode:</p>
<ul><li>Applies to isochronous IN and OUT endpoints only.</li><li>Indicates the (micro)frame number in which the core transmits/receives isochronous data for this endpoint. The application must program the even/odd (micro)frame number in which it intends to transmit/receive isochronous data for this endpoint using the SetEvnFr and SetOddFr fields in this register.<ul><li>1'b0: Even (micro)frame</li><li>1'b1: Odd (micro)frame</li></ul></li><li>When Scatter/Gather DMA mode is enabled, this field is reserved. The frame number in which to send data is provided in the transmit descriptor structure. The frame in which data is received is updated in receive descriptor structure.</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Endpoint Data PID not active</li><li>0x1 (ACTIVE): Endpoint Data PID active</li></ul><p></p>
<p>Value After Reset:0x0</p>
<p>Testable:readOnly</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_15"></a>15</p>
</td>
<td>USBActEP</td>
<td>R/W</td>
<td><p>USB Active Endpoint (USBActEP)</p>
<p class="BLANK"></p>
<p>Indicates whether this endpoint is active in the current configuration and interface. The
core clears this bit for all endpoints (other than EP 0) after detecting a USB reset. After
receiving the SetConfiguration and SetInterface commands, the application must
program endpoint registers accordingly and set this bit.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Not Active</li><li>0x1 (ENABLED): USB Active Endpoint</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_14_11"></a>14:11</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPCTL4_F_10_0"></a>10:0</p>
</td>
<td>MPS</td>
<td>R/W</td>
<td><p>Maximum Packet Size (MPS)</p>
<p class="BLANK"></p>
<p>The application must program this field with the maximum packet size for the current
logical endpoint. This value is in bytes.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4"></a>DOEPINT4</p>
<ul><li>Name:Device OUT Endpoint Interrupt Register 4</li><li>Description:This register contains the interrupts for the OUT Endpoint 4 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb88</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPINT4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_31_16">31:16</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_15">15</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_14">14</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_13">13</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_12">12</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_11">11</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_10">10</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_9">9</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_8">8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_2">2</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_1">1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>StupPktRcvd</td>
<td>NYETIntrpt</td>
<td>NAKIntrpt</td>
<td>BbleErr</td>
<td>PktDrpSts</td>
<td>Rsvd</td>
<td>BNAIntr</td>
<td>OutPktErr</td>
<td>Rsvd</td>
<td>Back2BackSETup</td>
<td>StsPhseRcvd</td>
<td>OUTTknEPdis</td>
<td>SetUp</td>
<td>AHBErr</td>
<td>EPDisbld</td>
<td>XferCompl</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPINT4"></a><p class="title">Table�151.�Fields for Register: DOEPINT4</p>
<table summary="Fields for Register: DOEPINT4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_31_16"></a>31:16</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_15"></a>15</p>
</td>
<td>StupPktRcvd</td>
<td>R/W1C</td>
<td><p>Setup Packet Received</p>
<p class="BLANK"></p>
<p>Applicable for Control OUT Endpoints in only in the Buffer DMA Mode</p>
<p class="BLANK"></p>
<p>Set by the controller, this bit indicates that this buffer holds 8 bytes of
setup data. There is only one Setup packet per buffer. On receiving a
Setup packet, the controller closes the buffer and disables the
corresponding endpoint. The application has to re-enable the endpoint to
receive any OUT data for the Control Transfer and reprogram the buffer
start address.</p>
<p class="BLANK"></p>
<p>Note: Because of the above behavior, the controller can receive any
number of back to back setup packets and one buffer for every setup
packet is used.</p>
<ul><li>1'b0: No Setup packet received</li><li>1'b1: Setup packet received</li></ul><p>Reset: 1'b0</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (NOT_RCVD): No Setup packet received</li><li>0x1 (RCVD): Setup packet received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_14"></a>14</p>
</td>
<td>NYETIntrpt</td>
<td>R/W1C</td>
<td><p>NYET Interrupt (NYETIntrpt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NYET response is transmitted for a non isochronous OUT endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NYET interrupt</li><li>0x1 (ACTIVE): NYET Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_13"></a>13</p>
</td>
<td>NAKIntrpt</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (NAKInterrupt)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when a NAK is transmitted or received by the device.</p>
<p class="BLANK"></p>
<p>In case of isochronous IN endpoints the interrupt gets generated when a zero length
packet is transmitted due to un-availability of data in the TXFifo.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No NAK interrupt</li><li>0x1 (ACTIVE): NAK Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_12"></a>12</p>
</td>
<td>BbleErr</td>
<td>R/W1C</td>
<td><p>NAK Interrupt (BbleErr)</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when babble is received for the endpoint.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BbleErr interrupt</li><li>0x1 (ACTIVE): BbleErr interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_11"></a>11</p>
</td>
<td>PktDrpSts</td>
<td>R/W1C</td>
<td><p>Packet Drop Status (PktDrpSts)</p>
<p class="BLANK"></p>
<p>This bit indicates to the application that an ISOC OUT packet has been dropped. This
bit does not have an associated mask bit and does not generate an interrupt.</p>
<p class="BLANK"></p>
<p>Dependency: This bit is valid in non Scatter/Gather DMA mode when periodic transfer
interrupt feature is selected.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No interrupt</li><li>0x1 (ACTIVE): Packet Drop Status interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_10"></a>10</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_9"></a>9</p>
</td>
<td>BNAIntr</td>
<td>R/W1C</td>
<td><p>BNA (Buffer Not Available) Interrupt (BNAIntr)</p>
<p class="BLANK"></p>
<p>This bit is valid only when Scatter/Gather DMA mode is enabled.</p>
<p class="BLANK"></p>
<p>The core generates this interrupt when the descriptor accessed
is not ready for the Core to process, such as Host busy or DMA
done</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No BNA interrupt</li><li>0x1 (ACTIVE): BNA interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_8"></a>8</p>
</td>
<td>OutPktErr</td>
<td>R/W1C</td>
<td><p>OUT Packet Error (OutPktErr)</p>
<p class="BLANK"></p>
<p>Applies to OUT endpoints Only</p>
<p class="BLANK"></p>
<p>This interrupt is valid only when thresholding is enabled. This interrupt is asserted when the
core detects an overflow or a CRC error for non-Isochronous OUT packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Packet Error</li><li>0x1 (ACTIVE): OUT Packet Error</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_7"></a>7</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_6"></a>6</p>
</td>
<td>Back2BackSETup</td>
<td>R/W1C</td>
<td><p>Back-to-Back SETUP Packets Received (Back2BackSETup)</p>
<p class="BLANK"></p>
<p>Applies to Control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This bit indicates that the core has received more than three
back-to-back SETUP packets for this particular endpoint. For
information about handling this interrupt, refer to Programming guide section "Handling More Than Three Back-to-Back SETUP Packets".
This bit is not valid in Completer mode.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Back-to-Back SETUP Packets Received</li><li>0x1 (ACTIVE): Back-to-Back SETUP Packets Received</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_5"></a>5</p>
</td>
<td>StsPhseRcvd</td>
<td>R/W1C</td>
<td><p>Status Phase Received for Control Write (StsPhseRcvd)</p>
<p class="BLANK"></p>
<p>This interrupt is valid only for Control OUT endpoints.</p>
<p class="BLANK"></p>
<p>This interrupt is generated only after the core has transferred all
the data that the host has sent during the data phase of a control
write transfer, to the system memory buffer.</p>
<p class="BLANK"></p>
<p>The interrupt indicates to the application that the host has
switched from data phase to the status phase of a Control Write
transfer. The application can use this interrupt to ACK or STALL
the Status phase, after it has decoded the data phase.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Status Phase Received for Control Write</li><li>0x1 (ACTIVE): Status Phase Received for Control Write</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_4"></a>4</p>
</td>
<td>OUTTknEPdis</td>
<td>R/W1C</td>
<td><p>OUT Token Received When Endpoint Disabled (OUTTknEPdis)</p>
<p class="BLANK"></p>
<p>Applies only to control OUT endpoints.</p>
<p class="BLANK"></p>
<p>Indicates that an OUT token was received when the endpoint was not yet enabled. This interrupt is asserted on the endpoint for which the OUT token was received.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No OUT Token Received When Endpoint Disabled</li><li>0x1 (ACTIVE): OUT Token Received When Endpoint Disabled</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_3"></a>3</p>
</td>
<td>SetUp</td>
<td>R/W1C</td>
<td><p>SETUP Phase Done (SetUp)</p>
<p class="BLANK"></p>
<p>Applies to control OUT endpoints only.</p>
<p class="BLANK"></p>
<p>Indicates that the SETUP phase for the control endpoint is
complete and no more back-to-back SETUP packets were
received for the current control transfer. On this interrupt, the
application can decode the received SETUP data packet.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No SETUP Phase Done</li><li>0x1 (ACTIVE): SETUP Phase Done</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_2"></a>2</p>
</td>
<td>AHBErr</td>
<td>R/W1C</td>
<td><p>AHB Error (AHBErr)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This is generated only in Internal DMA mode when there is an AHB error during an AHB read/write. The application can read the corresponding endpoint DMA address register to get the error address. For details, see "AHB Error Handling" section in the Programming Guide.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No AHB Error Interrupt</li><li>0x1 (ACTIVE): AHB Error interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_1"></a>1</p>
</td>
<td>EPDisbld</td>
<td>R/W1C</td>
<td><p>Endpoint Disabled Interrupt (EPDisbld)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<p class="BLANK"></p>
<p>This bit indicates that the endpoint is disabled per the application's request.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Endpoint Disabled Interrupt</li><li>0x1 (ACTIVE): Endpoint Disabled Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPINT4_F_0"></a>0</p>
</td>
<td>XferCompl</td>
<td>R/W1C</td>
<td><p>Transfer Completed Interrupt (XferCompl)</p>
<p class="BLANK"></p>
<p>Applies to IN and OUT endpoints.</p>
<ul><li>When Scatter/Gather DMA mode is enabled<ul><li>For IN endpoint this field indicates that the requested data from the descriptor is moved from external system memory to internal FIFO.</li><li>For OUT endpoint this field indicates that the requested data from the internal FIFO is moved to external system memory. This interrupt is generated only when the corresponding endpoint descriptor is closed, and the IOC bit for the corresponding descriptor is Set.</li></ul></li><li>When Scatter/Gather DMA mode is disabled, this field indicates that the programmed transfer is complete on the AHB as well as on the USB, for this endpoint.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): No Transfer Complete Interrupt</li><li>0x1 (ACTIVE): Transfer Complete Interrupt</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4"></a>DOEPTSIZ4</p>
<ul><li>Name:Device OUT Endpoint Transfer Size Register 4</li><li>Description:This register contains the Transfer Size for the OUT Endpoint 4 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb90</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_31">31</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_30_29">30:29</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_28_19">28:19</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_18_0">18:0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>RxDPID</td>
<td>PktCnt</td>
<td>XferSize</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4"></a><p class="title">Table�152.�Fields for Register: DOEPTSIZ4</p>
<table summary="Fields for Register: DOEPTSIZ4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_31"></a>31</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_30_29"></a>30:29</p>
</td>
<td>RxDPID</td>
<td>R</td>
<td><p>RxDPID</p>
<p class="BLANK"></p>
<p>Applies to isochronous OUT endpoints only.</p>
<p class="BLANK"></p>
<p>This is the data PID received in the last packet for this endpoint.</p>
<ul><li>2'b00: DATA0</li><li>2'b01: DATA2</li><li>2'b10: DATA1</li><li>2'b11: MDATA</li></ul><p>SETUP Packet Count (SUPCnt)</p>
<p class="BLANK"></p>
<p>Applies to control OUT Endpoints only.</p>
<p class="BLANK"></p>
<p>This field specifies the number of back-to-back SETUP data
packets the endpoint can receive.</p>
<ul><li>2'b01: 1 packet</li><li>2'b10: 2 packets</li><li>2'b11: 3 packets</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DATA0): DATA0</li><li>0x1 (DATA2PACKET1): DATA2 or 1 packet</li><li>0x2 (DATA1PACKET2): DATA1 or 2 packets</li><li>0x3 (MDATAPACKET3): MDATA or 3 packets</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_28_19"></a>28:19</p>
</td>
<td>PktCnt</td>
<td>R/W</td>
<td><p>Packet Count (PktCnt)
This field is decremented to zero after a packet is written into the RxFIFO.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPTSIZ4_F_18_0"></a>18:0</p>
</td>
<td>XferSize</td>
<td>R/W</td>
<td><p>Transfer Size (XferSize)</p>
<p class="BLANK"></p>
<p>Indicates the transfer size in bytes for the endpoint. The core
interrupts the application only after it has exhausted the transfer
size amount of data. The transfer size can be Set to the
maximum packet size of the endpoint, to be interrupted at the
end of each packet.</p>
<p class="BLANK"></p>
<p>The core decrements this field every time a packet is read from
the RxFIFO and written to the external memory.</p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA4"></a>DOEPDMA4</p>
<ul><li>Name:Device OUT Endpoint DMA Address Register 4</li><li>Description:This register contains the DMA Address for the OUT Endpoint 4 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb94</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMA4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA4_F_31_0">31:0</a></td>
</tr>
<tr><td>DMAAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMA4"></a><p class="title">Table�153.�Fields for Register: DOEPDMA4</p>
<table summary="Fields for Register: DOEPDMA4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMA4_F_31_0"></a>31:0</p>
</td>
<td>DMAAddr</td>
<td>R/W</td>
<td><p>Holds the start address of the external memory for storing or fetching endpoint
data.</p>
<p class="BLANK"></p>
<p>Note: For control endpoints, this field stores control OUT data packets as well as
SETUP transaction data packets. When more than three SETUP packets are
received back-to-back, the SETUP data packet in the memory is overwritten.</p>
<p class="BLANK"></p>
<p>This register is incremented on every AHB transaction. The application can give
only a DWORD-aligned address.</p>
<ul><li>When Scatter/Gather DMA mode is not enabled, the application programs the start address value in this field.</li><li>When Scatter/Gather DMA mode is enabled, this field indicates the base pointer for the descriptor list.</li></ul></td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4"></a>DOEPDMAB4</p>
<ul><li>Name:Device OUT Endpoint Buffer Address Register 4</li><li>Description:This register contains the DMA Buffer Address for the OUT Endpoint 4 of the Device controller.</li><li>Size:32 bits</li><li>Offset:0xb9c</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4_F_31_0">31:0</a></td>
</tr>
<tr><td>DMABufferAddr</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4"></a><p class="title">Table�154.�Fields for Register: DOEPDMAB4</p>
<table summary="Fields for Register: DOEPDMAB4" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_DOEPDMAB4_F_31_0"></a>31:0</p>
</td>
<td>DMABufferAddr</td>
<td>R</td>
<td><p>Holds the current buffer address.This register is updated as and when the data
transfer for the corresponding end point is in progress.</p>
<p class="BLANK"></p>
<p>This register is present only in Scatter/Gather DMA mode. Otherwise this field is reserved.</p>
<p>Testable:untestable</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL"></a>PCGCCTL</p>
<ul><li>Name:Power and Clock Gating Control Register</li><li>Description:This register is used to control the Power and Clock Gating characteristics of the controller.</li><li>Size:32 bits</li><li>Offset:0xe00</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_PCGCCTL"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_31_8">31:8</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_7">7</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_6">6</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_5">5</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_4">4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_2_1">2:1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_0">0</a></td>
</tr>
<tr><td>Rsvd</td>
<td>L1Suspended</td>
<td>PhySleep</td>
<td>Enbl_L1Gating</td>
<td>Rsvd</td>
<td>RstPdwnModule</td>
<td>Rsvd</td>
<td>StopPclk</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_PCGCCTL"></a><p class="title">Table�155.�Fields for Register: PCGCCTL</p>
<table summary="Fields for Register: PCGCCTL" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_31_8"></a>31:8</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_7"></a>7</p>
</td>
<td>L1Suspended</td>
<td>R</td>
<td><p>L1 Deep Sleep</p>
<p class="BLANK"></p>
<p>Indicates that the PHY is in deep sleep when in L1 state.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Non Deep Sleep</li><li>0x1 (ACTIVE): Deep Sleep</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_6"></a>6</p>
</td>
<td>PhySleep</td>
<td>R</td>
<td><p>PHY In Sleep</p>
<p class="BLANK"></p>
<p>Indicates that the PHY is in Sleep State.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (INACTIVE): Phy not in Sleep state</li><li>0x1 (ACTIVE): Phy in Sleep state</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_5"></a>5</p>
</td>
<td>Enbl_L1Gating</td>
<td>R/W</td>
<td><p>Enable Sleep Clock Gating</p>
<p class="BLANK"></p>
<p>If this bit is set, core internal clock gating is enabled sleep state
if utmi_l1_suspend_n cannot be asserted by the core.</p>
<p class="BLANK"></p>
<p>The PHY clock is not gated in sleep state if Enbl_L1Gating is not set.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): The PHY clock is not gated in Sleep state</li><li>0x1 (ENABLED): The Core internal clock gating is enabled in Sleep state</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_4"></a>4</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_3"></a>3</p>
</td>
<td>RstPdwnModule</td>
<td>R/W</td>
<td><p>Reset Power-Down Modules (RstPdwnModule)</p>
<p class="BLANK"></p>
<p>This bit is valid only in Partial Power-Down mode.</p>
<ul><li>The application sets this bit when the power is turned off.</li><li>The application clears this bit after the power is turned on and the PHY clock is up.</li></ul><p></p>
<p class="BLANK"></p>
<p>Note: The R/W of all core registers are possible only when this bit is set to 1b0.</p>
<p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (ON): Power is turned on</li><li>0x1 (OFF): Power is turned off</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_2_1"></a>2:1</p>
</td>
<td>�</td>
<td>�</td>
<td>Reserved Field:Yes</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL_F_0"></a>0</p>
</td>
<td>StopPclk</td>
<td>R/W</td>
<td><p>Stop Pclk (StopPclk)</p>
<ul><li>The application sets this bit to stop the PHY clock (phy_clk) when the USB is suspended, the session is not valid, or the device is disconnected.</li><li>The application clears this bit when the USB is resumed or a new session starts.</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): Disable Stop Pclk</li><li>0x1 (ENABLED): Enable Stop Pclk</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1"></a>PCGCCTL1</p>
<ul><li>Name:Power and Clock Gating Control Register1</li><li>Description:This register is used to control the Power and Clock Gating characteristics of the controller.</li><li>Size:32 bits</li><li>Offset:0xe04</li></ul><a name="fld-DWC_otg_map_DWC_otg_intreg_PCGCCTL1"></a><table><colgroup></colgroup><tbody><tr><td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_31_4">31:4</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_3">3</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_2_1">2:1</a></td>
<td><a class="link" href="#H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_0">0</a></td>
</tr>
<tr><td>RESERVED</td>
<td>RAMGateEN</td>
<td>counter</td>
<td>GateEN</td>
</tr>
</tbody></table><a name="fieldtable-DWC_otg_map_DWC_otg_intreg_PCGCCTL1"></a><p class="title">Table�156.�Fields for Register: PCGCCTL1</p>
<table summary="Fields for Register: PCGCCTL1" width="100%"><colgroup></colgroup><thead><tr><th>Bits</th><th>Name</th><th>Memory Access</th><th>Description</th></tr></thead><tbody><tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_31_4"></a>31:4</p>
</td>
<td>RESERVED</td>
<td>R</td>
<td><p>RESERVED</p>
<p>Value After Reset:0x0</p>
<p>Testable:untestable</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_3"></a>3</p>
</td>
<td>RAMGateEN</td>
<td>R/W</td>
<td><p>RAM Clock Gating Enable (RAMGateEn)</p>
<p class="BLANK"></p>
<p>The application programs RAMGateEn to enable RAM Clock Gating in the ACG feature.</p>
<ul><li>1b0: Disable RAM Clock Gating (Default)</li><li>1b1: Enable RAM Clock Gating</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): RAM Clock Gating disable</li><li>0x1 (ENABLED): RAM Clock Gating enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_2_1"></a>2:1</p>
</td>
<td>counter</td>
<td>R/W</td>
<td><p>Count to Gate Clock (CntGateClk)</p>
<p class="BLANK"></p>
<p>CntGateClk indicates to the Controller how many PHY Clock cycles and AHB Clock cycles of 'IDLE' (no activity) the Controller waits for before Gating the respective PHY and AHB clocks internal to the Controller.</p>
<p class="BLANK"></p>
<ul><li>2b00: 64 clocks (Default).</li><li>2b01: 128 clocks</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (CLOCKS64): CLOCKS64</li><li>0x1 (CLOCKS128): CLOCKS128</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
<tr><td><p><a name="H4-reg-DWC_otg_map_DWC_otg_intreg_PCGCCTL1_F_0"></a>0</p>
</td>
<td>GateEN</td>
<td>R/W</td>
<td><p>Enable Active Clock Gating (GateEn)</p>
<p class="BLANK"></p>
<p>The application programs GateEn to enable Active Clock Gating feature for the PHY and AHB clocks.</p>
<ul><li>1b0: Disable Active Clock Gating (Default)</li><li>1b1: Enable Active Clock Gating</li></ul><p class="BLANK"></p>
<p>Values:</p>
<ul><li>0x0 (DISABLED): ACG disable</li><li>0x1 (ENABLED): ACG enable</li></ul><p></p>
<p>Value After Reset:0x0</p>
</td>
</tr>
</tbody></table></body></html>

