$date
	Sat Aug 28 22:12:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flopr $end
$var wire 1 ! clk $end
$var wire 2 " d [1:0] $end
$var wire 1 # reset $end
$var reg 2 $ q [1:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10 $
0#
b10 "
1!
$end
#5000
b0 "
0!
#10000
b0 $
1!
#15000
0!
#20000
1!
#25000
0!
#30000
1!
#35000
b1 "
1#
0!
#40000
1!
#45000
b0 "
0!
#50000
1!
#55000
b10 "
0!
#60000
1!
#65000
b11 "
0#
0!
#70000
b11 $
1!
#75000
b1 "
0!
#80000
b1 $
1!
#85000
b10 "
0!
#90000
b10 $
1!
#95000
b1 "
0!
#100000
b1 $
1!
#105000
0!
#110000
1!
#115000
b0 "
0!
#120000
b0 $
1!
#125000
b1 "
1#
0!
#130000
1!
#135000
b10 "
0#
0!
#140000
b10 $
1!
#145000
b1 "
0!
#150000
b1 $
1!
#155000
b0 "
1#
0!
#160000
b0 $
1!
#165000
b11 "
0!
#170000
1!
#175000
b0 "
0!
#180000
1!
#185000
0!
#190000
1!
#195000
0!
#195001
