// Seed: 1878702657
module module_0 (
    input logic id_0,
    input id_1,
    output logic id_2,
    input id_3,
    input logic id_4,
    input id_5,
    output logic id_6,
    input logic id_7,
    output logic id_8,
    input id_9
);
  always @(1 or posedge 1) begin
    id_2 = 1;
  end
  assign id_2 = id_4 ? id_3 : 1;
endmodule
