INFO: [HLS 200-10] Running 'D:/ViVado/Vitis_HLS/2021.1/bin/unwrapped/win64.o/vitis_hls.exe'
INFO: [HLS 200-10] For user 'Dinesh-WCSNG-7' on host 'dinesh-wcsn7' (Windows NT_amd64 version 6.2) on Wed Dec 01 09:47:41 -0800 2021
INFO: [HLS 200-10] In directory 'D:/ViVado/projects/CSE237C_FinalProject/correlator_bank'
Sourcing Tcl script 'D:/ViVado/projects/CSE237C_FinalProject/correlator_bank/hls/solution1/csim.tcl'
INFO: [HLS 200-1510] Running: open_project hls 
INFO: [HLS 200-10] Opening project 'D:/ViVado/projects/CSE237C_FinalProject/correlator_bank/hls'.
INFO: [HLS 200-1510] Running: set_top correlator 
INFO: [HLS 200-1510] Running: add_files coefficients.h 
INFO: [HLS 200-10] Adding design file 'coefficients.h' to the project
INFO: [HLS 200-1510] Running: add_files correlator.cpp 
INFO: [HLS 200-10] Adding design file 'correlator.cpp' to the project
INFO: [HLS 200-1510] Running: add_files correlator.h 
INFO: [HLS 200-10] Adding design file 'correlator.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb correlator_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'correlator_test.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb input.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'input.dat' to the project
INFO: [HLS 200-1510] Running: add_files -tb out.gold.dat -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'out.gold.dat' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution 'D:/ViVado/projects/CSE237C_FinalProject/correlator_bank/hls/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -clean -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../correlator_test.cpp in debug mode
   Compiling ../../../../correlator.cpp in debug mode
   Generating csim.exe
----------------------------------------------
   RMSE(R)
0.000001138130415
----------------------------------------------
*******************************************
PASS: The output matches the golden output!
*******************************************
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.641 seconds; current allocated memory: 195.742 MB.
