
Marking local functions:


Marking externally visible functions: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 Port_schm_read_msr/22


Marking externally visible variables:


Reclaiming functions:
Reclaiming variables:
Clearing address taken flags:
Symbol table:

Sys_GetCoreID/45 (Sys_GetCoreID) @06c6fee0
  Type: function
  Visibility: external public
  References: 
  Referring: 
  Availability: not_available
  Function flags: optimize_size
  Called by: SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 
  Calls: 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10) @06c6f9a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read) reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (write) msr_PORT_EXCLUSIVE_AREA_10/20 (read) reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10) @06c6f700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read) msr_PORT_EXCLUSIVE_AREA_10/20 (write) msr_PORT_EXCLUSIVE_AREA_10/20 (read) reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (read) reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09) @06c6f460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read) reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (write) msr_PORT_EXCLUSIVE_AREA_09/18 (read) reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09) @06c6f1c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read) msr_PORT_EXCLUSIVE_AREA_09/18 (write) msr_PORT_EXCLUSIVE_AREA_09/18 (read) reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (read) reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08) @06c67d20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read) reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (write) msr_PORT_EXCLUSIVE_AREA_08/16 (read) reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08) @06c677e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read) msr_PORT_EXCLUSIVE_AREA_08/16 (write) msr_PORT_EXCLUSIVE_AREA_08/16 (read) reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (read) reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07) @06c672a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read) reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (write) msr_PORT_EXCLUSIVE_AREA_07/14 (read) reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07) @06c67ee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read) msr_PORT_EXCLUSIVE_AREA_07/14 (write) msr_PORT_EXCLUSIVE_AREA_07/14 (read) reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (read) reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06) @06c67c40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read) reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (write) msr_PORT_EXCLUSIVE_AREA_06/12 (read) reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06) @06c679a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read) msr_PORT_EXCLUSIVE_AREA_06/12 (write) msr_PORT_EXCLUSIVE_AREA_06/12 (read) reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (read) reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05) @06c67700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read) reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (write) msr_PORT_EXCLUSIVE_AREA_05/10 (read) reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05) @06c67460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read) msr_PORT_EXCLUSIVE_AREA_05/10 (write) msr_PORT_EXCLUSIVE_AREA_05/10 (read) reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (read) reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04) @06c671c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read) reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (write) msr_PORT_EXCLUSIVE_AREA_04/8 (read) reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04) @06c5fd20
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read) msr_PORT_EXCLUSIVE_AREA_04/8 (write) msr_PORT_EXCLUSIVE_AREA_04/8 (read) reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (read) reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03) @06c5f7e0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read) reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (write) msr_PORT_EXCLUSIVE_AREA_03/6 (read) reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03) @06c5f2a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read) msr_PORT_EXCLUSIVE_AREA_03/6 (write) msr_PORT_EXCLUSIVE_AREA_03/6 (read) reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (read) reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02) @06c5fee0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read) reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (write) msr_PORT_EXCLUSIVE_AREA_02/4 (read) reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02) @06c5fc40
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read) msr_PORT_EXCLUSIVE_AREA_02/4 (write) msr_PORT_EXCLUSIVE_AREA_02/4 (read) reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (read) reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01) @06c5f9a0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read) reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (write) msr_PORT_EXCLUSIVE_AREA_01/2 (read) reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01) @06c5f700
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read) msr_PORT_EXCLUSIVE_AREA_01/2 (write) msr_PORT_EXCLUSIVE_AREA_01/2 (read) reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (read) reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 (SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00) @06c5f460
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read) reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (write) msr_PORT_EXCLUSIVE_AREA_00/0 (read) reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Sys_GetCoreID/45 
SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00) @06c5f1c0
  Type: function definition analyzed
  Visibility: externally_visible public
  References: reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read) msr_PORT_EXCLUSIVE_AREA_00/0 (write) msr_PORT_EXCLUSIVE_AREA_00/0 (read) reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (read) reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (write) 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: 
  Calls: Port_schm_read_msr/22 Sys_GetCoreID/45 
Port_schm_read_msr/22 (Port_schm_read_msr) @06be0e00
  Type: function definition analyzed
  Visibility: externally_visible public
  References: 
  Referring: 
  Availability: available
  Function flags: body optimize_size
  Called by: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 
  Calls: 
reentry_guard_PORT_EXCLUSIVE_AREA_10/21 (reentry_guard_PORT_EXCLUSIVE_AREA_10) @06bdf948
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_10/20 (msr_PORT_EXCLUSIVE_AREA_10) @06bdf8b8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10/43 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10/44 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_09/19 (reentry_guard_PORT_EXCLUSIVE_AREA_09) @06bdf828
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_09/18 (msr_PORT_EXCLUSIVE_AREA_09) @06bdf798
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09/41 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09/42 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_08/17 (reentry_guard_PORT_EXCLUSIVE_AREA_08) @06bdf708
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_08/16 (msr_PORT_EXCLUSIVE_AREA_08) @06bdf678
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08/39 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08/40 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_07/15 (reentry_guard_PORT_EXCLUSIVE_AREA_07) @06bdf5e8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_07/14 (msr_PORT_EXCLUSIVE_AREA_07) @06bdf558
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07/37 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07/38 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_06/13 (reentry_guard_PORT_EXCLUSIVE_AREA_06) @06bdf4c8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_06/12 (msr_PORT_EXCLUSIVE_AREA_06) @06bdf438
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06/35 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06/36 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_05/11 (reentry_guard_PORT_EXCLUSIVE_AREA_05) @06bdf3a8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_05/10 (msr_PORT_EXCLUSIVE_AREA_05) @06bdf318
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05/33 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05/34 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_04/9 (reentry_guard_PORT_EXCLUSIVE_AREA_04) @06bdf288
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_04/8 (msr_PORT_EXCLUSIVE_AREA_04) @06bdf1f8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04/31 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04/32 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_03/7 (reentry_guard_PORT_EXCLUSIVE_AREA_03) @06bdf168
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_03/6 (msr_PORT_EXCLUSIVE_AREA_03) @06bdf0d8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03/29 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03/30 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_02/5 (reentry_guard_PORT_EXCLUSIVE_AREA_02) @06bdf048
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_02/4 (msr_PORT_EXCLUSIVE_AREA_02) @06bdbf78
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02/27 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02/28 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_01/3 (reentry_guard_PORT_EXCLUSIVE_AREA_01) @06bdbee8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_01/2 (msr_PORT_EXCLUSIVE_AREA_01) @06bdbe58
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01/25 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01/26 (read) 
  Availability: available
  Varpool flags:
reentry_guard_PORT_EXCLUSIVE_AREA_00/1 (reentry_guard_PORT_EXCLUSIVE_AREA_00) @06bdbdc8
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (read) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 (write) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 (read) 
  Availability: available
  Varpool flags:
msr_PORT_EXCLUSIVE_AREA_00/0 (msr_PORT_EXCLUSIVE_AREA_00) @06bdbd38
  Type: variable definition analyzed
  Visibility: force_output prevailing_def_ironly
  References: 
  Referring: SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (write) SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00/23 (read) SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00/24 (read) 
  Availability: available
  Varpool flags:
SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_10[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_09[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_08[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_07[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_06[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_05[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_04[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_03[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_02[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_01[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId] = _7;
  return;

}


SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  _3 = _2 + 4294967295;
  reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  if (_6 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsie i");

  <bb 5> :
  return;

}


SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00 ()
{
  uint32 u32CoreId;

  <bb 2> :
  # DEBUG BEGIN_STMT
  _1 = Sys_GetCoreID ();
  u32CoreId = (uint32) _1;
  # DEBUG BEGIN_STMT
  _2 = reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  if (_2 == 0)
    goto <bb 3>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 3> :
  # DEBUG BEGIN_STMT
  _3 = Port_schm_read_msr ();
  msr_PORT_EXCLUSIVE_AREA_00[u32CoreId] = _3;
  # DEBUG BEGIN_STMT
  _4 = msr_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  _5 = _4 & 1;
  if (_5 == 0)
    goto <bb 4>; [INV]
  else
    goto <bb 5>; [INV]

  <bb 4> :
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" cpsid i");

  <bb 5> :
  # DEBUG BEGIN_STMT
  _6 = reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId];
  _7 = _6 + 1;
  reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId] = _7;
  return;

}


Port_schm_read_msr ()
{
  register uint32 reg_tmp;
  uint32 D.5885;

  <bb 2> :
  # DEBUG BEGIN_STMT
  # DEBUG BEGIN_STMT
  __asm__ __volatile__(" mrs %0, primask " : "=r" reg_tmp);
  # DEBUG BEGIN_STMT
  D.5885 = reg_tmp;
  return D.5885;

}


