Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 14678b0e57284af09ec3c13c7caedd44 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Counter(WIDTH=20)
Compiling module xil_defaultlib.FrequencyDivider(kWIDTH=20)
Compiling module xil_defaultlib.Counter(WIDTH=3)
Compiling module xil_defaultlib.Display
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
