(pcb C:\Project\VGMPlayer\Hardware\VGMPlayer\VGMPlayer.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.0.1)-4")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  147320 -163576  47879 -163576  47879 -127508  147320 -127508
            147320 -163576)
      (path pcb 0  147320 -127254  47879 -127267  47879 -60325  147320 -60325
            147320 -127254)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 250.1)
      (clearance 250.1 (type default_smd))
      (clearance 62.5 (type smd_smd))
    )
  )
  (placement
    (component "Package_DIP:DIP-16_W7.62mm"
      (place U22 69656.5 -130048 front 0 (PN 74HCT595))
      (place U23 49956.5 -130048 front 0 (PN 74HCT595))
    )
    (component "Package_DIP:DIP-16_W7.62mm::1"
      (place U21 59806.5 -130048 front 0 (PN 74HCT595))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (place C32 136944 -131166 front 90 (PN 10uF))
      (place C28 90576.4 -116751 front 180 (PN 1uF))
      (place C27 73431.4 -63080.9 front 180 (PN 1uF))
      (place C12 97002.6 -104305 front 0 (PN 16uF))
      (place C5 91617.8 -93472 front 0 (PN 10uF))
      (place C7 83297.9 -107963 front 0 (PN 1uF))
      (place C11 97218.5 -93484.7 front 0 (PN 16uF))
      (place C6 92252.8 -104458 front 0 (PN 10uF))
    )
    (component "Package_DIP:DIP-14_W7.62mm"
      (place U14 145326 -62674.5 front 270 (PN LM324))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place J2 82981.8 -144640 front 90 (PN Conn_02x20_Counter_Clockwise))
      (place J1 50266.6 -62776.1 front 0 (PN Conn_02x20_Counter_Clockwise))
      (place U1 82981.8 -147434 front 90 (PN STC8951))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical"
      (place U12 144386 -140589 front 180 (PN "7805-VGM"))
    )
    (component "Package_DIP:DIP-24_W15.24mm_Socket"
      (place U20 145288 -88011 front 270 (PN YM2612))
      (place U5 117348 -100203 front 90 (PN YM2151))
      (place U7 72186.8 -75933.3 front 0 (PN YM2612))
    )
    (component Capacitor_SMD:C_0805_2012Metric
      (place C30 131318 -76629.5 front 90 (PN 1.5nF))
      (place L1 71592.2 -72885.3 front 180 (PN L))
      (place R15 128778 -76659.5 front 90 (PN 270))
      (place C1 130749 -139370 front 180 (PN 30pF))
      (place C3 130749 -137338 front 180 (PN 30pF))
      (place C10 135407 -147307 front 90 (PN 100nF))
      (place C13 142812 -128867 front 0 (PN 10nF))
      (place R1 130797 -141402 front 0 (PN 10k))
    )
    (component Capacitor_SMD:C_0805_2012Metric::1
      (place C31 133858 -76581 front 90 (PN 1.5nF))
      (place C33 135496 -142700 front 270 (PN 100nF))
      (place L2 71589.9 -70916.8 front 180 (PN L))
      (place C4 97663 -114046 front 0 (PN 220pF))
      (place C26 83108.8 -115888 front 180 (PN 10nF))
      (place C25 71613 -68808.6 front 180 (PN 10nF))
      (place C20 107922 -118377 front 0 (PN 47nF))
      (place C19 105751 -78676.5 front 0 (PN 47nF))
      (place C8 97775.5 -98092.2 front 90 (PN 4.7nF))
      (place C9 96037.4 -108585 front 90 (PN 4.7nF))
      (place R6 91973.4 -108585 front 90 (PN 2.2k))
      (place R14 104394 -118377 front 0 (PN 10))
      (place R12 98069.4 -108585 front 90 (PN 11k))
      (place R11 101763 -98092.2 front 90 (PN 11k))
      (place R10 94005.4 -108585 front 270 (PN 10k))
      (place R9 95743.5 -98092.2 front 270 (PN 10k))
      (place R8 94107 -114046 front 180 (PN 51k))
      (place R5 93711.5 -98092.2 front 90 (PN 2.2k))
      (place R4 89941.4 -108585 front 90 (PN 2.2k))
      (place R3 91679.5 -98092.2 front 90 (PN 2.2k))
      (place R2 97663 -116014 front 180 (PN 2.2k))
      (place R7 94107 -116014 front 180 (PN 51k))
      (place R13 102311 -78676.5 front 180 (PN 10))
    )
    (component Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (place C29 123698 -64008 front 270 (PN 10uF))
      (place C23 78308.2 -67919.6 front 270 (PN 1000uF))
      (place C17 93281.5 -65798.7 front 0 (PN 100uF))
      (place C18 109525 -101486 front 180 (PN 100uF))
      (place C21 95135.7 -76682.6 front 90 (PN 1000uF))
      (place C22 105728 -94526.1 front 90 (PN 1000uF))
      (place C24 85826.6 -120993 front 270 (PN 1000uF))
      (place C15 96697.8 -122872 front 180 (PN 100uF))
      (place C14 105486 -85864.7 front 90 (PN 100uF))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (place U18 104140 -125158 front 90 (PN OLED_128_64_I2C))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (place U11 50139.6 -121412 front 90 (PN "HC-06"))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical::1
      (place U19 50126.9 -125146 front 90 (PN ESP8266Module))
    )
    (component "Connector_USB:USB_Micro-B_Molex-105017-0001"
      (place J4 143606 -134407 front 90 (PN USB_B_Micro))
    )
    (component "Package_DIP:DIP-16_W7.62mm_Socket"
      (place U13 127584 -81114.9 front 90 (PN YM3012))
      (place U8 72186.8 -107506 front 0 (PN SN76489))
    )
    (component Connector_Audio:Jack_Horizontal
      (place U6 108890 -75323.7 front 270 (PN "AUDIOJACK-VGM"))
    )
    (component Capacitor_THT:CP_Radial_D4.0mm_P1.50mm::1
      (place C16 136982 -136233 front 90 (PN 10uF))
      (place C2 113081 -139306 front 270 (PN 10uF))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (place U2 144297 -145656 front 180 (PN "7805-VGM"))
    )
    (component "Crystal:Crystal_HC49-4H_Vertical"
      (place Y1 120456 -139243 front 0 (PN 11.0592MHz))
    )
    (component "Package_DIP:DIP-8_W7.62mm_Socket"
      (place U4 104318 -107709 front 0 (PN LM386))
      (place U3 91833.7 -81534 front 0 (PN LM386))
    )
    (component "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (place U10 84591.8 -112849 front 180 (PN LTC6903))
      (place U9 87779.5 -70990.1 front 270 (PN LTC6903))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 83108.8 -135115 front 0 (PN R_Network08))
    )
  )
  (library
    (image "Package_DIP:DIP-16_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image "Package_DIP:DIP-16_W7.62mm::1"
      (outline (path signal 50  8700 1550  -1100 1550))
      (outline (path signal 50  8700 -19300  8700 1550))
      (outline (path signal 50  -1100 -19300  8700 -19300))
      (outline (path signal 50  -1100 1550  -1100 -19300))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P1.50mm
      (outline (path signal 100  2750 0  2668.99 -563.465  2432.51 -1081.28  2059.72 -1511.5
            1580.83 -1819.26  1034.63 -1979.64  465.37 -1979.64  -80.83 -1819.26
            -559.721 -1511.5  -932.507 -1081.28  -1168.99 -563.465  -1250 0
            -1168.99 563.465  -932.507 1081.28  -559.721 1511.5  -80.83 1819.26
            465.37 1979.64  1034.63 1979.64  1580.83 1819.26  2059.72 1511.5
            2432.51 1081.28  2668.99 563.465  2750 0))
      (outline (path signal 120  2870 0  2791.39 -571.969  2561.37 -1101.52  2197.01 -1549.37
            1725.34 -1882.32  1181.33 -2075.66  605.326 -2115.06  40.055 -1997.59
            -472.562 -1731.98  -894.508 -1337.91  -1194.49 -844.61  -1350.25 -288.673
            -1350.25 288.673  -1194.49 844.61  -894.508 1337.91  -472.562 1731.98
            40.055 1997.59  605.326 2115.06  1181.33 2075.66  1725.34 1882.32
            2197.01 1549.37  2561.37 1101.52  2791.39 571.969  2870 0))
      (outline (path signal 50  3000 0  2923.33 -582.343  2698.56 -1125  2340.99 -1590.99
            1875 -1948.56  1332.34 -2173.33  750 -2250  167.657 -2173.33
            -375 -1948.56  -840.99 -1590.99  -1198.56 -1125  -1423.33 -582.343
            -1500 0  -1423.33 582.343  -1198.56 1125  -840.99 1590.99  -375 1948.56
            167.657 2173.33  750 2250  1332.34 2173.33  1875 1948.56  2340.99 1590.99
            2698.56 1125  2923.33 582.343  3000 0))
      (outline (path signal 100  -952.554 867.5  -552.554 867.5))
      (outline (path signal 100  -752.554 1067.5  -752.554 667.5))
      (outline (path signal 120  750 -840  750 -2080))
      (outline (path signal 120  750 2080  750 840))
      (outline (path signal 120  790 -840  790 -2080))
      (outline (path signal 120  790 2080  790 840))
      (outline (path signal 120  830 -840  830 -2079))
      (outline (path signal 120  830 2079  830 840))
      (outline (path signal 120  870 2077  870 840))
      (outline (path signal 120  870 -840  870 -2077))
      (outline (path signal 120  910 2074  910 840))
      (outline (path signal 120  910 -840  910 -2074))
      (outline (path signal 120  950 2071  950 840))
      (outline (path signal 120  950 -840  950 -2071))
      (outline (path signal 120  990 2067  990 840))
      (outline (path signal 120  990 -840  990 -2067))
      (outline (path signal 120  1030 2062  1030 840))
      (outline (path signal 120  1030 -840  1030 -2062))
      (outline (path signal 120  1070 2056  1070 840))
      (outline (path signal 120  1070 -840  1070 -2056))
      (outline (path signal 120  1110 2050  1110 840))
      (outline (path signal 120  1110 -840  1110 -2050))
      (outline (path signal 120  1150 2042  1150 840))
      (outline (path signal 120  1150 -840  1150 -2042))
      (outline (path signal 120  1190 2034  1190 840))
      (outline (path signal 120  1190 -840  1190 -2034))
      (outline (path signal 120  1230 2025  1230 840))
      (outline (path signal 120  1230 -840  1230 -2025))
      (outline (path signal 120  1270 2016  1270 840))
      (outline (path signal 120  1270 -840  1270 -2016))
      (outline (path signal 120  1310 2005  1310 840))
      (outline (path signal 120  1310 -840  1310 -2005))
      (outline (path signal 120  1350 1994  1350 840))
      (outline (path signal 120  1350 -840  1350 -1994))
      (outline (path signal 120  1390 1982  1390 840))
      (outline (path signal 120  1390 -840  1390 -1982))
      (outline (path signal 120  1430 1968  1430 840))
      (outline (path signal 120  1430 -840  1430 -1968))
      (outline (path signal 120  1471 1954  1471 840))
      (outline (path signal 120  1471 -840  1471 -1954))
      (outline (path signal 120  1511 1940  1511 840))
      (outline (path signal 120  1511 -840  1511 -1940))
      (outline (path signal 120  1551 1924  1551 840))
      (outline (path signal 120  1551 -840  1551 -1924))
      (outline (path signal 120  1591 1907  1591 840))
      (outline (path signal 120  1591 -840  1591 -1907))
      (outline (path signal 120  1631 1889  1631 840))
      (outline (path signal 120  1631 -840  1631 -1889))
      (outline (path signal 120  1671 1870  1671 840))
      (outline (path signal 120  1671 -840  1671 -1870))
      (outline (path signal 120  1711 1851  1711 840))
      (outline (path signal 120  1711 -840  1711 -1851))
      (outline (path signal 120  1751 1830  1751 840))
      (outline (path signal 120  1751 -840  1751 -1830))
      (outline (path signal 120  1791 1808  1791 840))
      (outline (path signal 120  1791 -840  1791 -1808))
      (outline (path signal 120  1831 1785  1831 840))
      (outline (path signal 120  1831 -840  1831 -1785))
      (outline (path signal 120  1871 1760  1871 840))
      (outline (path signal 120  1871 -840  1871 -1760))
      (outline (path signal 120  1911 1735  1911 840))
      (outline (path signal 120  1911 -840  1911 -1735))
      (outline (path signal 120  1951 1708  1951 840))
      (outline (path signal 120  1951 -840  1951 -1708))
      (outline (path signal 120  1991 1680  1991 840))
      (outline (path signal 120  1991 -840  1991 -1680))
      (outline (path signal 120  2031 1650  2031 840))
      (outline (path signal 120  2031 -840  2031 -1650))
      (outline (path signal 120  2071 1619  2071 840))
      (outline (path signal 120  2071 -840  2071 -1619))
      (outline (path signal 120  2111 1587  2111 840))
      (outline (path signal 120  2111 -840  2111 -1587))
      (outline (path signal 120  2151 1552  2151 840))
      (outline (path signal 120  2151 -840  2151 -1552))
      (outline (path signal 120  2191 1516  2191 840))
      (outline (path signal 120  2191 -840  2191 -1516))
      (outline (path signal 120  2231 1478  2231 840))
      (outline (path signal 120  2231 -840  2231 -1478))
      (outline (path signal 120  2271 1438  2271 840))
      (outline (path signal 120  2271 -840  2271 -1438))
      (outline (path signal 120  2311 1396  2311 840))
      (outline (path signal 120  2311 -840  2311 -1396))
      (outline (path signal 120  2351 1351  2351 -1351))
      (outline (path signal 120  2391 1304  2391 -1304))
      (outline (path signal 120  2431 1254  2431 -1254))
      (outline (path signal 120  2471 1200  2471 -1200))
      (outline (path signal 120  2511 1142  2511 -1142))
      (outline (path signal 120  2551 1080  2551 -1080))
      (outline (path signal 120  2591 1013  2591 -1013))
      (outline (path signal 120  2631 940  2631 -940))
      (outline (path signal 120  2671 859  2671 -859))
      (outline (path signal 120  2711 768  2711 -768))
      (outline (path signal 120  2751 664  2751 -664))
      (outline (path signal 120  2791 537  2791 -537))
      (outline (path signal 120  2831 370  2831 -370))
      (outline (path signal 120  -1519.8 1195  -1119.8 1195))
      (outline (path signal 120  -1319.8 1395  -1319.8 995))
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
      (pin Round[A]Pad_1200_um 2 1500 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 50  -1100 1550  -1100 -16800))
      (outline (path signal 50  -1100 -16800  8700 -16800))
      (outline (path signal 50  8700 -16800  8700 1550))
      (outline (path signal 50  8700 1550  -1100 1550))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical"
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  7790 3400  -2710 3400))
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image "Package_DIP:DIP-24_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -29210))
      (outline (path signal 100  14985 -29210  255 -29210))
      (outline (path signal 100  255 -29210  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  16510 -29270))
      (outline (path signal 100  16510 -29270  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  14080 -29270))
      (outline (path signal 120  14080 -29270  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  16570 -29330))
      (outline (path signal 120  16570 -29330  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  16800 -29550))
      (outline (path signal 50  16800 -29550  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 15240 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric
      (outline (path signal 50  1680 -950  -1680 -950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  -1000 -600  -1000 600))
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
    )
    (image Capacitor_SMD:C_0805_2012Metric::1
      (outline (path signal 100  -1000 -600  -1000 600))
      (outline (path signal 100  -1000 600  1000 600))
      (outline (path signal 100  1000 600  1000 -600))
      (outline (path signal 100  1000 -600  -1000 -600))
      (outline (path signal 120  -258.578 710  258.578 710))
      (outline (path signal 120  -258.578 -710  258.578 -710))
      (outline (path signal 50  -1680 -950  -1680 950))
      (outline (path signal 50  -1680 950  1680 950))
      (outline (path signal 50  1680 950  1680 -950))
      (outline (path signal 50  1680 -950  -1680 -950))
      (pin RoundRect[T]Pad_975x1400_244.678_um 1 -937.5 0)
      (pin RoundRect[T]Pad_975x1400_244.678_um 2 937.5 0)
    )
    (image Capacitor_THT:CP_Radial_D8.0mm_P3.50mm
      (outline (path signal 100  5750 0  5668.12 -805.194  5425.83 -1577.42  5033.05 -2285.07
            4505.87 -2899.17  3865.86 -3394.58  3139.22 -3751.01  2355.71 -3953.87
            1547.4 -3994.87  747.39 -3872.31  -11.577 -3591.22  -698.424 -3163.1
            -1285.03 -2605.49  -1747.39 -1941.21  -2066.56 -1197.45  -2229.48 -404.673
            -2229.48 404.673  -2066.56 1197.45  -1747.39 1941.21  -1285.03 2605.49
            -698.424 3163.1  -11.577 3591.22  747.39 3872.31  1547.4 3994.87
            2355.71 3953.87  3139.22 3751.01  3865.86 3394.58  4505.87 2899.17
            5033.05 2285.07  5425.83 1577.42  5668.12 805.194  5750 0))
      (outline (path signal 120  5870 0  5790.84 -803.772  5556.38 -1576.66  5175.65 -2288.95
            4663.28 -2913.28  4038.95 -3425.66  3326.66 -3806.38  2553.77 -4040.84
            1750 -4120  946.228 -4040.84  173.344 -3806.38  -538.949 -3425.66
            -1163.28 -2913.28  -1675.65 -2288.95  -2056.38 -1576.66  -2290.84 -803.772
            -2370 0  -2290.84 803.772  -2056.38 1576.66  -1675.65 2288.95
            -1163.28 2913.28  -538.949 3425.66  173.344 3806.38  946.228 4040.84
            1750 4120  2553.77 4040.84  3326.66 3806.38  4038.95 3425.66
            4663.28 2913.28  5175.65 2288.95  5556.38 1576.66  5790.84 803.772
            5870 0))
      (outline (path signal 50  6000 0  5918.34 -829.134  5676.49 -1626.4  5283.75 -2361.17
            4755.2 -3005.2  4111.17 -3533.75  3376.41 -3926.49  2579.13 -4168.34
            1750 -4250  920.866 -4168.34  123.595 -3926.49  -611.173 -3533.75
            -1255.2 -3005.2  -1783.75 -2361.17  -2176.49 -1626.4  -2418.34 -829.134
            -2500 0  -2418.34 829.134  -2176.49 1626.4  -1783.75 2361.17
            -1255.2 3005.2  -611.173 3533.75  123.595 3926.49  920.866 4168.34
            1750 4250  2579.13 4168.34  3376.41 3926.49  4111.17 3533.75
            4755.2 3005.2  5283.75 2361.17  5676.49 1626.4  5918.34 829.134
            6000 0))
      (outline (path signal 100  -1676.76 1747.5  -876.759 1747.5))
      (outline (path signal 100  -1276.76 2147.5  -1276.76 1347.5))
      (outline (path signal 120  1750 4080  1750 -4080))
      (outline (path signal 120  1790 4080  1790 -4080))
      (outline (path signal 120  1830 4080  1830 -4080))
      (outline (path signal 120  1870 4079  1870 -4079))
      (outline (path signal 120  1910 4077  1910 -4077))
      (outline (path signal 120  1950 4076  1950 -4076))
      (outline (path signal 120  1990 4074  1990 -4074))
      (outline (path signal 120  2030 4071  2030 -4071))
      (outline (path signal 120  2070 4068  2070 -4068))
      (outline (path signal 120  2110 4065  2110 -4065))
      (outline (path signal 120  2150 4061  2150 -4061))
      (outline (path signal 120  2190 4057  2190 -4057))
      (outline (path signal 120  2230 4052  2230 -4052))
      (outline (path signal 120  2270 4048  2270 -4048))
      (outline (path signal 120  2310 4042  2310 -4042))
      (outline (path signal 120  2350 4037  2350 -4037))
      (outline (path signal 120  2390 4030  2390 -4030))
      (outline (path signal 120  2430 4024  2430 -4024))
      (outline (path signal 120  2471 4017  2471 1040))
      (outline (path signal 120  2471 -1040  2471 -4017))
      (outline (path signal 120  2511 4010  2511 1040))
      (outline (path signal 120  2511 -1040  2511 -4010))
      (outline (path signal 120  2551 4002  2551 1040))
      (outline (path signal 120  2551 -1040  2551 -4002))
      (outline (path signal 120  2591 3994  2591 1040))
      (outline (path signal 120  2591 -1040  2591 -3994))
      (outline (path signal 120  2631 3985  2631 1040))
      (outline (path signal 120  2631 -1040  2631 -3985))
      (outline (path signal 120  2671 3976  2671 1040))
      (outline (path signal 120  2671 -1040  2671 -3976))
      (outline (path signal 120  2711 3967  2711 1040))
      (outline (path signal 120  2711 -1040  2711 -3967))
      (outline (path signal 120  2751 3957  2751 1040))
      (outline (path signal 120  2751 -1040  2751 -3957))
      (outline (path signal 120  2791 3947  2791 1040))
      (outline (path signal 120  2791 -1040  2791 -3947))
      (outline (path signal 120  2831 3936  2831 1040))
      (outline (path signal 120  2831 -1040  2831 -3936))
      (outline (path signal 120  2871 3925  2871 1040))
      (outline (path signal 120  2871 -1040  2871 -3925))
      (outline (path signal 120  2911 3914  2911 1040))
      (outline (path signal 120  2911 -1040  2911 -3914))
      (outline (path signal 120  2951 3902  2951 1040))
      (outline (path signal 120  2951 -1040  2951 -3902))
      (outline (path signal 120  2991 3889  2991 1040))
      (outline (path signal 120  2991 -1040  2991 -3889))
      (outline (path signal 120  3031 3877  3031 1040))
      (outline (path signal 120  3031 -1040  3031 -3877))
      (outline (path signal 120  3071 3863  3071 1040))
      (outline (path signal 120  3071 -1040  3071 -3863))
      (outline (path signal 120  3111 3850  3111 1040))
      (outline (path signal 120  3111 -1040  3111 -3850))
      (outline (path signal 120  3151 3835  3151 1040))
      (outline (path signal 120  3151 -1040  3151 -3835))
      (outline (path signal 120  3191 3821  3191 1040))
      (outline (path signal 120  3191 -1040  3191 -3821))
      (outline (path signal 120  3231 3805  3231 1040))
      (outline (path signal 120  3231 -1040  3231 -3805))
      (outline (path signal 120  3271 3790  3271 1040))
      (outline (path signal 120  3271 -1040  3271 -3790))
      (outline (path signal 120  3311 3774  3311 1040))
      (outline (path signal 120  3311 -1040  3311 -3774))
      (outline (path signal 120  3351 3757  3351 1040))
      (outline (path signal 120  3351 -1040  3351 -3757))
      (outline (path signal 120  3391 3740  3391 1040))
      (outline (path signal 120  3391 -1040  3391 -3740))
      (outline (path signal 120  3431 3722  3431 1040))
      (outline (path signal 120  3431 -1040  3431 -3722))
      (outline (path signal 120  3471 3704  3471 1040))
      (outline (path signal 120  3471 -1040  3471 -3704))
      (outline (path signal 120  3511 3686  3511 1040))
      (outline (path signal 120  3511 -1040  3511 -3686))
      (outline (path signal 120  3551 3666  3551 1040))
      (outline (path signal 120  3551 -1040  3551 -3666))
      (outline (path signal 120  3591 3647  3591 1040))
      (outline (path signal 120  3591 -1040  3591 -3647))
      (outline (path signal 120  3631 3627  3631 1040))
      (outline (path signal 120  3631 -1040  3631 -3627))
      (outline (path signal 120  3671 3606  3671 1040))
      (outline (path signal 120  3671 -1040  3671 -3606))
      (outline (path signal 120  3711 3584  3711 1040))
      (outline (path signal 120  3711 -1040  3711 -3584))
      (outline (path signal 120  3751 3562  3751 1040))
      (outline (path signal 120  3751 -1040  3751 -3562))
      (outline (path signal 120  3791 3540  3791 1040))
      (outline (path signal 120  3791 -1040  3791 -3540))
      (outline (path signal 120  3831 3517  3831 1040))
      (outline (path signal 120  3831 -1040  3831 -3517))
      (outline (path signal 120  3871 3493  3871 1040))
      (outline (path signal 120  3871 -1040  3871 -3493))
      (outline (path signal 120  3911 3469  3911 1040))
      (outline (path signal 120  3911 -1040  3911 -3469))
      (outline (path signal 120  3951 3444  3951 1040))
      (outline (path signal 120  3951 -1040  3951 -3444))
      (outline (path signal 120  3991 3418  3991 1040))
      (outline (path signal 120  3991 -1040  3991 -3418))
      (outline (path signal 120  4031 3392  4031 1040))
      (outline (path signal 120  4031 -1040  4031 -3392))
      (outline (path signal 120  4071 3365  4071 1040))
      (outline (path signal 120  4071 -1040  4071 -3365))
      (outline (path signal 120  4111 3338  4111 1040))
      (outline (path signal 120  4111 -1040  4111 -3338))
      (outline (path signal 120  4151 3309  4151 1040))
      (outline (path signal 120  4151 -1040  4151 -3309))
      (outline (path signal 120  4191 3280  4191 1040))
      (outline (path signal 120  4191 -1040  4191 -3280))
      (outline (path signal 120  4231 3250  4231 1040))
      (outline (path signal 120  4231 -1040  4231 -3250))
      (outline (path signal 120  4271 3220  4271 1040))
      (outline (path signal 120  4271 -1040  4271 -3220))
      (outline (path signal 120  4311 3189  4311 1040))
      (outline (path signal 120  4311 -1040  4311 -3189))
      (outline (path signal 120  4351 3156  4351 1040))
      (outline (path signal 120  4351 -1040  4351 -3156))
      (outline (path signal 120  4391 3124  4391 1040))
      (outline (path signal 120  4391 -1040  4391 -3124))
      (outline (path signal 120  4431 3090  4431 1040))
      (outline (path signal 120  4431 -1040  4431 -3090))
      (outline (path signal 120  4471 3055  4471 1040))
      (outline (path signal 120  4471 -1040  4471 -3055))
      (outline (path signal 120  4511 3019  4511 1040))
      (outline (path signal 120  4511 -1040  4511 -3019))
      (outline (path signal 120  4551 2983  4551 -2983))
      (outline (path signal 120  4591 2945  4591 -2945))
      (outline (path signal 120  4631 2907  4631 -2907))
      (outline (path signal 120  4671 2867  4671 -2867))
      (outline (path signal 120  4711 2826  4711 -2826))
      (outline (path signal 120  4751 2784  4751 -2784))
      (outline (path signal 120  4791 2741  4791 -2741))
      (outline (path signal 120  4831 2697  4831 -2697))
      (outline (path signal 120  4871 2651  4871 -2651))
      (outline (path signal 120  4911 2604  4911 -2604))
      (outline (path signal 120  4951 2556  4951 -2556))
      (outline (path signal 120  4991 2505  4991 -2505))
      (outline (path signal 120  5031 2454  5031 -2454))
      (outline (path signal 120  5071 2400  5071 -2400))
      (outline (path signal 120  5111 2345  5111 -2345))
      (outline (path signal 120  5151 2287  5151 -2287))
      (outline (path signal 120  5191 2228  5191 -2228))
      (outline (path signal 120  5231 2166  5231 -2166))
      (outline (path signal 120  5271 2102  5271 -2102))
      (outline (path signal 120  5311 2034  5311 -2034))
      (outline (path signal 120  5351 1964  5351 -1964))
      (outline (path signal 120  5391 1890  5391 -1890))
      (outline (path signal 120  5431 1813  5431 -1813))
      (outline (path signal 120  5471 1731  5471 -1731))
      (outline (path signal 120  5511 1645  5511 -1645))
      (outline (path signal 120  5551 1552  5551 -1552))
      (outline (path signal 120  5591 1453  5591 -1453))
      (outline (path signal 120  5631 1346  5631 -1346))
      (outline (path signal 120  5671 1229  5671 -1229))
      (outline (path signal 120  5711 1098  5711 -1098))
      (outline (path signal 120  5751 948  5751 -948))
      (outline (path signal 120  5791 768  5791 -768))
      (outline (path signal 120  5831 533  5831 -533))
      (outline (path signal 120  -2659.7 2315  -1859.7 2315))
      (outline (path signal 120  -2259.7 2715  -2259.7 1915))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 3500 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (outline (path signal 50  -1800 -9400  -1800 1800))
      (outline (path signal 50  1750 -9400  -1800 -9400))
      (outline (path signal 50  1750 1800  1750 -9400))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  1270 635  1270 -8890))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  -1270 1270  635 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x06_P2.54mm_Vertical::1
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -14450))
      (outline (path signal 50  1750 -14450  -1800 -14450))
      (outline (path signal 50  -1800 -14450  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image "Connector_USB:USB_Micro-B_Molex-105017-0001"
      (outline (path signal 50  -4400 -3640  4400 -3640))
      (outline (path signal 50  4400 2460  4400 -3640))
      (outline (path signal 50  -4400 2460  4400 2460))
      (outline (path signal 50  -4400 -3640  -4400 2460))
      (outline (path signal 120  -3900 1762.5  -3450 1762.5))
      (outline (path signal 120  -3900 -87.5  -3900 1762.5))
      (outline (path signal 120  3900 -2637.5  3900 -2387.5))
      (outline (path signal 100  3750 -3387.5  3750 1612.5))
      (outline (path signal 100  -3000 -2689.2  3000 -2689.2))
      (outline (path signal 100  -3750 -3389.2  3750 -3389.2))
      (outline (path signal 100  -3750 1612.5  3750 1612.5))
      (outline (path signal 100  -3750 -3387.5  -3750 1612.5))
      (outline (path signal 120  -3900 -2637.5  -3900 -2387.5))
      (outline (path signal 120  3900 -87.5  3900 1762.5))
      (outline (path signal 120  3900 1762.5  3450 1762.5))
      (outline (path signal 120  -1700 2312.5  -1250 2312.5))
      (outline (path signal 120  -1700 2312.5  -1700 1862.5))
      (outline (path signal 100  -1300 1712.5  -1500 1912.5))
      (outline (path signal 100  -1100 1912.5  -1300 1712.5))
      (outline (path signal 100  -1500 2122.5  -1100 2122.5))
      (outline (path signal 100  -1500 2122.5  -1500 1912.5))
      (outline (path signal 100  -1100 2122.5  -1100 1912.5))
      (pin Rect[T]Pad_1500x1900_um 6 1000 -1237.5)
      (pin Round[A]Pad_1450_um 6@1 -2500 1462.5)
      (pin Rect[T]Pad_400x1350_um 2 -650 1462.5)
      (pin Rect[T]Pad_400x1350_um 1 -1300 1462.5)
      (pin Rect[T]Pad_400x1350_um 5 1300 1462.5)
      (pin Rect[T]Pad_400x1350_um 4 650 1462.5)
      (pin Rect[T]Pad_400x1350_um 3 0 1462.5)
      (pin Round[A]Pad_1450_um 6@2 2500 1462.5)
      (pin Rect[T]Pad_1500x1900_um 6@3 -1000 -1237.5)
      (pin Oval[A]Pad_1200x1900_um (rotate 180) 6@4 -3500 -1237.5)
      (pin Oval[A]Pad_1200x1900_um 6@5 3500 -1237.5)
      (pin Rect[T]Pad_1200x1900_um 6@6 2900 -1237.5)
      (pin Rect[T]Pad_1200x1900_um 6@7 -2900 -1237.5)
    )
    (image "Package_DIP:DIP-16_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -19050))
      (outline (path signal 100  6985 -19050  635 -19050))
      (outline (path signal 100  635 -19050  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -19110))
      (outline (path signal 100  -1270 -19110  8890 -19110))
      (outline (path signal 100  8890 -19110  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -19110))
      (outline (path signal 120  1160 -19110  6460 -19110))
      (outline (path signal 120  6460 -19110  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -19170))
      (outline (path signal 120  -1330 -19170  8950 -19170))
      (outline (path signal 120  8950 -19170  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -19400))
      (outline (path signal 50  -1550 -19400  9150 -19400))
      (outline (path signal 50  9150 -19400  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 16 7620 0)
    )
    (image Connector_Audio:Jack_Horizontal
      (outline (path signal 120  -250 4650  -250 3150))
      (outline (path signal 120  -1950 4650  -250 4650))
      (outline (path signal 120  -10150 4400  -10150 -4400))
      (outline (path signal 120  -6350 -4400  -14050 -4400))
      (outline (path signal 120  -14050 -4400  -14050 4400))
      (outline (path signal 120  -14050 4400  -13850 4400))
      (outline (path signal 120  -450 -2550  -450 -4400))
      (outline (path signal 120  -450 -4400  -1300 -4400))
      (outline (path signal 120  -13950 4400  -450 4400))
      (outline (path signal 120  -450 4400  -450 2550))
      (outline (path signal 100  -13210 4320  -13970 4320))
      (outline (path signal 100  -13970 4320  -13970 -4320))
      (outline (path signal 100  -13970 -4320  -13210 -4320))
      (outline (path signal 100  -10160 4320  -10160 -4320))
      (outline (path signal 100  -510 4320  -510 -4320))
      (outline (path signal 100  -13210 -4320  -510 -4320))
      (outline (path signal 100  -13210 4320  -510 4320))
      (outline (path signal 50  -14220 4570  2000 4600))
      (outline (path signal 50  -14220 4570  -14200 -7100))
      (outline (path signal 50  2000 -7100  2000 4570))
      (outline (path signal 50  2000 -7100  -14200 -7100))
      (outline (path signal 120  -1196.45 2850  -1279.16 2622.74  -1488.61 2501.82  -1726.78 2543.81
            -1882.23 2729.08  -1882.23 2970.92  -1726.78 3156.19  -1488.61 3198.18
            -1279.16 3077.26  -1196.45 2850))
      (pin RoundRect[A]Pad_3000x4800_752.854_um 2 -6100 0)
      (pin Rect[A]Pad_3000x4800_um 1 0 0)
      (pin RoundRect[A]Pad_4800x3000_752.854_um 3 -3810 -5080)
    )
    (image Capacitor_THT:CP_Radial_D4.0mm_P1.50mm::1
      (outline (path signal 120  -1319.8 1395  -1319.8 995))
      (outline (path signal 120  -1519.8 1195  -1119.8 1195))
      (outline (path signal 120  2831 370  2831 -370))
      (outline (path signal 120  2791 537  2791 -537))
      (outline (path signal 120  2751 664  2751 -664))
      (outline (path signal 120  2711 768  2711 -768))
      (outline (path signal 120  2671 859  2671 -859))
      (outline (path signal 120  2631 940  2631 -940))
      (outline (path signal 120  2591 1013  2591 -1013))
      (outline (path signal 120  2551 1080  2551 -1080))
      (outline (path signal 120  2511 1142  2511 -1142))
      (outline (path signal 120  2471 1200  2471 -1200))
      (outline (path signal 120  2431 1254  2431 -1254))
      (outline (path signal 120  2391 1304  2391 -1304))
      (outline (path signal 120  2351 1351  2351 -1351))
      (outline (path signal 120  2311 -840  2311 -1396))
      (outline (path signal 120  2311 1396  2311 840))
      (outline (path signal 120  2271 -840  2271 -1438))
      (outline (path signal 120  2271 1438  2271 840))
      (outline (path signal 120  2231 -840  2231 -1478))
      (outline (path signal 120  2231 1478  2231 840))
      (outline (path signal 120  2191 -840  2191 -1516))
      (outline (path signal 120  2191 1516  2191 840))
      (outline (path signal 120  2151 -840  2151 -1552))
      (outline (path signal 120  2151 1552  2151 840))
      (outline (path signal 120  2111 -840  2111 -1587))
      (outline (path signal 120  2111 1587  2111 840))
      (outline (path signal 120  2071 -840  2071 -1619))
      (outline (path signal 120  2071 1619  2071 840))
      (outline (path signal 120  2031 -840  2031 -1650))
      (outline (path signal 120  2031 1650  2031 840))
      (outline (path signal 120  1991 -840  1991 -1680))
      (outline (path signal 120  1991 1680  1991 840))
      (outline (path signal 120  1951 -840  1951 -1708))
      (outline (path signal 120  1951 1708  1951 840))
      (outline (path signal 120  1911 -840  1911 -1735))
      (outline (path signal 120  1911 1735  1911 840))
      (outline (path signal 120  1871 -840  1871 -1760))
      (outline (path signal 120  1871 1760  1871 840))
      (outline (path signal 120  1831 -840  1831 -1785))
      (outline (path signal 120  1831 1785  1831 840))
      (outline (path signal 120  1791 -840  1791 -1808))
      (outline (path signal 120  1791 1808  1791 840))
      (outline (path signal 120  1751 -840  1751 -1830))
      (outline (path signal 120  1751 1830  1751 840))
      (outline (path signal 120  1711 -840  1711 -1851))
      (outline (path signal 120  1711 1851  1711 840))
      (outline (path signal 120  1671 -840  1671 -1870))
      (outline (path signal 120  1671 1870  1671 840))
      (outline (path signal 120  1631 -840  1631 -1889))
      (outline (path signal 120  1631 1889  1631 840))
      (outline (path signal 120  1591 -840  1591 -1907))
      (outline (path signal 120  1591 1907  1591 840))
      (outline (path signal 120  1551 -840  1551 -1924))
      (outline (path signal 120  1551 1924  1551 840))
      (outline (path signal 120  1511 -840  1511 -1940))
      (outline (path signal 120  1511 1940  1511 840))
      (outline (path signal 120  1471 -840  1471 -1954))
      (outline (path signal 120  1471 1954  1471 840))
      (outline (path signal 120  1430 -840  1430 -1968))
      (outline (path signal 120  1430 1968  1430 840))
      (outline (path signal 120  1390 -840  1390 -1982))
      (outline (path signal 120  1390 1982  1390 840))
      (outline (path signal 120  1350 -840  1350 -1994))
      (outline (path signal 120  1350 1994  1350 840))
      (outline (path signal 120  1310 -840  1310 -2005))
      (outline (path signal 120  1310 2005  1310 840))
      (outline (path signal 120  1270 -840  1270 -2016))
      (outline (path signal 120  1270 2016  1270 840))
      (outline (path signal 120  1230 -840  1230 -2025))
      (outline (path signal 120  1230 2025  1230 840))
      (outline (path signal 120  1190 -840  1190 -2034))
      (outline (path signal 120  1190 2034  1190 840))
      (outline (path signal 120  1150 -840  1150 -2042))
      (outline (path signal 120  1150 2042  1150 840))
      (outline (path signal 120  1110 -840  1110 -2050))
      (outline (path signal 120  1110 2050  1110 840))
      (outline (path signal 120  1070 -840  1070 -2056))
      (outline (path signal 120  1070 2056  1070 840))
      (outline (path signal 120  1030 -840  1030 -2062))
      (outline (path signal 120  1030 2062  1030 840))
      (outline (path signal 120  990 -840  990 -2067))
      (outline (path signal 120  990 2067  990 840))
      (outline (path signal 120  950 -840  950 -2071))
      (outline (path signal 120  950 2071  950 840))
      (outline (path signal 120  910 -840  910 -2074))
      (outline (path signal 120  910 2074  910 840))
      (outline (path signal 120  870 -840  870 -2077))
      (outline (path signal 120  870 2077  870 840))
      (outline (path signal 120  830 2079  830 840))
      (outline (path signal 120  830 -840  830 -2079))
      (outline (path signal 120  790 2080  790 840))
      (outline (path signal 120  790 -840  790 -2080))
      (outline (path signal 120  750 2080  750 840))
      (outline (path signal 120  750 -840  750 -2080))
      (outline (path signal 100  -752.554 1067.5  -752.554 667.5))
      (outline (path signal 100  -952.554 867.5  -552.554 867.5))
      (outline (path signal 50  3000 0  2923.33 -582.343  2698.56 -1125  2340.99 -1590.99
            1875 -1948.56  1332.34 -2173.33  750 -2250  167.657 -2173.33
            -375 -1948.56  -840.99 -1590.99  -1198.56 -1125  -1423.33 -582.343
            -1500 0  -1423.33 582.343  -1198.56 1125  -840.99 1590.99  -375 1948.56
            167.657 2173.33  750 2250  1332.34 2173.33  1875 1948.56  2340.99 1590.99
            2698.56 1125  2923.33 582.343  3000 0))
      (outline (path signal 120  2870 0  2791.39 -571.969  2561.37 -1101.52  2197.01 -1549.37
            1725.34 -1882.32  1181.33 -2075.66  605.326 -2115.06  40.055 -1997.59
            -472.562 -1731.98  -894.508 -1337.91  -1194.49 -844.61  -1350.25 -288.673
            -1350.25 288.673  -1194.49 844.61  -894.508 1337.91  -472.562 1731.98
            40.055 1997.59  605.326 2115.06  1181.33 2075.66  1725.34 1882.32
            2197.01 1549.37  2561.37 1101.52  2791.39 571.969  2870 0))
      (outline (path signal 100  2750 0  2668.99 -563.465  2432.51 -1081.28  2059.72 -1511.5
            1580.83 -1819.26  1034.63 -1979.64  465.37 -1979.64  -80.83 -1819.26
            -559.721 -1511.5  -932.507 -1081.28  -1168.99 -563.465  -1250 0
            -1168.99 563.465  -932.507 1081.28  -559.721 1511.5  -80.83 1819.26
            465.37 1979.64  1034.63 1979.64  1580.83 1819.26  2059.72 1511.5
            2432.51 1081.28  2668.99 563.465  2750 0))
      (pin Round[A]Pad_1200_um 2 1500 0)
      (pin Rect[A]Pad_1200x1200_um 1 0 0)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Vertical::1"
      (outline (path signal 50  7790 3400  -2710 3400))
      (outline (path signal 50  7790 -1510  7790 3400))
      (outline (path signal 50  -2710 -1510  7790 -1510))
      (outline (path signal 50  -2710 3400  -2710 -1510))
      (outline (path signal 120  4391 3270  4391 1760))
      (outline (path signal 120  690 3270  690 1760))
      (outline (path signal 120  -2580 1760  7660 1760))
      (outline (path signal 120  7660 3270  7660 -1371))
      (outline (path signal 120  -2580 3270  -2580 -1371))
      (outline (path signal 120  -2580 -1371  7660 -1371))
      (outline (path signal 120  -2580 3270  7660 3270))
      (outline (path signal 100  4390 3150  4390 1880))
      (outline (path signal 100  690 3150  690 1880))
      (outline (path signal 100  -2460 1880  7540 1880))
      (outline (path signal 100  7540 3150  -2460 3150))
      (outline (path signal 100  7540 -1250  7540 3150))
      (outline (path signal 100  -2460 -1250  7540 -1250))
      (outline (path signal 100  -2460 3150  -2460 -1250))
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
    )
    (image "Crystal:Crystal_HC49-4H_Vertical"
      (outline (path signal 50  8500 2800  -3600 2800))
      (outline (path signal 50  8500 -2800  8500 2800))
      (outline (path signal 50  -3600 -2800  8500 -2800))
      (outline (path signal 50  -3600 2800  -3600 -2800))
      (outline (path signal 120  -760 -2525  5640 -2525))
      (outline (path signal 120  -760 2525  5640 2525))
      (outline (path signal 100  -560 -2000  5440 -2000))
      (outline (path signal 100  -560 2000  5440 2000))
      (outline (path signal 100  -760 -2325  5640 -2325))
      (outline (path signal 100  -760 2325  5640 2325))
      (pin Round[A]Pad_1500_um 2 4880 0)
      (pin Round[A]Pad_1500_um 1 0 0)
    )
    (image "Package_DIP:DIP-8_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -8890))
      (outline (path signal 100  6985 -8890  635 -8890))
      (outline (path signal 100  635 -8890  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -8950))
      (outline (path signal 100  -1270 -8950  8890 -8950))
      (outline (path signal 100  8890 -8950  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -8950))
      (outline (path signal 120  1160 -8950  6460 -8950))
      (outline (path signal 120  6460 -8950  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -9010))
      (outline (path signal 120  -1330 -9010  8950 -9010))
      (outline (path signal 120  8950 -9010  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -9200))
      (outline (path signal 50  -1550 -9200  9150 -9200))
      (outline (path signal 50  9150 -9200  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 5 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 6 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 7 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 8 7620 0)
    )
    (image "Package_SO:MSOP-8_3x3mm_P0.65mm"
      (outline (path signal 150  -500 1500  1500 1500))
      (outline (path signal 150  1500 1500  1500 -1500))
      (outline (path signal 150  1500 -1500  -1500 -1500))
      (outline (path signal 150  -1500 -1500  -1500 500))
      (outline (path signal 150  -1500 500  -500 1500))
      (outline (path signal 50  -3200 1850  -3200 -1850))
      (outline (path signal 50  3200 1850  3200 -1850))
      (outline (path signal 50  -3200 1850  3200 1850))
      (outline (path signal 50  -3200 -1850  3200 -1850))
      (outline (path signal 150  -1675 1675  -1675 1500))
      (outline (path signal 150  1675 1675  1675 1425))
      (outline (path signal 150  1675 -1675  1675 -1425))
      (outline (path signal 150  -1675 -1675  -1675 -1425))
      (outline (path signal 150  -1675 1675  1675 1675))
      (outline (path signal 150  -1675 -1675  1675 -1675))
      (outline (path signal 150  -1675 1500  -2925 1500))
      (pin Rect[T]Pad_1450x450_um 1 -2200 975)
      (pin Rect[T]Pad_1450x450_um 2 -2200 325)
      (pin Rect[T]Pad_1450x450_um 3 -2200 -325)
      (pin Rect[T]Pad_1450x450_um 4 -2200 -975)
      (pin Rect[T]Pad_1450x450_um 5 2200 -975)
      (pin Rect[T]Pad_1450x450_um 6 2200 -325)
      (pin Rect[T]Pad_1450x450_um 7 2200 325)
      (pin Rect[T]Pad_1450x450_um 8 2200 975)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 50  22050 1650  -1700 1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (padstack Round[A]Pad_1200_um
      (shape (circle F.Cu 1200))
      (shape (circle B.Cu 1200))
      (attach off)
    )
    (padstack Round[A]Pad_1450_um
      (shape (circle F.Cu 1450))
      (shape (circle B.Cu 1450))
      (attach off)
    )
    (padstack Round[A]Pad_1500_um
      (shape (circle F.Cu 1500))
      (shape (circle B.Cu 1500))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1200x1900_um
      (shape (path F.Cu 1200  0 -350  0 350))
      (shape (path B.Cu 1200  0 -350  0 350))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack RoundRect[A]Pad_4800x3000_752.854_um
      (shape (polygon F.Cu 0  1780.73 1491.42  1907.49 1457.45  2026.43 1401.99  2133.93 1326.72
            2226.72 1233.92  2301.99 1126.43  2357.45 1007.49  2391.42 880.732
            2402.85 750  2402.85 -750  2391.42 -880.732  2357.45 -1007.49
            2301.99 -1126.43  2226.72 -1233.92  2133.93 -1326.72  2026.43 -1401.99
            1907.49 -1457.45  1780.73 -1491.42  1650 -1502.85  -1650 -1502.85
            -1780.73 -1491.42  -1907.49 -1457.45  -2026.43 -1401.99  -2133.93 -1326.72
            -2226.72 -1233.92  -2301.99 -1126.43  -2357.45 -1007.49  -2391.42 -880.732
            -2402.85 -750  -2402.85 750  -2391.42 880.732  -2357.45 1007.49
            -2301.99 1126.43  -2226.72 1233.92  -2133.93 1326.72  -2026.43 1401.99
            -1907.49 1457.45  -1780.73 1491.42  -1650 1502.85  1650 1502.85
            1780.73 1491.42))
      (shape (polygon B.Cu 0  1780.73 1491.42  1907.49 1457.45  2026.43 1401.99  2133.93 1326.72
            2226.72 1233.92  2301.99 1126.43  2357.45 1007.49  2391.42 880.732
            2402.85 750  2402.85 -750  2391.42 -880.732  2357.45 -1007.49
            2301.99 -1126.43  2226.72 -1233.92  2133.93 -1326.72  2026.43 -1401.99
            1907.49 -1457.45  1780.73 -1491.42  1650 -1502.85  -1650 -1502.85
            -1780.73 -1491.42  -1907.49 -1457.45  -2026.43 -1401.99  -2133.93 -1326.72
            -2226.72 -1233.92  -2301.99 -1126.43  -2357.45 -1007.49  -2391.42 -880.732
            -2402.85 -750  -2402.85 750  -2391.42 880.732  -2357.45 1007.49
            -2301.99 1126.43  -2226.72 1233.92  -2133.93 1326.72  -2026.43 1401.99
            -1907.49 1457.45  -1780.73 1491.42  -1650 1502.85  1650 1502.85
            1780.73 1491.42))
      (attach off)
    )
    (padstack RoundRect[T]Pad_975x1400_244.678_um
      (shape (polygon F.Cu 0  286.238 697.211  327.435 686.172  366.089 668.147  401.026 643.684
            431.184 613.526  455.647 578.589  473.672 539.935  484.711 498.738
            488.428 456.25  488.428 -456.25  484.711 -498.738  473.672 -539.935
            455.647 -578.589  431.184 -613.526  401.026 -643.684  366.089 -668.147
            327.435 -686.172  286.238 -697.211  243.75 -700.928  -243.75 -700.928
            -286.238 -697.211  -327.435 -686.172  -366.089 -668.147  -401.026 -643.684
            -431.184 -613.526  -455.647 -578.589  -473.672 -539.935  -484.711 -498.738
            -488.428 -456.25  -488.428 456.25  -484.711 498.738  -473.672 539.935
            -455.647 578.589  -431.184 613.526  -401.026 643.684  -366.089 668.147
            -327.435 686.172  -286.238 697.211  -243.75 700.928  243.75 700.928
            286.238 697.211))
      (attach off)
    )
    (padstack RoundRect[A]Pad_3000x4800_752.854_um
      (shape (polygon F.Cu 0  880.732 2391.42  1007.49 2357.45  1126.43 2301.99  1233.92 2226.72
            1326.72 2133.93  1401.99 2026.43  1457.45 1907.49  1491.42 1780.73
            1502.85 1650  1502.85 -1650  1491.42 -1780.73  1457.45 -1907.49
            1401.99 -2026.43  1326.72 -2133.93  1233.92 -2226.72  1126.43 -2301.99
            1007.49 -2357.45  880.732 -2391.42  750 -2402.85  -750 -2402.85
            -880.732 -2391.42  -1007.49 -2357.45  -1126.43 -2301.99  -1233.92 -2226.72
            -1326.72 -2133.93  -1401.99 -2026.43  -1457.45 -1907.49  -1491.42 -1780.73
            -1502.85 -1650  -1502.85 1650  -1491.42 1780.73  -1457.45 1907.49
            -1401.99 2026.43  -1326.72 2133.93  -1233.92 2226.72  -1126.43 2301.99
            -1007.49 2357.45  -880.732 2391.42  -750 2402.85  750 2402.85
            880.732 2391.42))
      (shape (polygon B.Cu 0  880.732 2391.42  1007.49 2357.45  1126.43 2301.99  1233.92 2226.72
            1326.72 2133.93  1401.99 2026.43  1457.45 1907.49  1491.42 1780.73
            1502.85 1650  1502.85 -1650  1491.42 -1780.73  1457.45 -1907.49
            1401.99 -2026.43  1326.72 -2133.93  1233.92 -2226.72  1126.43 -2301.99
            1007.49 -2357.45  880.732 -2391.42  750 -2402.85  -750 -2402.85
            -880.732 -2391.42  -1007.49 -2357.45  -1126.43 -2301.99  -1233.92 -2226.72
            -1326.72 -2133.93  -1401.99 -2026.43  -1457.45 -1907.49  -1491.42 -1780.73
            -1502.85 -1650  -1502.85 1650  -1491.42 1780.73  -1457.45 1907.49
            -1401.99 2026.43  -1326.72 2133.93  -1233.92 2226.72  -1126.43 2301.99
            -1007.49 2357.45  -880.732 2391.42  -750 2402.85  750 2402.85
            880.732 2391.42))
      (attach off)
    )
    (padstack Rect[A]Pad_3000x4800_um
      (shape (rect F.Cu -1500 -2400 1500 2400))
      (shape (rect B.Cu -1500 -2400 1500 2400))
      (attach off)
    )
    (padstack Rect[T]Pad_400x1350_um
      (shape (rect F.Cu -200 -675 200 675))
      (attach off)
    )
    (padstack Rect[A]Pad_1200x1200_um
      (shape (rect F.Cu -600 -600 600 600))
      (shape (rect B.Cu -600 -600 600 600))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x1900_um
      (shape (rect F.Cu -600 -950 600 950))
      (attach off)
    )
    (padstack Rect[T]Pad_1450x450_um
      (shape (rect F.Cu -725 -225 725 225))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x1900_um
      (shape (rect F.Cu -750 -950 750 950))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net I2C_SCK
      (pins U18-3)
    )
    (net I2C_SDA
      (pins U18-4)
    )
    (net SN_WR
      (pins J1-35 U8-5)
    )
    (net P0.3
      (pins J2-8 U1-36 RN1-5)
    )
    (net P0.4
      (pins J2-9 U1-35 RN1-6)
    )
    (net P0.5
      (pins J2-10 U1-34 RN1-7)
    )
    (net P0.6
      (pins J2-11 U1-33 RN1-8)
    )
    (net P0.7
      (pins J2-12 U1-32 RN1-9)
    )
    (net "Net-(C19-Pad1)"
      (pins C19-1 R13-1)
    )
    (net GND
      (pins J1-20 J1-39 J1-19 U18-1 U11-3 U19-3 L1-2 C23-2 C28-2 C27-2 C24-2 U8-6
        U8-8 U7-1 U7-12 C26-1 C25-1 U10-1 U9-1)
    )
    (net "Net-(C7-Pad2)"
      (pins C7-2 R8-2 R7-2)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 R6-1 R10-2 R7-1)
    )
    (net SN_OUT
      (pins C7-1 U8-7 C4-1 R2-2)
    )
    (net YM_MOL
      (pins C5-1 U7-21 R3-2)
    )
    (net YM_MOR
      (pins C6-1 U7-20 R4-2)
    )
    (net "Net-(C8-Pad1)"
      (pins C8-1 R9-2 R8-1 R5-1)
    )
    (net "Net-(C5-Pad2)"
      (pins C5-2 R5-2)
    )
    (net "Net-(C8-Pad2)"
      (pins C8-2 R11-2 R9-1)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 R12-2 R10-1)
    )
    (net "Net-(C11-Pad1)"
      (pins C11-1 R11-1)
    )
    (net "Net-(C12-Pad1)"
      (pins C12-1 R12-1)
    )
    (net "Net-(C20-Pad1)"
      (pins C20-1 R14-1)
    )
    (net "Net-(C6-Pad2)"
      (pins C6-2 R6-2)
    )
    (net YM_CLK_CS
      (pins J1-34 U9-4)
    )
    (net "Net-(U9-Pad5)"
      (pins U9-5)
    )
    (net "Net-(U10-Pad5)"
      (pins U10-5)
    )
    (net SN_CLK_CS
      (pins J1-33 U10-4)
    )
    (net "Net-(U3-Pad1)"
      (pins U3-1)
    )
    (net "Net-(C19-Pad2)"
      (pins C21-1 C19-2 U3-5)
    )
    (net "Net-(C11-Pad2)"
      (pins C11-2 U3-3)
    )
    (net "Net-(C17-Pad1)"
      (pins C17-1 U3-7)
    )
    (net "Net-(U3-Pad8)"
      (pins U3-8)
    )
    (net "Net-(U4-Pad8)"
      (pins U4-8)
    )
    (net "Net-(C18-Pad1)"
      (pins C18-1 U4-7)
    )
    (net "Net-(C12-Pad2)"
      (pins C12-2 U4-3)
    )
    (net "Net-(C20-Pad2)"
      (pins C22-1 C20-2 U4-5)
    )
    (net "Net-(U4-Pad1)"
      (pins U4-1)
    )
    (net RXD
      (pins J1-27 U11-4 U19-4)
    )
    (net TXD
      (pins J1-26 U11-5 U19-5)
    )
    (net YM_CS
      (pins J1-13 U7-14)
    )
    (net YM_WR
      (pins J1-14 U7-15)
    )
    (net YM_A0
      (pins J1-15 U7-17)
    )
    (net YM_A1
      (pins J1-16 U7-18)
    )
    (net YM_IC
      (pins J1-21 U7-11)
    )
    (net IRQ
      (pins U7-13)
    )
    (net "Net-(U7-Pad10)"
      (pins U7-10)
    )
    (net "Net-(U8-Pad9)"
      (pins U8-9)
    )
    (net READY
      (pins U8-4)
    )
    (net +5V
      (pins L2-1 C24-1 C15-1 C14-1 U8-16 U7-22 U4-6 U3-6)
    )
    (net "Net-(C21-Pad2)"
      (pins U6-1 C21-2)
    )
    (net "Net-(C22-Pad2)"
      (pins U6-2 C22-2)
    )
    (net P2.0
      (pins J2-13 U1-21)
    )
    (net P2.1
      (pins J2-14 U1-22)
    )
    (net P2.2
      (pins J2-2 U1-23)
    )
    (net P2.3
      (pins J2-31 U1-24)
    )
    (net P2.4
      (pins J2-32 U1-25)
    )
    (net P2.5
      (pins J2-33 U1-26)
    )
    (net P2.6
      (pins J2-34 U1-27)
    )
    (net P2.7
      (pins J2-35 U1-28)
    )
    (net VDD
      (pins J1-38 U18-2 U11-2 U19-2 L2-2 C23-1 C28-1 C27-1 U7-16 U7-23 C26-2 C25-2
        U10-7 U10-8 U9-7 U9-8)
    )
    (net "Net-(R15-Pad2)"
      (pins U13-11 R15-2)
    )
    (net "Net-(R15-Pad1)"
      (pins U14-6 U14-7 R15-1)
    )
    (net GNDA
      (pins L1-1 U6-3 C17-2 C18-2 C15-2 C14-2 U7-19 C4-2 U4-2 U4-4 U3-2 U3-4 R14-2
        R4-1 R3-1 R2-1 R13-2)
    )
    (net YM_CLK
      (pins U7-24 U9-6)
    )
    (net SN_CLK
      (pins U8-14 U10-6)
    )
    (net "Net-(C31-Pad2)"
      (pins U14-12 C31-2 U13-9)
    )
    (net "Net-(C30-Pad2)"
      (pins U14-10 C30-2 U13-10)
    )
    (net "Net-(U13-Pad12)"
      (pins U14-5 U13-12)
    )
    (net "Net-(C29-Pad1)"
      (pins U14-3 C29-1 U13-15)
    )
    (net "Net-(U13-Pad13)"
      (pins U14-1 U14-2 U13-13 U13-14)
    )
    (net "Net-(C3-Pad2)"
      (pins U1-19 C3-2 Y1-2)
    )
    (net "Net-(C1-Pad2)"
      (pins U1-18 C1-2 Y1-1)
    )
    (net "Net-(U13-Pad6)"
      (pins U13-6 U5-19)
    )
    (net "Net-(U5-Pad8)"
      (pins U5-8)
    )
    (net "Net-(U13-Pad5)"
      (pins U13-5 U5-20)
    )
    (net "Net-(U5-Pad9)"
      (pins U5-9)
    )
    (net "Net-(U13-Pad2)"
      (pins U13-2 U5-23)
    )
    (net "Net-(J4-Pad2)"
      (pins J4-2)
    )
    (net "Net-(J4-Pad4)"
      (pins J4-4)
    )
    (net "Net-(J4-Pad3)"
      (pins J4-3)
    )
    (net "Net-(U19-Pad1)"
      (pins U19-1)
    )
    (net "Net-(U19-Pad6)"
      (pins U19-6)
    )
    (net "Net-(U11-Pad6)"
      (pins U11-6)
    )
    (net "Net-(U11-Pad1)"
      (pins U11-1)
    )
    (net P0.2
      (pins J2-7 U1-37 RN1-4)
    )
    (net P0.1
      (pins J2-6 U1-38 RN1-3)
    )
    (net P0.0
      (pins J2-5 U1-39 RN1-2)
    )
    (net P3.7
      (pins J2-24 U1-17)
    )
    (net P3.6
      (pins J2-23 U1-16)
    )
    (net P3.5
      (pins J2-22 U1-15)
    )
    (net P3.4
      (pins J2-21 U1-14)
    )
    (net P3.3
      (pins J2-16 U1-13)
    )
    (net P3.2
      (pins J2-15 U1-12)
    )
    (net P3.1
      (pins J2-37 U1-11)
    )
    (net "Net-(U1-Pad30)"
      (pins U1-30)
    )
    (net P3.0
      (pins J2-36 U1-10)
    )
    (net "Net-(U1-Pad29)"
      (pins U1-29)
    )
    (net P1.7
      (pins J2-30 U1-8)
    )
    (net P1.6
      (pins J2-4 U1-7)
    )
    (net P1.5
      (pins J2-3 U1-6)
    )
    (net P1.4
      (pins J2-29 U1-5)
    )
    (net P1.3
      (pins J2-28 U1-4)
    )
    (net P1.2
      (pins J2-27 U1-3)
    )
    (net P1.1
      (pins J2-26 U1-2)
    )
    (net P1.0
      (pins J2-25 U1-1)
    )
    (net +5V_8051
      (pins J2-38 C2-1 U1-40 U1-31 U2-1 C10-2 C13-1 RN1-1)
    )
    (net GND_8051
      (pins C32-2 J2-20 J2-39 J2-19 U12-2 C33-1 J4-6 J4-6@1 J4-5 J4-6@2 J4-6@3 J4-6@4
        J4-6@5 J4-6@6 J4-6@7 C16-2 U1-20 U2-2 C1-1 C3-1 C10-1 C13-2 R1-2)
    )
    (net "Net-(C2-Pad2)"
      (pins C2-2 U1-9 R1-1)
    )
    (net "Net-(C16-Pad1)"
      (pins C32-1 U12-3 J4-1 C16-1 U2-3)
    )
    (net D2
      (pins J1-7 U8-12 U7-4)
    )
    (net D3
      (pins J1-8 U8-13 U7-5)
    )
    (net D4
      (pins J1-9 U8-15 U7-6)
    )
    (net D5
      (pins J1-10 U8-1 U7-7)
    )
    (net D6
      (pins J1-11 U8-2 U7-8)
    )
    (net D7
      (pins J1-12 U8-3 U7-9)
    )
    (net D0
      (pins J1-5 U8-10 U7-2)
    )
    (net D1
      (pins J1-6 U8-11 U7-3)
    )
    (net "Net-(J1-Pad22)"
      (pins J1-22)
    )
    (net "Net-(J1-Pad1)"
      (pins J1-1)
    )
    (net "Net-(J1-Pad24)"
      (pins J1-24)
    )
    (net AGND_YM2151
      (pins U20-19 C30-1 C31-1 C29-2 U13-8 U13-16)
    )
    (net +5V_YM2151
      (pins U20-22)
    )
    (net YM2151_MOL
      (pins U14-8 U14-9 U20-21)
    )
    (net YM2151_MOR
      (pins U14-13 U14-14 U20-20)
    )
    (net GND_YM2151
      (pins U20-1 U20-12 U13-3 U5-1 U5-11)
    )
    (net YM2151_D2
      (pins U20-4 U5-13)
    )
    (net YM2151_IRQ
      (pins U20-13 U5-2)
    )
    (net YM2151_D3
      (pins U20-5 U5-14)
    )
    (net YM2151_IC
      (pins U20-11 U13-7 U5-3)
    )
    (net YM2151_D4
      (pins U20-6 U5-15)
    )
    (net YM2151_A0
      (pins U20-17 U5-4)
    )
    (net YM2151_D5
      (pins U20-7 U5-16)
    )
    (net YM2151_WR
      (pins U20-15 U5-5)
    )
    (net YM2151_D6
      (pins U20-8 U5-17)
    )
    (net YM2151_RD
      (pins U20-16 U5-6)
    )
    (net YM2151_D7
      (pins U20-9 U5-18)
    )
    (net YM2151_CS
      (pins U20-14 U5-7)
    )
    (net YM2151_D0
      (pins U20-2 U5-10)
    )
    (net YM2151_D1
      (pins U20-3 U5-12)
    )
    (net YM2151_CLK
      (pins U20-24 U5-24)
    )
    (net YM2151_A1
      (pins U20-18)
    )
    (net "Net-(U20-Pad10)"
      (pins U20-10)
    )
    (net VDD_YM2151
      (pins U20-23 U5-22)
    )
    (net +3V_8051
      (pins J2-40 J2-18 U12-1 C33-2)
    )
    (net SPI_MOSI
      (pins J1-36 U10-3 U9-3)
    )
    (net SPI_CLK
      (pins J1-37 U10-2 U9-2)
    )
    (net "Net-(J1-Pad2)"
      (pins J1-2)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net "Net-(J1-Pad23)"
      (pins J1-23)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad25)"
      (pins J1-25)
    )
    (net PP_LATCH
      (pins J1-28)
    )
    (net PP_DAT
      (pins J1-29)
    )
    (net PP_CLK
      (pins J1-30)
    )
    (net I2C_DAT
      (pins J1-31)
    )
    (net I2C_CLK
      (pins J1-32)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18)
    )
    (net +3V3
      (pins J1-40)
    )
    (net "Net-(J2-Pad17)"
      (pins J2-17)
    )
    (net "Net-(J2-Pad1)"
      (pins J2-1)
    )
    (net "Net-(U13-Pad4)"
      (pins U13-4 U5-21)
    )
    (net "Net-(U13-Pad1)"
      (pins U13-1)
    )
    (net "Net-(U14-Pad4)"
      (pins U14-4)
    )
    (net "Net-(U14-Pad11)"
      (pins U14-11)
    )
    (net "Net-(U23-Pad1)"
      (pins U23-1)
    )
    (net "Net-(U23-Pad9)"
      (pins U23-9)
    )
    (net "Net-(U23-Pad2)"
      (pins U23-2)
    )
    (net "Net-(U23-Pad3)"
      (pins U23-3)
    )
    (net "Net-(U23-Pad4)"
      (pins U23-4)
    )
    (net "Net-(U23-Pad5)"
      (pins U23-5)
    )
    (net "Net-(U23-Pad6)"
      (pins U23-6)
    )
    (net "Net-(U22-Pad9)"
      (pins U22-9 U23-14)
    )
    (net "Net-(U23-Pad7)"
      (pins U23-7)
    )
    (net "Net-(U23-Pad15)"
      (pins U23-15)
    )
    (net "Net-(U21-Pad15)"
      (pins U21-15)
    )
    (net "Net-(U21-Pad7)"
      (pins U21-7)
    )
    (net "Net-(U21-Pad6)"
      (pins U21-6)
    )
    (net "Net-(U21-Pad5)"
      (pins U21-5)
    )
    (net "Net-(U21-Pad4)"
      (pins U21-4)
    )
    (net "Net-(U21-Pad3)"
      (pins U21-3)
    )
    (net "Net-(U21-Pad2)"
      (pins U21-2)
    )
    (net "Net-(U21-Pad9)"
      (pins U22-14 U21-9)
    )
    (net "Net-(U21-Pad1)"
      (pins U21-1)
    )
    (net "Net-(U22-Pad1)"
      (pins U22-1)
    )
    (net "Net-(U22-Pad2)"
      (pins U22-2)
    )
    (net "Net-(U22-Pad3)"
      (pins U22-3)
    )
    (net "Net-(U22-Pad4)"
      (pins U22-4)
    )
    (net "Net-(U22-Pad5)"
      (pins U22-5)
    )
    (net "Net-(U22-Pad6)"
      (pins U22-6)
    )
    (net "Net-(U22-Pad7)"
      (pins U22-7)
    )
    (net "Net-(U22-Pad15)"
      (pins U22-15)
    )
    (net PP_CLK1
      (pins U22-11 U21-11 U23-11)
    )
    (net PP_LATCH1
      (pins U22-12 U21-12 U23-12)
    )
    (net PP_DAT1
      (pins U21-14)
    )
    (net "Net-(U21-Pad10)"
      (pins U22-10 U21-16 U21-10 U23-10)
    )
    (net "Net-(U23-Pad13)"
      (pins U23-13 U23-8)
    )
    (net "Net-(U23-Pad16)"
      (pins U23-16)
    )
    (net "Net-(U21-Pad13)"
      (pins U21-8 U21-13)
    )
    (net "Net-(U22-Pad13)"
      (pins U22-13 U22-8)
    )
    (net "Net-(U22-Pad16)"
      (pins U22-16)
    )
    (class kicad_default "" +3V3 +3V3_8051 +3V_8051 +5V +5V_8051 +5V_YM2151
      AGND_YM2151 D0 D1 D2 D3 D4 D5 D6 D7 GND GNDA GND_8051 GND_YM2151 I2C_CLK
      I2C_DAT I2C_SCK I2C_SDA IRQ "Net-(C1-Pad2)" "Net-(C11-Pad1)" "Net-(C11-Pad2)"
      "Net-(C12-Pad1)" "Net-(C12-Pad2)" "Net-(C16-Pad1)" "Net-(C17-Pad1)"
      "Net-(C18-Pad1)" "Net-(C19-Pad1)" "Net-(C19-Pad2)" "Net-(C2-Pad2)" "Net-(C20-Pad1)"
      "Net-(C20-Pad2)" "Net-(C21-Pad2)" "Net-(C22-Pad2)" "Net-(C29-Pad1)"
      "Net-(C3-Pad2)" "Net-(C30-Pad2)" "Net-(C31-Pad2)" "Net-(C32-Pad1)" "Net-(C32-Pad2)"
      "Net-(C33-Pad1)" "Net-(C33-Pad2)" "Net-(C5-Pad2)" "Net-(C6-Pad2)" "Net-(C7-Pad2)"
      "Net-(C8-Pad1)" "Net-(C8-Pad2)" "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(J1-Pad1)"
      "Net-(J1-Pad17)" "Net-(J1-Pad18)" "Net-(J1-Pad2)" "Net-(J1-Pad22)" "Net-(J1-Pad23)"
      "Net-(J1-Pad24)" "Net-(J1-Pad25)" "Net-(J1-Pad26)" "Net-(J1-Pad27)"
      "Net-(J1-Pad28)" "Net-(J1-Pad3)" "Net-(J1-Pad32)" "Net-(J1-Pad36)" "Net-(J1-Pad38)"
      "Net-(J1-Pad4)" "Net-(J1-Pad40)" "Net-(J2-Pad1)" "Net-(J2-Pad17)" "Net-(J2-Pad27)"
      "Net-(J2-Pad28)" "Net-(J4-Pad2)" "Net-(J4-Pad3)" "Net-(J4-Pad4)" "Net-(R15-Pad1)"
      "Net-(R15-Pad2)" "Net-(R16-Pad2)" "Net-(R17-Pad1)" "Net-(R51-Pad2)"
      "Net-(R52-Pad1)" "Net-(U1-Pad29)" "Net-(U1-Pad30)" "Net-(U10-Pad5)"
      "Net-(U11-Pad1)" "Net-(U11-Pad6)" "Net-(U13-Pad1)" "Net-(U13-Pad12)"
      "Net-(U13-Pad13)" "Net-(U13-Pad2)" "Net-(U13-Pad4)" "Net-(U13-Pad5)"
      "Net-(U13-Pad6)" "Net-(U13-Pad7)" "Net-(U14-Pad1)" "Net-(U14-Pad11)"
      "Net-(U14-Pad4)" "Net-(U14-Pad7)" "Net-(U14-Pad8)" "Net-(U15-Pad1)"
      "Net-(U15-Pad7)" "Net-(U15-Pad8)" "Net-(U16-Pad1)" "Net-(U16-Pad7)"
      "Net-(U16-Pad8)" "Net-(U17-Pad1)" "Net-(U17-Pad7)" "Net-(U17-Pad8)"
      "Net-(U19-Pad1)" "Net-(U19-Pad6)" "Net-(U20-Pad10)" "Net-(U21-Pad1)"
      "Net-(U21-Pad10)" "Net-(U21-Pad13)" "Net-(U21-Pad15)" "Net-(U21-Pad2)"
      "Net-(U21-Pad3)" "Net-(U21-Pad4)" "Net-(U21-Pad5)" "Net-(U21-Pad6)"
      "Net-(U21-Pad7)" "Net-(U21-Pad9)" "Net-(U22-Pad1)" "Net-(U22-Pad13)"
      "Net-(U22-Pad15)" "Net-(U22-Pad16)" "Net-(U22-Pad2)" "Net-(U22-Pad3)"
      "Net-(U22-Pad4)" "Net-(U22-Pad5)" "Net-(U22-Pad6)" "Net-(U22-Pad7)"
      "Net-(U22-Pad9)" "Net-(U23-Pad1)" "Net-(U23-Pad13)" "Net-(U23-Pad15)"
      "Net-(U23-Pad16)" "Net-(U23-Pad2)" "Net-(U23-Pad3)" "Net-(U23-Pad4)"
      "Net-(U23-Pad5)" "Net-(U23-Pad6)" "Net-(U23-Pad7)" "Net-(U23-Pad9)"
      "Net-(U3-Pad1)" "Net-(U3-Pad8)" "Net-(U4-Pad1)" "Net-(U4-Pad8)" "Net-(U5-Pad8)"
      "Net-(U5-Pad9)" "Net-(U7-Pad10)" "Net-(U8-Pad9)" "Net-(U9-Pad5)" P0.0
      P0.1 P0.2 P0.3 P0.4 P0.5 P0.6 P0.7 P1.0 P1.1 P1.2 P1.3 P1.4 P1.5 P1.6
      P1.7 P2.0 P2.1 P2.2 P2.3 P2.4 P2.5 P2.6 P2.7 P3.0 P3.1 P3.2 P3.3 P3.4
      P3.5 P3.6 P3.7 PP_CLK PP_CLK1 PP_DAT PP_DAT1 PP_LATCH PP_LATCH1 READY
      RXD SN_CLK SN_CLK_CS SN_OUT SN_WR SPI_CLK SPI_MOSI TXD VDD VDD_YM2151
      YM2151_A0 YM2151_A1 YM2151_CLK YM2151_CS YM2151_D0 YM2151_D1 YM2151_D2
      YM2151_D3 YM2151_D4 YM2151_D5 YM2151_D6 YM2151_D7 YM2151_IC YM2151_IRQ
      YM2151_MOL YM2151_MOR YM2151_RD YM2151_WR YM_A0 YM_A1 YM_CLK YM_CLK_CS
      YM_CS YM_IC YM_MOL YM_MOR YM_RD YM_WR
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 250.1)
      )
    )
  )
  (wiring
  )
)
