arch = "AArch64"
name = "W+RR+WR+WR+dmb.sy+dmb.sy+dmb.sylp+L"
hash = "1e1dcb4c5606eb032f47497daa8be817"
cycle = "Fre DMB.SYdWR FrePL DMB.SYdWRLP FrePL RfeLP DMB.SYdRR"
relax = "DMB.SYdWRLP"
safe = "Fre DMB.SYdWR DMB.SYdRR [FrePL,RfeLP]"
prefetch = "1:x=F,1:y=T,2:y=F,2:z=T,3:z=F,3:x=T"
com = "Rf Fr Fr Fr"
orig = "RfeLP DMB.SYdRR Fre DMB.SYdWR FrePL DMB.SYdWRLP FrePL"
symbolic = ["x", "y", "z"]

[thread.0]
init = { X1 = "x" }
code = """
	MOV W0,#1
	STLR W0,[X1]
"""

[thread.1]
init = { X3 = "y", X1 = "x" }
code = """
	LDR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.2]
init = { X3 = "z", X1 = "y" }
code = """
	MOV W0,#1
	STR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[thread.3]
init = { X3 = "x", X1 = "z" }
code = """
	MOV W0,#1
	STLR W0,[X1]
	DMB SY
	LDR W2,[X3]
"""

[final]
expect = "sat"
assertion = "1:X0 = 1 & 1:X2 = 0 & 2:X2 = 0 & 3:X2 = 0"
