{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730171563326 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730171563326 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 14:12:43 2024 " "Processing started: Tue Oct 29 14:12:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730171563326 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171563326 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FSM_testing -c FSM_testing " "Command: quartus_map --read_settings_files=on --write_settings_files=off FSM_testing -c FSM_testing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171563326 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730171563624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730171563624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/university/year 2/semester 2/mtrx3700/major project/integration_testing_2/transmission_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /university/year 2/semester 2/mtrx3700/major project/integration_testing_2/transmission_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 transmission_timer " "Found entity 1: transmission_timer" {  } { { "../Integration_testing_2/transmission_timer.v" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/Integration_testing_2/transmission_timer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730171569389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171569389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot_fsm_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file robot_fsm_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robot_fsm_tb " "Found entity 1: robot_fsm_tb" {  } { { "robot_fsm_tb.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730171569391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171569391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "robot_fsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file robot_fsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 robot_fsm " "Found entity 1: robot_fsm" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730171569392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171569392 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset robot_fsm.sv(89) " "Verilog HDL Implicit Net warning at robot_fsm.sv(89): created implicit net for \"reset\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 89 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730171569392 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "robot_fsm " "Elaborating entity \"robot_fsm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730171569417 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "overwrite robot_fsm.sv(26) " "Verilog HDL or VHDL warning at robot_fsm.sv(26): object \"overwrite\" assigned a value but never read" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1730171569418 "|robot_fsm"}
{ "Warning" "WVRFX_VERI_EDGE_ON_VECTOR" "timer_value robot_fsm.sv(94) " "Verilog HDL Event Control warning at robot_fsm.sv(94): posedge or negedge of vector \"timer_value\" depends solely on its least-significant bit" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 94 0 0 } }  } 0 10646 "Verilog HDL Event Control warning at %2!s!: posedge or negedge of vector \"%1!s!\" depends solely on its least-significant bit" 0 0 "Analysis & Synthesis" 0 -1 1730171569419 "|robot_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[17\] robot_fsm.sv(18) " "Output port \"LEDR\[17\]\" at robot_fsm.sv(18) has no driver" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730171569420 "|robot_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[6..5\] robot_fsm.sv(18) " "Output port \"LEDR\[6..5\]\" at robot_fsm.sv(18) has no driver" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730171569420 "|robot_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[7\] robot_fsm.sv(20) " "Output port \"LEDG\[7\]\" at robot_fsm.sv(20) has no driver" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730171569420 "|robot_fsm"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[5..0\] robot_fsm.sv(20) " "Output port \"LEDG\[5..0\]\" at robot_fsm.sv(20) has no driver" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730171569420 "|robot_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transmission_timer transmission_timer:u_slow_clock " "Elaborating entity \"transmission_timer\" for hierarchy \"transmission_timer:u_slow_clock\"" {  } { { "robot_fsm.sv" "u_slow_clock" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730171569427 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 transmission_timer.v(27) " "Verilog HDL assignment warning at transmission_timer.v(27): truncated value with size 32 to match size of target (8)" {  } { { "../Integration_testing_2/transmission_timer.v" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/Integration_testing_2/transmission_timer.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730171569428 "|robot_fsm|transmission_timer:u_slow_clock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 transmission_timer.v(30) " "Verilog HDL assignment warning at transmission_timer.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../Integration_testing_2/transmission_timer.v" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/Integration_testing_2/transmission_timer.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730171569428 "|robot_fsm|transmission_timer:u_slow_clock"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730171569739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730171569766 "|robot_fsm|LEDG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730171569766 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730171569832 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730171570245 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730171570245 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "robot_fsm.sv" "" { Text "E:/University/Year 2/Semester 2/MTRX3700/major project/FSM_testing/robot_fsm.sv" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730171570267 "|robot_fsm|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730171570267 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730171570268 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730171570268 ""} { "Info" "ICUT_CUT_TM_LCELLS" "72 " "Implemented 72 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730171570268 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730171570268 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730171570276 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 14:12:50 2024 " "Processing ended: Tue Oct 29 14:12:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730171570276 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730171570276 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730171570276 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730171570276 ""}
