// Seed: 4265853552
module module_0;
  assign module_2.type_0 = 0;
  id_1(
      .id_0(1'b0)
  );
endmodule
module module_1 (
    output uwire id_0
);
  assign id_0 = 1'h0;
  always #1 id_0 = 1;
  id_2 :
  assert property (@(posedge 1 ? id_2 : id_2 & id_2 & id_2) 1)
  else;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri id_0,
    input tri id_1,
    output supply0 id_2,
    input tri0 id_3,
    output uwire id_4,
    input tri1 id_5
);
  reg id_7, id_8;
  always_latch id_8 <= id_8;
  module_0 modCall_1 ();
endmodule
