// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.4
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _matmul_hw_HH_
#define _matmul_hw_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "matmul_hw_mul_32scud.h"

namespace ap_rtl {

struct matmul_hw : public sc_module {
    // Port declarations 41
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<32> > a_0_Addr_A;
    sc_out< sc_logic > a_0_EN_A;
    sc_out< sc_lv<4> > a_0_WEN_A;
    sc_out< sc_lv<32> > a_0_Din_A;
    sc_in< sc_lv<32> > a_0_Dout_A;
    sc_out< sc_logic > a_0_Clk_A;
    sc_out< sc_logic > a_0_Rst_A;
    sc_out< sc_lv<32> > a_1_Addr_A;
    sc_out< sc_logic > a_1_EN_A;
    sc_out< sc_lv<4> > a_1_WEN_A;
    sc_out< sc_lv<32> > a_1_Din_A;
    sc_in< sc_lv<32> > a_1_Dout_A;
    sc_out< sc_logic > a_1_Clk_A;
    sc_out< sc_logic > a_1_Rst_A;
    sc_out< sc_lv<32> > b_0_Addr_A;
    sc_out< sc_logic > b_0_EN_A;
    sc_out< sc_lv<4> > b_0_WEN_A;
    sc_out< sc_lv<32> > b_0_Din_A;
    sc_in< sc_lv<32> > b_0_Dout_A;
    sc_out< sc_logic > b_0_Clk_A;
    sc_out< sc_logic > b_0_Rst_A;
    sc_out< sc_lv<32> > b_1_Addr_A;
    sc_out< sc_logic > b_1_EN_A;
    sc_out< sc_lv<4> > b_1_WEN_A;
    sc_out< sc_lv<32> > b_1_Din_A;
    sc_in< sc_lv<32> > b_1_Dout_A;
    sc_out< sc_logic > b_1_Clk_A;
    sc_out< sc_logic > b_1_Rst_A;
    sc_out< sc_lv<32> > c_Addr_A;
    sc_out< sc_logic > c_EN_A;
    sc_out< sc_lv<4> > c_WEN_A;
    sc_out< sc_lv<32> > c_Din_A;
    sc_in< sc_lv<32> > c_Dout_A;
    sc_out< sc_logic > c_Clk_A;
    sc_out< sc_logic > c_Rst_A;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    matmul_hw(sc_module_name name);
    SC_HAS_PROCESS(matmul_hw);

    ~matmul_hw();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U1;
    matmul_hw_mul_32scud<1,6,32,32,32>* matmul_hw_mul_32scud_U2;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_lv<1> > ap_CS_fsm_state1;
    sc_signal< sc_lv<9> > indvar_flatten_reg_396;
    sc_signal< sc_lv<5> > i_reg_407;
    sc_signal< sc_lv<5> > j_reg_418;
    sc_signal< sc_lv<32> > grp_fu_429_p2;
    sc_signal< sc_lv<32> > reg_498;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<1> > exitcond_flatten_reg_861;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_lv<1> > ap_pipeline_reg_pp0_iter1_exitcond_flatten_reg_861;
    sc_signal< sc_lv<32> > grp_fu_430_p2;
    sc_signal< sc_lv<32> > reg_502;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_lv<32> > reg_506;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage4;
    sc_signal< sc_lv<32> > reg_510;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage2;
    sc_signal< sc_lv<32> > reg_514;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage5;
    sc_signal< sc_lv<32> > reg_518;
    sc_signal< sc_lv<1> > ap_CS_fsm_pp0_stage6;
    sc_signal< sc_lv<1> > exitcond_flatten_fu_546_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_fu_552_p2;
    sc_signal< sc_lv<9> > indvar_flatten_next_reg_865;
    sc_signal< sc_lv<5> > j_mid2_fu_570_p3;
    sc_signal< sc_lv<5> > j_mid2_reg_870;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_j_mid2_reg_870;
    sc_signal< sc_lv<5> > tmp_mid2_v_fu_578_p3;
    sc_signal< sc_lv<5> > tmp_mid2_v_reg_882;
    sc_signal< sc_lv<5> > ap_pipeline_reg_pp0_iter1_tmp_mid2_v_reg_882;
    sc_signal< sc_lv<8> > tmp_fu_586_p3;
    sc_signal< sc_lv<8> > tmp_reg_888;
    sc_signal< sc_lv<32> > a_0_load_reg_939;
    sc_signal< sc_lv<32> > b_0_load_reg_944;
    sc_signal< sc_lv<32> > a_1_load_reg_949;
    sc_signal< sc_lv<32> > b_1_load_reg_954;
    sc_signal< sc_lv<32> > a_0_load_1_reg_979;
    sc_signal< sc_lv<32> > b_0_load_1_reg_984;
    sc_signal< sc_lv<32> > a_1_load_1_reg_989;
    sc_signal< sc_lv<32> > b_1_load_1_reg_994;
    sc_signal< sc_lv<7> > tmp_2_cast3_fu_675_p1;
    sc_signal< sc_lv<7> > tmp_2_cast3_reg_1009;
    sc_signal< sc_lv<32> > a_0_load_2_reg_1024;
    sc_signal< sc_lv<32> > b_0_load_2_reg_1029;
    sc_signal< sc_lv<32> > a_1_load_2_reg_1034;
    sc_signal< sc_lv<32> > b_1_load_2_reg_1039;
    sc_signal< sc_lv<32> > a_0_load_3_reg_1064;
    sc_signal< sc_lv<32> > b_0_load_3_reg_1069;
    sc_signal< sc_lv<32> > a_1_load_3_reg_1074;
    sc_signal< sc_lv<32> > b_1_load_3_reg_1079;
    sc_signal< sc_lv<32> > a_0_load_4_reg_1104;
    sc_signal< sc_lv<32> > b_0_load_4_reg_1109;
    sc_signal< sc_lv<32> > a_1_load_4_reg_1114;
    sc_signal< sc_lv<32> > b_1_load_4_reg_1119;
    sc_signal< sc_lv<32> > a_0_load_5_reg_1144;
    sc_signal< sc_lv<32> > b_0_load_5_reg_1149;
    sc_signal< sc_lv<32> > a_1_load_5_reg_1154;
    sc_signal< sc_lv<32> > b_1_load_5_reg_1159;
    sc_signal< sc_lv<32> > a_0_load_6_reg_1184;
    sc_signal< sc_lv<32> > b_0_load_6_reg_1189;
    sc_signal< sc_lv<32> > a_1_load_6_reg_1194;
    sc_signal< sc_lv<32> > b_1_load_6_reg_1199;
    sc_signal< sc_lv<5> > j_1_fu_794_p2;
    sc_signal< sc_lv<5> > j_1_reg_1204;
    sc_signal< sc_lv<32> > a_0_load_7_reg_1209;
    sc_signal< sc_lv<32> > b_0_load_7_reg_1214;
    sc_signal< sc_lv<32> > a_1_load_7_reg_1219;
    sc_signal< sc_lv<32> > b_1_load_7_reg_1224;
    sc_signal< sc_lv<32> > grp_fu_522_p2;
    sc_signal< sc_lv<32> > tmp10_reg_1229;
    sc_signal< sc_lv<32> > grp_fu_540_p2;
    sc_signal< sc_lv<32> > tmp2_reg_1234;
    sc_signal< sc_lv<32> > tmp11_reg_1239;
    sc_signal< sc_lv<32> > tmp_6_13_reg_1244;
    sc_signal< sc_lv<32> > tmp_6_14_reg_1249;
    sc_signal< sc_lv<32> > tmp_1_s_fu_830_p2;
    sc_signal< sc_lv<32> > tmp_1_s_reg_1254;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_lv<9> > indvar_flatten_phi_fu_400_p4;
    sc_signal< sc_lv<5> > i_phi_fu_411_p4;
    sc_signal< sc_lv<5> > j_phi_fu_422_p4;
    sc_signal< sc_lv<64> > tmp_3_fu_594_p1;
    sc_signal< sc_lv<64> > tmp_2_fu_600_p1;
    sc_signal< sc_lv<64> > tmp_5_fu_611_p3;
    sc_signal< sc_lv<64> > tmp_21_cast_fu_630_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_641_p3;
    sc_signal< sc_lv<64> > tmp_20_fu_651_p3;
    sc_signal< sc_lv<64> > tmp_s_fu_665_p3;
    sc_signal< sc_lv<64> > tmp_23_cast_fu_684_p1;
    sc_signal< sc_lv<64> > tmp_11_fu_695_p3;
    sc_signal< sc_lv<64> > tmp_22_fu_705_p3;
    sc_signal< sc_lv<64> > tmp_13_fu_719_p3;
    sc_signal< sc_lv<64> > tmp_25_cast_fu_734_p1;
    sc_signal< sc_lv<64> > tmp_15_fu_745_p3;
    sc_signal< sc_lv<64> > tmp_24_fu_755_p3;
    sc_signal< sc_lv<64> > tmp_17_fu_769_p3;
    sc_signal< sc_lv<64> > tmp_27_cast_fu_788_p1;
    sc_signal< sc_lv<64> > tmp_28_cast_fu_856_p1;
    sc_signal< sc_lv<32> > a_0_Addr_A_orig;
    sc_signal< sc_lv<32> > b_0_Addr_A_orig;
    sc_signal< sc_lv<32> > a_1_Addr_A_orig;
    sc_signal< sc_lv<32> > b_1_Addr_A_orig;
    sc_signal< sc_lv<32> > c_Addr_A_orig;
    sc_signal< sc_lv<32> > grp_fu_429_p0;
    sc_signal< sc_lv<32> > grp_fu_429_p1;
    sc_signal< sc_lv<32> > grp_fu_430_p0;
    sc_signal< sc_lv<32> > grp_fu_430_p1;
    sc_signal< sc_lv<32> > grp_fu_534_p2;
    sc_signal< sc_lv<32> > grp_fu_528_p2;
    sc_signal< sc_lv<1> > exitcond_fu_564_p2;
    sc_signal< sc_lv<5> > i_1_fu_558_p2;
    sc_signal< sc_lv<8> > tmp_4_fu_606_p2;
    sc_signal< sc_lv<6> > tmp_2_cast_fu_621_p1;
    sc_signal< sc_lv<6> > tmp_19_fu_624_p2;
    sc_signal< sc_lv<8> > tmp_7_fu_636_p2;
    sc_signal< sc_lv<8> > tmp_9_fu_660_p2;
    sc_signal< sc_lv<7> > tmp_21_fu_678_p2;
    sc_signal< sc_lv<8> > tmp_10_fu_690_p2;
    sc_signal< sc_lv<8> > tmp_12_fu_714_p2;
    sc_signal< sc_lv<7> > tmp_23_fu_729_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_740_p2;
    sc_signal< sc_lv<8> > tmp_16_fu_764_p2;
    sc_signal< sc_lv<8> > tmp_2_cast4_fu_779_p1;
    sc_signal< sc_lv<8> > tmp_25_fu_782_p2;
    sc_signal< sc_lv<32> > tmp14_fu_814_p2;
    sc_signal< sc_lv<32> > tmp13_fu_808_p2;
    sc_signal< sc_lv<32> > tmp12_fu_818_p2;
    sc_signal< sc_lv<32> > tmp9_fu_804_p2;
    sc_signal< sc_lv<32> > tmp8_fu_824_p2;
    sc_signal< sc_lv<32> > tmp1_fu_799_p2;
    sc_signal< sc_lv<9> > tmp_18_fu_836_p3;
    sc_signal< sc_lv<10> > tmp_2_cast5_fu_847_p1;
    sc_signal< sc_lv<10> > tmp_20_cast_fu_843_p1;
    sc_signal< sc_lv<10> > tmp_26_fu_850_p2;
    sc_signal< sc_lv<1> > ap_CS_fsm_state19;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage0;
    static const sc_lv<10> ap_ST_fsm_pp0_stage1;
    static const sc_lv<10> ap_ST_fsm_pp0_stage2;
    static const sc_lv<10> ap_ST_fsm_pp0_stage3;
    static const sc_lv<10> ap_ST_fsm_pp0_stage4;
    static const sc_lv<10> ap_ST_fsm_pp0_stage5;
    static const sc_lv<10> ap_ST_fsm_pp0_stage6;
    static const sc_lv<10> ap_ST_fsm_pp0_stage7;
    static const sc_lv<10> ap_ST_fsm_state19;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_F;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<56> ap_const_lv56_0;
    static const sc_lv<6> ap_const_lv6_10;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<59> ap_const_lv59_1;
    static const sc_lv<8> ap_const_lv8_3;
    static const sc_lv<7> ap_const_lv7_30;
    static const sc_lv<8> ap_const_lv8_4;
    static const sc_lv<59> ap_const_lv59_2;
    static const sc_lv<8> ap_const_lv8_5;
    static const sc_lv<7> ap_const_lv7_50;
    static const sc_lv<8> ap_const_lv8_6;
    static const sc_lv<59> ap_const_lv59_3;
    static const sc_lv<8> ap_const_lv8_7;
    static const sc_lv<8> ap_const_lv8_70;
    static const sc_lv<32> ap_const_lv32_9;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_a_0_Addr_A();
    void thread_a_0_Addr_A_orig();
    void thread_a_0_Clk_A();
    void thread_a_0_Din_A();
    void thread_a_0_EN_A();
    void thread_a_0_Rst_A();
    void thread_a_0_WEN_A();
    void thread_a_1_Addr_A();
    void thread_a_1_Addr_A_orig();
    void thread_a_1_Clk_A();
    void thread_a_1_Din_A();
    void thread_a_1_EN_A();
    void thread_a_1_Rst_A();
    void thread_a_1_WEN_A();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_pp0_stage2();
    void thread_ap_CS_fsm_pp0_stage3();
    void thread_ap_CS_fsm_pp0_stage4();
    void thread_ap_CS_fsm_pp0_stage5();
    void thread_ap_CS_fsm_pp0_stage6();
    void thread_ap_CS_fsm_pp0_stage7();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state19();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_b_0_Addr_A();
    void thread_b_0_Addr_A_orig();
    void thread_b_0_Clk_A();
    void thread_b_0_Din_A();
    void thread_b_0_EN_A();
    void thread_b_0_Rst_A();
    void thread_b_0_WEN_A();
    void thread_b_1_Addr_A();
    void thread_b_1_Addr_A_orig();
    void thread_b_1_Clk_A();
    void thread_b_1_Din_A();
    void thread_b_1_EN_A();
    void thread_b_1_Rst_A();
    void thread_b_1_WEN_A();
    void thread_c_Addr_A();
    void thread_c_Addr_A_orig();
    void thread_c_Clk_A();
    void thread_c_Din_A();
    void thread_c_EN_A();
    void thread_c_Rst_A();
    void thread_c_WEN_A();
    void thread_exitcond_flatten_fu_546_p2();
    void thread_exitcond_fu_564_p2();
    void thread_grp_fu_429_p0();
    void thread_grp_fu_429_p1();
    void thread_grp_fu_430_p0();
    void thread_grp_fu_430_p1();
    void thread_grp_fu_522_p2();
    void thread_grp_fu_528_p2();
    void thread_grp_fu_534_p2();
    void thread_grp_fu_540_p2();
    void thread_i_1_fu_558_p2();
    void thread_i_phi_fu_411_p4();
    void thread_indvar_flatten_next_fu_552_p2();
    void thread_indvar_flatten_phi_fu_400_p4();
    void thread_j_1_fu_794_p2();
    void thread_j_mid2_fu_570_p3();
    void thread_j_phi_fu_422_p4();
    void thread_tmp12_fu_818_p2();
    void thread_tmp13_fu_808_p2();
    void thread_tmp14_fu_814_p2();
    void thread_tmp1_fu_799_p2();
    void thread_tmp8_fu_824_p2();
    void thread_tmp9_fu_804_p2();
    void thread_tmp_10_fu_690_p2();
    void thread_tmp_11_fu_695_p3();
    void thread_tmp_12_fu_714_p2();
    void thread_tmp_13_fu_719_p3();
    void thread_tmp_14_fu_740_p2();
    void thread_tmp_15_fu_745_p3();
    void thread_tmp_16_fu_764_p2();
    void thread_tmp_17_fu_769_p3();
    void thread_tmp_18_fu_836_p3();
    void thread_tmp_19_fu_624_p2();
    void thread_tmp_1_s_fu_830_p2();
    void thread_tmp_20_cast_fu_843_p1();
    void thread_tmp_20_fu_651_p3();
    void thread_tmp_21_cast_fu_630_p1();
    void thread_tmp_21_fu_678_p2();
    void thread_tmp_22_fu_705_p3();
    void thread_tmp_23_cast_fu_684_p1();
    void thread_tmp_23_fu_729_p2();
    void thread_tmp_24_fu_755_p3();
    void thread_tmp_25_cast_fu_734_p1();
    void thread_tmp_25_fu_782_p2();
    void thread_tmp_26_fu_850_p2();
    void thread_tmp_27_cast_fu_788_p1();
    void thread_tmp_28_cast_fu_856_p1();
    void thread_tmp_2_cast3_fu_675_p1();
    void thread_tmp_2_cast4_fu_779_p1();
    void thread_tmp_2_cast5_fu_847_p1();
    void thread_tmp_2_cast_fu_621_p1();
    void thread_tmp_2_fu_600_p1();
    void thread_tmp_3_fu_594_p1();
    void thread_tmp_4_fu_606_p2();
    void thread_tmp_5_fu_611_p3();
    void thread_tmp_7_fu_636_p2();
    void thread_tmp_8_fu_641_p3();
    void thread_tmp_9_fu_660_p2();
    void thread_tmp_fu_586_p3();
    void thread_tmp_mid2_v_fu_578_p3();
    void thread_tmp_s_fu_665_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
