--Y1_p0_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[0]
--operation mode is normal

Y1_p0_i[0]_lut_out = Y1_N_4502_i;
Y1_p0_i[0] = DFFEA(Y1_p0_i[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_82_i_i_a2, , );


--Y1_p0_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[1]
--operation mode is normal

Y1_p0_i[1]_lut_out = Y1_N_4501_i;
Y1_p0_i[1] = DFFEA(Y1_p0_i[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_108_i_i_a2, , );


--Y1_p0_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[2]
--operation mode is normal

Y1_p0_i[2]_lut_out = Y1_N_4500_i_0;
Y1_p0_i[2] = DFFEA(Y1_p0_i[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_107_i, , );


--Y1_p0_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[3]
--operation mode is normal

Y1_p0_i[3]_lut_out = Y1_N_4499_i;
Y1_p0_i[3] = DFFEA(Y1_p0_i[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_79_i, , );


--Y1_p0_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[4]
--operation mode is normal

Y1_p0_i[4]_lut_out = Y1_N_4498_i;
Y1_p0_i[4] = DFFEA(Y1_p0_i[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_73_0_a3, , );


--Y1_p0_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[5]
--operation mode is normal

Y1_p0_i[5]_lut_out = Y1_N_4497_i;
Y1_p0_i[5] = DFFEA(Y1_p0_i[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_47_0_o4_0, , );


--Y1_p0_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[6]
--operation mode is normal

Y1_p0_i[6]_lut_out = Y1_N_4496_i;
Y1_p0_i[6] = DFFEA(Y1_p0_i[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_48_0_a3, , );


--Y1_p0_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_i[7]
--operation mode is normal

Y1_p0_i[7]_lut_out = Y1_N_4495_i_0;
Y1_p0_i[7] = DFFEA(Y1_p0_i[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_94_i, , );


--Y1_p1_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[0]
--operation mode is normal

Y1_p1_i[0]_lut_out = Y1_N_4502_i;
Y1_p1_i[0] = DFFEA(Y1_p1_i[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_92_0_a2, , );


--Y1_p1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[1]
--operation mode is normal

Y1_p1_i[1]_lut_out = Y1_N_4501_i;
Y1_p1_i[1] = DFFEA(Y1_p1_i[1]_lut_out, L1__clk0, reset_n, , Y1_N_3157_i, , );


--Y1_p1_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[2]
--operation mode is normal

Y1_p1_i[2]_lut_out = Y1_N_4500_i_0;
Y1_p1_i[2] = DFFEA(Y1_p1_i[2]_lut_out, L1__clk0, reset_n, , Y1_N_3200_i, , );


--Y1_p1_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[3]
--operation mode is normal

Y1_p1_i[3]_lut_out = Y1_N_4499_i;
Y1_p1_i[3] = DFFEA(Y1_p1_i[3]_lut_out, L1__clk0, reset_n, , Y1_N_3159_i, , );


--Y1_p1_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[4]
--operation mode is normal

Y1_p1_i[4]_lut_out = Y1_N_4498_i;
Y1_p1_i[4] = DFFEA(Y1_p1_i[4]_lut_out, L1__clk0, reset_n, , Y1_N_3155_i, , );


--Y1_p1_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[5]
--operation mode is normal

Y1_p1_i[5]_lut_out = Y1_N_4497_i;
Y1_p1_i[5] = DFFEA(Y1_p1_i[5]_lut_out, L1__clk0, reset_n, , Y1_N_3153_i, , );


--Y1_p1_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[6]
--operation mode is normal

Y1_p1_i[6]_lut_out = Y1_N_4496_i;
Y1_p1_i[6] = DFFEA(Y1_p1_i[6]_lut_out, L1__clk0, reset_n, , Y1_N_3209_i, , );


--Y1_p1_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p1_i[7]
--operation mode is normal

Y1_p1_i[7]_lut_out = Y1_N_4495_i_0;
Y1_p1_i[7] = DFFEA(Y1_p1_i[7]_lut_out, L1__clk0, reset_n, , Y1_N_3152_i, , );


--Y1_p2_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[0]
--operation mode is normal

Y1_p2_i[0]_lut_out = Y1_N_4502_i;
Y1_p2_i[0] = DFFEA(Y1_p2_i[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_66_i_i_a2, , );


--Y1_p2_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[1]
--operation mode is normal

Y1_p2_i[1]_lut_out = Y1_N_4501_i;
Y1_p2_i[1] = DFFEA(Y1_p2_i[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_44_i_i_a2, , );


--Y1_p2_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[2]
--operation mode is normal

Y1_p2_i[2]_lut_out = Y1_N_4500_i_0;
Y1_p2_i[2] = DFFEA(Y1_p2_i[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_83_i, , );


--Y1_p2_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[3]
--operation mode is normal

Y1_p2_i[3]_lut_out = Y1_N_4499_i;
Y1_p2_i[3] = DFFEA(Y1_p2_i[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_55_i, , );


--Y1_p2_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[4]
--operation mode is normal

Y1_p2_i[4]_lut_out = Y1_N_4498_i;
Y1_p2_i[4] = DFFEA(Y1_p2_i[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_61_0_a3_0_a2, , );


--Y1_p2_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[5]
--operation mode is normal

Y1_p2_i[5]_lut_out = Y1_N_4497_i;
Y1_p2_i[5] = DFFEA(Y1_p2_i[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_62_0_a3_0_a2, , );


--Y1_p2_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[6]
--operation mode is normal

Y1_p2_i[6]_lut_out = Y1_N_4496_i;
Y1_p2_i[6] = DFFEA(Y1_p2_i[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_64_0_a3_0_a2, , );


--Y1_p2_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_i[7]
--operation mode is normal

Y1_p2_i[7]_lut_out = Y1_N_4495_i_0;
Y1_p2_i[7] = DFFEA(Y1_p2_i[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_88_i, , );


--Y1_N_4502_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4502_i
--operation mode is normal

Y1_N_4502_i = Y1_s_data_14_0_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_14_0_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[0]
--operation mode is normal

Y1_p3_i[0] = DFFEA(Y1_N_4502_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_95_i, , );


--Y1_N_4501_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4501_i
--operation mode is normal

Y1_N_4501_i = Y1_s_data_14_0_1 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_14_0_1 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[1]
--operation mode is normal

Y1_p3_i[1] = DFFEA(Y1_N_4501_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_104_i, , );


--Y1_N_4500_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4500_i_0
--operation mode is normal

Y1_N_4500_i_0 = Y1_s_data_14_0_2 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_14_0_2 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[2]
--operation mode is normal

Y1_p3_i[2] = DFFEA(Y1_N_4500_i_0, L1__clk0, reset_n, , Y1_un1_gprbit_1527_113_i, , );


--Y1_N_4499_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4499_i
--operation mode is normal

Y1_N_4499_i = Y1_s_data_14_0_3 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_14_0_3 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[3]
--operation mode is normal

Y1_p3_i[3] = DFFEA(Y1_N_4499_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_54_i, , );


--Y1_N_4498_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4498_i
--operation mode is normal

Y1_N_4498_i = Y1_s_data_15_0_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_15_0_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[4]
--operation mode is normal

Y1_p3_i[4] = DFFEA(Y1_N_4498_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_114_0_a3, , );


--Y1_N_4497_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4497_i
--operation mode is normal

Y1_N_4497_i = Y1_s_data_15_0_1 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_15_0_1 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[5]
--operation mode is normal

Y1_p3_i[5] = DFFEA(Y1_N_4497_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_49_0_a3, , );


--Y1_N_4496_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4496_i
--operation mode is normal

Y1_N_4496_i = Y1_s_data_15_0_2 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_15_0_2 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[6]
--operation mode is normal

Y1_p3_i[6] = DFFEA(Y1_N_4496_i, L1__clk0, reset_n, , Y1_un1_gprbit_1527_63_0_a3, , );


--Y1_N_4495_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4495_i_0
--operation mode is normal

Y1_N_4495_i_0 = Y1_s_data_15_0_3 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_bdata_12_0 # !Y1_s_data_15_0_3 & (X1_regs_wr_en_o_3_iv_0 # !Y1_s_bdata_12_0);

--Y1_p3_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p3_i[7]
--operation mode is normal

Y1_p3_i[7] = DFFEA(Y1_N_4495_i_0, L1__clk0, reset_n, , Y1_un1_gprbit_1527_78_i, , );


--M1_rxd_o_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxd_o_i
--operation mode is normal

M1_rxd_o_i_lut_out = M1_un1_un22_s_mode_27_i_x3 & !M1_s_tran_sh[1] # !M1_un1_un22_s_mode_27_i_x3 & !Y1_sbuf_0_0 # !I_440;
M1_rxd_o_i = DFFEA(M1_rxd_o_i_lut_out, L1__clk0, reset_n, , M1_N_2271_i, , );


--M1_txd_o_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|txd_o_i
--operation mode is normal

M1_txd_o_i_lut_out = M1_s_txdm0_42_iv_0_a2_2 # M1_s_txdm0_42_iv_0_a2_0 # M1_s_txdm0_42_iv_0_a2_1 # M1_s_txdm0_42_iv_0_a2;
M1_txd_o_i = DFFEA(M1_txd_o_i_lut_out, L1__clk0, reset_n, , M1_N_2580_i, , );


--M1_rxdwr_o is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|rxdwr_o
--operation mode is normal

M1_rxdwr_o_lut_out = !Y1_scon_0_7 & !Y1_scon_0_6 & (M1_s_trans # M1_un1_un22_s_mode_27_i_x3);
M1_rxdwr_o = DFFEA(M1_rxdwr_o_lut_out, L1__clk0, reset_n, , M1_N_3143_i, , );


--L1__clk0 is cyclonepll:i_cyclonepll|altpll_work_mc8051_top_struc_1:altpll_component|altpll:U1|_clk0
L1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(clk), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--Y1_un1_gprbit_1527_82_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a2 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_i_a2_a & Y1_un1_gprbit_1527_82_i_i_a2_0 & Y1_un1_gprbit_1527_82_i_i_a4;


--Y1_un1_gprbit_1527_108_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_108_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_108_i_i_a2 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_108_i_i_a2_a & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_44_i_i_o4;


--Y1_un1_gprbit_1527_107_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i
--operation mode is normal

Y1_un1_gprbit_1527_107_i = !Y1_s_adr_2_iv_0 & !Y1_un1_gprbit_1527_107_i_a & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_79_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_79_i
--operation mode is normal

Y1_un1_gprbit_1527_79_i = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_un1_gprbit_1527_73_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_73_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_73_0_a3 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_73_0_a3_a;


--Y1_un1_gprbit_1527_47_0_o4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0
--operation mode is normal

Y1_un1_gprbit_1527_47_0_o4_0 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_47_0_o4_0_a;


--Y1_un1_gprbit_1527_48_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_48_0_a3 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & (Y1_un1_gprbit_1527_48_0_a2 # Y1_un1_gprbit_1527_61_0_a2);


--Y1_un1_gprbit_1527_94_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_94_i
--operation mode is normal

Y1_un1_gprbit_1527_94_i = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_94_i_a & Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_un1_gprbit_1527_92_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_92_0_a2_0_0 & Y1_un92_s_adr_5_i_i_o3;


--Y1_N_3157_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3157_i
--operation mode is normal

Y1_N_3157_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_67_0_a3_2 & Y1_un1_gprbit_1527_67_0_a;


--Y1_N_3200_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3200_i
--operation mode is normal

Y1_N_3200_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_74_0_0_a2_0_1 & Y1_un1_gprbit_1527_74_0_0_a;


--Y1_N_3159_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3159_i
--operation mode is normal

Y1_N_3159_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_98_0_a2_0_1 & Y1_un1_gprbit_1527_43_a;


--Y1_N_3155_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3155_i
--operation mode is normal

Y1_N_3155_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_77_0_0_a2_0 & Y1_un1_gprbit_1527_77_0_0_a;


--Y1_N_3153_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3153_i
--operation mode is normal

Y1_N_3153_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_s_adr_1_iv_0_0 & Y1_un1_s_adr_3_i_i_a3 & Y1_un1_gprbit_1527_46_a;


--Y1_N_3209_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3209_i
--operation mode is normal

Y1_N_3209_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_4_i_2 & Y1_un1_gprbit_1527_65_a;


--Y1_N_3152_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3152_i
--operation mode is normal

Y1_N_3152_i = Y1_un1_gprbit_1527_74_0_0_a2_1_a2 # Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_50_a & Y1_un1_gprbit_1528_42_3_i;


--Y1_un1_gprbit_1527_66_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_66_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_66_i_i_a2 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_66_i_i_a2_a & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1527_44_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_44_i_i_a2 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_44_i_i_o4 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1527_83_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_83_i
--operation mode is normal

Y1_un1_gprbit_1527_83_i = Y1_s_adr_1_iv_7[3] & Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_83_i_a & Y1_un1_gprbit_1527_55_i_o3_i_a2;


--Y1_un1_gprbit_1527_55_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i
--operation mode is normal

Y1_un1_gprbit_1527_55_i = Y1_s_adr_1_iv_7[3] & Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_un1_gprbit_1527_61_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_61_0_a3_0_a2 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_61_0_a3_0_a2_a;


--Y1_un1_gprbit_1527_62_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_62_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_62_0_a3_0_a2 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_47_0_o4;


--Y1_un1_gprbit_1527_64_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_64_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_64_0_a3_0_a2 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_48_0_o4;


--Y1_un1_gprbit_1527_88_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i
--operation mode is normal

Y1_un1_gprbit_1527_88_i = Y1_s_adr_1_iv[4] & !Y1_un1_gprbit_1527_88_i_a & Y1_un1_gprbit_1527_2_0_a2_0_0 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_s_data_14_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_0
--operation mode is normal

Y1_s_data_14_0_0 = Y1_s_data_14_0_a[0] & X1_data_mux_o_2_iv_2 & Y1_s_data_9_0[0] # !Y1_s_data_14_0_a[0] & (Y1_s_data_3_0[0] # !X1_data_mux_o_2_iv_2);

--Y1_sbuf_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_0
--operation mode is normal

Y1_sbuf_0_0 = DFFEA(Y1_s_data_14_0_0, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--X1_regs_wr_en_o_3_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0
--operation mode is normal

X1_regs_wr_en_o_3_iv_0 = X1_regs_wr_en_o_3_iv_12[1] & X1_un1_s_intblock_111;


--Y1_s_bdata_12_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0
--operation mode is normal

Y1_s_bdata_12_0 = X1_bdata_mux_o_2_iv_0_0_0_0 & (Y1_s_bdata_12_0_a & Y1_s_bdata_7_0 # !Y1_s_bdata_12_0_a & Y1_s_bdata_11_0) # !X1_bdata_mux_o_2_iv_0_0_0_0 & Y1_s_bdata_11_0;


--Y1_un1_gprbit_1527_95_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i
--operation mode is normal

Y1_un1_gprbit_1527_95_i = !X1_regs_wr_en_o_3_iv_1 & !Y1_un1_gprbit_1527_95_i_a & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_95_i_1;


--Y1_s_data_14_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_1
--operation mode is normal

Y1_s_data_14_0_1 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[1] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[1]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[1];

--Y1_sbuf_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_1
--operation mode is normal

Y1_sbuf_0_1 = DFFEA(Y1_s_data_14_0_1, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_104_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i
--operation mode is normal

Y1_un1_gprbit_1527_104_i = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_104_i_a & Y1_un1_gprbit_1527_55_i_o4_i_a2 & Y1_un1_gprbit_1527_44_i_i_o4;


--Y1_s_data_14_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_2
--operation mode is normal

Y1_s_data_14_0_2 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[2] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[2]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[2];

--Y1_sbuf_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_2
--operation mode is normal

Y1_sbuf_0_2 = DFFEA(Y1_s_data_14_0_2, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_113_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_113_i
--operation mode is normal

Y1_un1_gprbit_1527_113_i = !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_55_i_o4_i_a2 & !Y1_un1_gprbit_1527_113_i_a & Y1_un1_s_adr_9_1;


--Y1_s_data_14_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_3
--operation mode is normal

Y1_s_data_14_0_3 = X1_data_mux_o_1_iv_0_0 & (X1_data_mux_o_2_iv_1 & !Y1_s_data_14_0_a[3] # !X1_data_mux_o_2_iv_1 & Y1_s_data_9_0[3]) # !X1_data_mux_o_1_iv_0_0 & !Y1_s_data_14_0_a[3];

--Y1_sbuf_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_3
--operation mode is normal

Y1_sbuf_0_3 = DFFEA(Y1_s_data_14_0_3, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_54_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_54_i
--operation mode is normal

Y1_un1_gprbit_1527_54_i = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_55_i_o4_i_a2 & Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_s_data_15_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_0
--operation mode is normal

Y1_s_data_15_0_0 = Y1_s_data_15_0_c[4] & (Y1_s_data_3_0[4] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[4] & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[4];

--Y1_sbuf_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_4
--operation mode is normal

Y1_sbuf_0_4 = DFFEA(Y1_s_data_15_0_0, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_114_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_114_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_114_0_a3 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_114_0_a3_a;


--Y1_s_data_15_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_1
--operation mode is normal

Y1_s_data_15_0_1 = Y1_s_data_15_0_c[5] & (Y1_s_data_3_0[5] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[5] & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[5];

--Y1_sbuf_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_5
--operation mode is normal

Y1_sbuf_0_5 = DFFEA(Y1_s_data_15_0_1, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_49_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_49_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_49_0_a3 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_47_0_o4;


--Y1_s_data_15_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_2
--operation mode is normal

Y1_s_data_15_0_2 = Y1_s_data_15_0_c[6] & (Y1_s_data_3_0[6] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[6] & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[6];

--Y1_sbuf_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_6
--operation mode is normal

Y1_sbuf_0_6 = DFFEA(Y1_s_data_15_0_2, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--Y1_un1_gprbit_1527_63_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_63_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_63_0_a3 = Y1_s_adr_1_iv_7[3] & Y1_un1_s_adr_9_1 & (Y1_un1_gprbit_1527_48_0_a2 # Y1_un1_gprbit_1527_61_0_a2);


--Y1_s_data_15_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_3
--operation mode is normal

Y1_s_data_15_0_3 = Y1_s_data_15_0_c[7] & (Y1_s_data_3_0[7] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_15_0_c[7] & X1_data_mux_o_2_iv_0 & Y1_s_data_6_0[7];

--Y1_s_smodreg_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_smodreg_0
--operation mode is normal

Y1_s_smodreg_0 = DFFEA(Y1_s_data_15_0_3, L1__clk0, reset_n, , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_un1_gprbit_1527_78_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_78_i
--operation mode is normal

Y1_un1_gprbit_1527_78_i = Y1_s_adr_1_iv_7[3] & !Y1_un1_gprbit_1527_78_i_a & Y1_un1_s_adr_9_1 & Y1_un1_gprbit_1527_52_i_o3;


--M1_s_tran_sh[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh[1]
--operation mode is normal

M1_s_tran_sh[1]_lut_out = Y1_scon_0_7 & !I_234_a # !Y1_scon_0_7 & !I_224;
M1_s_tran_sh[1] = DFFEA(M1_s_tran_sh[1]_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--M1_un1_un22_s_mode_27_i_x3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_27_i_x3
--operation mode is normal

M1_un1_un22_s_mode_27_i_x3 = M1_s_tran_state_3 $ (M1_s_tran_state_2 # M1_s_tran_state_0 # M1_s_tran_state_1);


--I_440 is I_440
--operation mode is normal

I_440 = !Y1_scon_0_7 & !Y1_scon_0_6;


--M1_N_2271_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2271_i
--operation mode is normal

M1_N_2271_i = M1_un1_un22_s_mode_4_i_o3 & (M1_s_trans # M1_un1_un22_s_mode_27_i_x3) # !I_440;


--M1_s_txdm0_42_iv_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_2
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_2 = !M1_s_tran_sh[1] & !M1_s_tran_state_0 & Y1_scon_0_7 & M1_s_txdm0_42_iv_0_a2_2_a;


--M1_s_txdm0_42_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_0
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_0 = M1_s_trans & M1_un1_trans_i_1_i_a3_0_0 & Y1_scon_0_6 & !M1_s_txdm0_42_iv_0_o3;


--M1_s_txdm0_42_iv_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_1
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_1 = !Y1_scon_0_6 & (M1_s_txdm0_42_iv_0_a3_5 # !Y1_scon_0_7 & M1_s_txdm0_42_iv_0_a2_1_a);


--M1_s_txdm0_42_iv_0_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2
--operation mode is normal

M1_s_txdm0_42_iv_0_a2 = !M1_s_tran_sh[1] & (Y1_scon_0_6 & !M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_6 & !M1_s_txdm0_42_iv_0_o3_0);


--M1_N_2580_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2580_i
--operation mode is normal

M1_N_2580_i = !M1_un1_un22_s_mode_35_0_o3_0 & I_440 # !M1_un1_un22_s_mode_35_0_o3_1 # !M1_un1_un22_s_mode_35_0_o3_a;


--M1_s_trans is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_trans
--operation mode is normal

M1_s_trans_lut_out = Y1_all_trans_o_0;
M1_s_trans = DFFEA(M1_s_trans_lut_out, L1__clk0, reset_n, , M1_N_3222_i, , );


--Y1_scon_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_7
--operation mode is normal

Y1_scon_0_7_lut_out = Y1_s_data_15_0_3 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[7]) # !Y1_s_data_15_0_3 & !Y1_scon_0_10_a[7] & !Y1_un1_gprbit_1527_3;
Y1_scon_0_7 = DFFEA(Y1_scon_0_7_lut_out, L1__clk0, reset_n, , , , );


--Y1_scon_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_6
--operation mode is normal

Y1_scon_0_6_lut_out = Y1_s_data_15_0_2 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[6]) # !Y1_s_data_15_0_2 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[6];
Y1_scon_0_6 = DFFEA(Y1_scon_0_6_lut_out, L1__clk0, reset_n, , , , );


--M1_N_3143_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3143_i
--operation mode is normal

M1_N_3143_i = Y1_scon_0_7 # Y1_scon_0_6 # M1_un1_un22_s_mode_4_i_o3;


--Y1_s_adr_1_iv[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv[4]
--operation mode is normal

Y1_s_adr_1_iv[4] = Y1_s_adr_1_iv_1[4] & Y1_s_adr_1_iv_a[4] & Y1_s_adr_1_iv_2[4] & Y1_s_adr_1_iv_3[4];


--Y1_un1_gprbit_1527_82_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a2_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_82_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a2_0 = !Y1_s_adr_2_iv_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_82_i_i_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_i_a4
--operation mode is normal

Y1_un1_gprbit_1527_82_i_i_a4 = Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_108_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_108_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_108_i_i_a2_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_44_i_i_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_i_o4
--operation mode is normal

Y1_un1_gprbit_1527_44_i_i_o4 = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_2_iv_0 # !X1_regs_wr_en_o_3_iv_0 & !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & Y1_s_adr_2_iv_0;


--Y1_s_adr_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_0
--operation mode is normal

Y1_s_adr_2_iv_0 = Y1_rom_data_i_m[0] # !Y1_s_adr_2_iv_5[0] # !Y1_s_adr_2_iv_2_Z[0] # !Y1_s_adr_2_iv_1[0];

--Y1_s_wt_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_0
--operation mode is normal

Y1_s_wt_0_0 = DFFEA(Y1_s_adr_2_iv_0, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--Y1_un1_gprbit_1527_107_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_107_i_a
--operation mode is normal

Y1_un1_gprbit_1527_107_i_a = !Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & (X1_regs_wr_en_o_3_iv_1 # !Y1_s_adr_2_iv_i_a3_0 # !X1_regs_wr_en_o_3_iv_0);


--Y1_un1_gprbit_1527_55_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o3_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_55_i_o3_i_a2 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_82_i_o3_i_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_82_i_o3_i_a4
--operation mode is normal

Y1_un1_gprbit_1527_82_i_o3_i_a4 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_s_adr_1_iv_7[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7[3]
--operation mode is normal

Y1_s_adr_1_iv_7[3] = Y1_s_adr_1_iv_7_2[3] & Y1_s_adr_1_iv_7_5[3] & Y1_s_adr_1_iv_7_1[3] & Y1_s_adr_1_iv_7_3[3];


--Y1_s_adr_0_iv_5_m8_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2 = Y1_s_r0_m[5] # !Y1_s_adr_0_iv_5_m8_0_a2_1 # !Y1_s_adr_0_iv_5_m8_0_a2_0 # !Y1_s_adr_0_iv_5_m8_0_a2_a;

--Y1_s_preadr[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[5]
--operation mode is normal

Y1_s_preadr[5] = DFFEA(Y1_s_adr_0_iv_5_m8_0_a2, L1__clk0, reset_n, , , , );


--Y1_un1_gprbit_1527_52_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_o3
--operation mode is normal

Y1_un1_gprbit_1527_52_i_o3 = !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_44_i_i_o4 & (Y1_s_adr_2_iv_i_a3_0 $ Y1_s_adr_2_iv_0);


--Y1_un1_gprbit_1527_73_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_73_0_a3_a
--operation mode is normal

Y1_un1_gprbit_1527_73_0_a3_a = !Y1_un1_gprbit_1527_61_0_a2 & (Y1_s_adr_2_iv_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_un1_gprbit_1527_47_0_o4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4_0_a
--operation mode is normal

Y1_un1_gprbit_1527_47_0_o4_0_a = !Y1_un1_gprbit_1527_61_0_a2 & (!Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0 # !Y1_s_adr_2_iv_0);


--Y1_un1_gprbit_1527_48_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_48_0_a2 = !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_47_0_a2_0;


--Y1_un1_gprbit_1527_61_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_61_0_a2 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_55_i_o4_i_a2;


--Y1_un1_gprbit_1527_94_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_94_i_a
--operation mode is normal

Y1_un1_gprbit_1527_94_i_a = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_s_adr_2_iv_2 $ !Y1_s_adr_2_iv_0);


--Y1_un1_gprbit_1527_2_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2_0_0
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2_0_0 = Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_92_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2_0_0 = !X1_regs_wr_en_o_3_iv_1 & !Y1_un1_gprbit_1527_92_0_a2_0_0_a & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un92_s_adr_5_i_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un92_s_adr_5_i_i_o3
--operation mode is normal

Y1_un92_s_adr_5_i_i_o3 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_67_0_a3_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a3_2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a3_2 = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un1_gprbit_1527_67_0_a3_2_a & Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_67_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_74_0_0_a2_1_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_1_a2 = Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a & Y1_un92_s_adr_5_i_i_o3;


--Y1_un1_gprbit_1527_74_0_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_0_1 = Y1_un1_gprbit_1527_74_0_0_a2_0_1_a & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_74_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a = !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_s_adr_2_iv_0;


--Y1_s_adr_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0
--operation mode is normal

Y1_s_adr_1_iv_0_0 = !Y1_s_adr_1_iv_0_a2[6] & Y1_s_adr_1_iv_0_a[6] & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[6]);


--Y1_un1_gprbit_1527_98_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0_1 = !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_43_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_43_a
--operation mode is normal

Y1_un1_gprbit_1527_43_a = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_77_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a2_0 = Y1_un1_gprbit_1527_77_0_0_a2_0_a & !X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_77_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_s_adr_3_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_3_i_i_a3
--operation mode is normal

Y1_un1_s_adr_3_i_i_a3 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_46_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_46_a
--operation mode is normal

Y1_un1_gprbit_1527_46_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_4_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i_2
--operation mode is normal

Y1_un1_gprbit_1527_4_i_2 = !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_65_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_65_a
--operation mode is normal

Y1_un1_gprbit_1527_65_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_un1_gprbit_1527_50_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_50_a
--operation mode is normal

Y1_un1_gprbit_1527_50_a = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1528_42_3_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_42_3_i
--operation mode is normal

Y1_un1_gprbit_1528_42_3_i = Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_un1_gprbit_1527_66_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_66_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_66_i_i_a2_a = !Y1_s_adr_2_iv_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_53_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a4 = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_83_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_83_i_a
--operation mode is normal

Y1_un1_gprbit_1527_83_i_a = !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1528_56_3_i_o3_i_a3 # Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_2_iv_i_a3_0);


--Y1_un1_gprbit_1527_61_0_a3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_61_0_a3_0_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_61_0_a3_0_a2_a = !Y1_un1_gprbit_1527_61_0_a2 & (Y1_s_adr_2_iv_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_un1_gprbit_1527_47_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_o4
--operation mode is normal

Y1_un1_gprbit_1527_47_0_o4 = !Y1_un1_gprbit_1527_61_0_a2 & (!Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0 # !Y1_s_adr_2_iv_0);


--Y1_un1_gprbit_1527_48_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_48_0_o4
--operation mode is normal

Y1_un1_gprbit_1527_48_0_o4 = !Y1_un1_gprbit_1527_61_0_a2 & (!Y1_un1_gprbit_1527_4_i_2 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_un1_gprbit_1527_88_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_88_i_a
--operation mode is normal

Y1_un1_gprbit_1527_88_i_a = Y1_s_adr_2_iv_2 $ Y1_s_adr_2_iv_0 # !Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_adr_1_iv_7[3];


--X1_data_mux_o_2_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2
--operation mode is normal

X1_data_mux_o_2_iv_2 = X1_data_mux_o_4_i[2] & X1_data_mux_o_2_iv_2_Z[2] & !X1_state_i_m_26[2] & X1_data_mux_o_2_iv_3[2];


--Y1_s_data_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[0]
--operation mode is normal

Y1_s_data_3_0[0] = X1_data_mux_o_1_iv_0_0 & Y1_pc[0] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_0;


--Y1_s_data_14_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[0]
--operation mode is normal

Y1_s_data_14_0_a[0] = X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_2 & !Y1_s_data_5_0[0] # !X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_2 # !Y1_s_data_12_0[0]);


--Y1_s_data_9_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[0]
--operation mode is normal

Y1_s_data_9_0[0] = X1_data_mux_o_2_iv_0 & !Y1_s_data_9_0_a[0] # !X1_data_mux_o_2_iv_0 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_0;


--Y1_all_trans_o_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_5_i
--operation mode is normal

Y1_all_trans_o_5_i = !Y1_s_adr_1_iv[4] & Y1_all_trans_o_5_i_o5_0_i_a2 & sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a & Y1_un1_gprbit_1527_98_0_a2_0_1;

--Y1_all_trans_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_0
--operation mode is normal

Y1_all_trans_o_0 = DFFEA(Y1_all_trans_o_5_i, L1__clk0, reset_n, , , , );


--X1_regs_wr_en_o_3_iv_12[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_12[1] = !X1_regs_wr_en_o_3_iv_12_a[1] & (!X1_un1_state_i_49 & X1_regs_wr_en_o_1[1] # !Y1_state_o_1);


--X1_un1_s_intblock_111 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111
--operation mode is normal

X1_un1_s_intblock_111 = !X1_un1_s_intblock_111_a & (X1_un131_state_0_a2_4_2 & X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_bdata_mux_o_2_iv_0_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_0_0
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_0_0 = X1_bdata_mux_o_2_iv_0_0_0_a[2] & !X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1;


--Y1_s_bdata_12_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_12_0_a
--operation mode is normal

Y1_s_bdata_12_0_a = !X1_un4_s_intblock_0_0 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--Y1_s_bdata_11_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_11_0
--operation mode is normal

Y1_s_bdata_11_0 = X1_bdata_mux_o_1_iv_0_3 & (Y1_s_bdata_11_0_a $ (X1_bdata_mux_o_1_iv_0_0_0 # !Y1_bit_data_o_u));


--Y1_s_bdata_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0
--operation mode is normal

Y1_s_bdata_7_0 = X1_bdata_mux_o_1_iv_0_0_a2_0_0 & Y1_s_bdata_6_0 # !X1_bdata_mux_o_1_iv_0_0_a2_0_0 & (Y1_s_bdata_7_0_a & Y1_s_bdata_3_0 # !Y1_s_bdata_7_0_a & Y1_s_bdata_6_0);


--X1_regs_wr_en_o_3_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1
--operation mode is normal

X1_regs_wr_en_o_3_iv_1 = X1_regs_wr_en_o_3_iv_12[2] & X1_regs_wr_en_o_3_iv_11[2] & X1_un1_s_intblock_111;


--Y1_un1_gprbit_1527_95_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_a
--operation mode is normal

Y1_un1_gprbit_1527_95_i_a = !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0);


--Y1_un1_gprbit_1527_95_i_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_95_i_1
--operation mode is normal

Y1_un1_gprbit_1527_95_i_1 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_55_i_o4_i_a2 & Y1_un1_s_adr_9_1;


--X1_data_mux_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_0
--operation mode is normal

X1_data_mux_o_1_iv_0_0 = !X1_data_mux_o_1_iv_0_a2_1[3] & X1_data_mux_o_1_iv_0_4[3] & X1_data_mux_o_1_iv_0_3[3];


--X1_data_mux_o_2_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1
--operation mode is normal

X1_data_mux_o_2_iv_1 = X1_data_mux_o_2_iv_a[1] & X1_un1_s_intblock_93_4 & !X1_alu_cmd_o_2_iv_0_a2_0 & X1_data_mux_o_2_iv_6[1];


--Y1_s_data_14_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[1]
--operation mode is normal

Y1_s_data_14_0_a[1] = X1_data_mux_o_2_iv_1 & !Y1_s_data_6_0[1] # !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[1];


--Y1_s_data_9_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[1]
--operation mode is normal

Y1_s_data_9_0[1] = Y1_s_data_9_0_c[1] & (Y1_pc[9] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_9_0_c[1] & Y1_acc_1 & X1_data_mux_o_2_iv_0;


--Y1_un1_gprbit_1527_104_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_104_i_a
--operation mode is normal

Y1_un1_gprbit_1527_104_i_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_55_i_o4_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_55_i_o4_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_55_i_o4_i_a2 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_0_0;


--Y1_s_data_14_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[2]
--operation mode is normal

Y1_s_data_14_0_a[2] = X1_data_mux_o_2_iv_1 & !Y1_s_data_6_0[2] # !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[2];


--Y1_s_data_9_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[2]
--operation mode is normal

Y1_s_data_9_0[2] = Y1_s_data_9_0_c[2] & (Y1_pc[10] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_9_0_c[2] & Y1_acc_2 & X1_data_mux_o_2_iv_0;


--Y1_un1_gprbit_1527_113_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_113_i_a
--operation mode is normal

Y1_un1_gprbit_1527_113_i_a = !Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & (!Y1_s_adr_2_iv_i_a3_0 # !Y1_gprbit_1527_i_0_i_a3_0_a2) # !Y1_s_adr_1_iv_7[3];


--Y1_un1_s_adr_9_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_9_1
--operation mode is normal

Y1_un1_s_adr_9_1 = !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_s_data_14_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_14_0_a[3]
--operation mode is normal

Y1_s_data_14_0_a[3] = X1_data_mux_o_2_iv_1 & !Y1_s_data_6_0[3] # !X1_data_mux_o_2_iv_1 & !Y1_s_data_12_0[3];


--Y1_s_data_9_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0[3]
--operation mode is normal

Y1_s_data_9_0[3] = Y1_s_data_9_0_c[3] & (Y1_pc[11] # !X1_data_mux_o_2_iv_0) # !Y1_s_data_9_0_c[3] & Y1_acc_3 & X1_data_mux_o_2_iv_0;


--X1_data_mux_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0
--operation mode is normal

X1_data_mux_o_2_iv_0 = X1_un1_s_intblock_93_4 & X1_data_mux_o_4_i[2] & !X1_alu_cmd_o_2_iv_0_a2_0 & X1_data_mux_o_2_iv_5_0[0];


--Y1_s_data_3_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[4]
--operation mode is normal

Y1_s_data_3_0[4] = X1_data_mux_o_2_iv_2 & Y1_s_help_4 & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[4];


--Y1_s_data_6_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[4]
--operation mode is normal

Y1_s_data_6_0[4] = Y1_acc_4 & (X1_data_mux_o_1_iv_0_0 $ X1_data_mux_o_2_iv_2 # !Y1_s_data_6_0_a[4]) # !Y1_acc_4 & !Y1_s_data_6_0_a[4] & (X1_data_mux_o_1_iv_0_0 $ !X1_data_mux_o_2_iv_2);


--Y1_s_data_15_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[4]
--operation mode is normal

Y1_s_data_15_0_c[4] = X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[4]) # !X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[4];


--Y1_un1_gprbit_1527_114_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_114_0_a3_a
--operation mode is normal

Y1_un1_gprbit_1527_114_0_a3_a = !Y1_un1_gprbit_1527_61_0_a2 & (Y1_s_adr_2_iv_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 # !Y1_un1_gprbit_1527_47_0_a2_0);


--Y1_s_data_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[5]
--operation mode is normal

Y1_s_data_3_0[5] = X1_data_mux_o_2_iv_2 & Y1_s_help_5 & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[5];


--Y1_s_data_6_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[5]
--operation mode is normal

Y1_s_data_6_0[5] = Y1_acc_5 & (X1_data_mux_o_1_iv_0_0 $ X1_data_mux_o_2_iv_2 # !Y1_s_data_6_0_a[5]) # !Y1_acc_5 & !Y1_s_data_6_0_a[5] & (X1_data_mux_o_1_iv_0_0 $ !X1_data_mux_o_2_iv_2);


--Y1_s_data_15_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[5]
--operation mode is normal

Y1_s_data_15_0_c[5] = X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[5]) # !X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[5];


--Y1_s_data_3_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[6]
--operation mode is normal

Y1_s_data_3_0[6] = X1_data_mux_o_2_iv_2 & Y1_s_help_6 & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[6];


--Y1_s_data_6_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[6]
--operation mode is normal

Y1_s_data_6_0[6] = Y1_acc_6 & (X1_data_mux_o_1_iv_0_0 $ X1_data_mux_o_2_iv_2 # !Y1_s_data_6_0_a[6]) # !Y1_acc_6 & !Y1_s_data_6_0_a[6] & (X1_data_mux_o_1_iv_0_0 $ !X1_data_mux_o_2_iv_2);


--Y1_s_data_15_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[6]
--operation mode is normal

Y1_s_data_15_0_c[6] = X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[6]) # !X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[6];


--Y1_s_data_3_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0[7]
--operation mode is normal

Y1_s_data_3_0[7] = X1_data_mux_o_2_iv_2 & Y1_s_help_7 & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_3_0_a[7];


--Y1_s_data_6_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[7]
--operation mode is normal

Y1_s_data_6_0[7] = Y1_acc_7 & (X1_data_mux_o_1_iv_0_0 $ X1_data_mux_o_2_iv_2 # !Y1_s_data_6_0_a[7]) # !Y1_acc_7 & !Y1_s_data_6_0_a[7] & (X1_data_mux_o_1_iv_0_0 $ !X1_data_mux_o_2_iv_2);


--Y1_s_data_15_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_15_0_c[7]
--operation mode is normal

Y1_s_data_15_0_c[7] = X1_data_mux_o_2_iv_1 & (X1_data_mux_o_2_iv_0 # Y1_s_data_10_0[7]) # !X1_data_mux_o_2_iv_1 & !X1_data_mux_o_2_iv_0 & Y1_s_data_13_0[7];


--Y1_un1_gprbit_1527_36_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2 = !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_36_0_a3_0_a2_a & Y1_un1_gprbit_1527_81_0_a4_0 & Y1_un1_gprbit_1527_36_0_a3_0_a2_2;


--Y1_un1_gprbit_1527_78_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_78_i_a
--operation mode is normal

Y1_un1_gprbit_1527_78_i_a = Y1_s_adr_2_iv_2 $ Y1_s_adr_2_iv_0 # !Y1_s_adr_1_iv_0_0 # !Y1_s_adr_1_iv_i_0;


--I_234_a is I_234_a
--operation mode is normal

I_234_a = Y1_sbuf_0_0 & !M1_s_tran_sh_1 & I_413 # !Y1_sbuf_0_0 & (!I_413 # !M1_s_tran_sh_1);


--I_224 is I_224
--operation mode is normal

I_224 = Y1_scon_0_6 & (I_405 & I_224_a # !I_405 & !Y1_sbuf_0_0) # !Y1_scon_0_6 & I_224_a;


--M1_un1_un22_s_mode_42_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0
--operation mode is normal

M1_un1_un22_s_mode_42_0 = M1_un1_un22_s_mode_42_0_o2 & (M1_s_trans # !M1_un1_un22_s_mode_42_0_a3_0 & M1_s_txdm0_42_iv_0_o3);


--M1_s_tran_state_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_2
--operation mode is normal

M1_s_tran_state_2_lut_out = M1_s_tran_state_2 $ (M1_s_tran_state_0 & M1_s_tran_state_1 & M1_v_txstep_45_iv_i[0]);
M1_s_tran_state_2 = DFFEA(M1_s_tran_state_2_lut_out, L1__clk0, reset_n, , , , );


--M1_s_tran_state_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_0
--operation mode is normal

M1_s_tran_state_0_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_s_tran_state_0 $ M1_v_txstep_45_iv_i[0]);
M1_s_tran_state_0 = DFFEA(M1_s_tran_state_0_lut_out, L1__clk0, reset_n, , , , );


--M1_s_tran_state_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_3
--operation mode is normal

M1_s_tran_state_3_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_s_tran_state_3 $ (!M1_s_tran_state_4_i_a[3] & M1_v_txstep_45_iv_i[0]));
M1_s_tran_state_3 = DFFEA(M1_s_tran_state_3_lut_out, L1__clk0, reset_n, , , , );


--M1_s_tran_state_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_1
--operation mode is normal

M1_s_tran_state_1_lut_out = !M1_un1_un22_s_mode_28_0_a2 & (M1_s_tran_state_1 $ (M1_s_tran_state_0 & M1_v_txstep_45_iv_i[0]));
M1_s_tran_state_1 = DFFEA(M1_s_tran_state_1_lut_out, L1__clk0, reset_n, , , , );


--M1_un1_un22_s_mode_4_i_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_4_i_o3
--operation mode is normal

M1_un1_un22_s_mode_4_i_o3 = M1_s_txpre_count[0] & M1_s_txpre_count[3] & M1_s_txpre_count[1] & M1_s_txpre_count[2];


--M1_s_txdm0_42_iv_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_2_a
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_2_a = !M1_s_tran_state_2 & M1_s_tran_state_3;


--M1_un1_trans_i_1_i_a3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_trans_i_1_i_a3_0_0
--operation mode is normal

M1_un1_trans_i_1_i_a3_0_0 = !M1_s_txm13_ff1 & M1_s_txm13_ff0;


--M1_s_txdm0_42_iv_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3
--operation mode is normal

M1_s_txdm0_42_iv_0_o3 = M1_s_tran_state_3 & M1_s_txdm0_42_iv_0_o3_a & (Y1_scon_0_7 # !M1_s_tran_state_1) # !M1_s_tran_state_3 & (M1_s_tran_state_1 # !M1_s_txdm0_42_iv_0_o3_a);


--M1_s_txdm0_42_iv_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a2_1_a
--operation mode is normal

M1_s_txdm0_42_iv_0_a2_1_a = !M1_txd_o_i & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3);


--M1_s_txdm0_42_iv_0_a3_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a3_5
--operation mode is normal

M1_s_txdm0_42_iv_0_a3_5 = M1_s_trans & M1_s_txdm0_42_iv_0_a3_6 & (M1_s_tran_sh_53_0_iv_0_a3[9] # M1_v_txstep_45_iv_i_o3[0]);


--M1_s_txdm0_42_iv_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_1
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_1 = M1_s_tran_state_3 & (M1_s_tran_state_2 # M1_s_tran_state_1) # !M1_s_tran_state_3 & !M1_s_tran_state_2 & !M1_s_tran_state_0 & !M1_s_tran_state_1;


--M1_s_txdm0_42_iv_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0 = M1_s_txdm0_42_iv_0_o3_0_0 & M1_s_txdm0_42_iv_0_o3_0_a & (M1_txd_o_i # !M1_un1_un22_s_mode_27_i_x3);


--M1_un1_un22_s_mode_35_0_o3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_a
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_a = Y1_scon_0_7 & !M1_s_tran_sh_53_0_iv_0_a3[9] & !M1_v_txstep_45_iv_i_o3[0] # !Y1_scon_0_7 & (!M1_v_txstep_45_iv_i_o3[0] # !Y1_scon_0_6);


--M1_un1_un22_s_mode_35_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_0
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_0 = M1_s_txpre_count[0] & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3) # !M1_s_txpre_count[0] & M1_un1_un22_s_mode_35_0_o3_0_a & (M1_un1_un22_s_mode_27_i_x3 # !M1_s_txdm0_42_iv_0_o3_3);


--M1_un1_un22_s_mode_35_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_1
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_1 = !M1_un1_un22_s_mode_35_0_a3_3 & !M1_un1_un22_s_mode_35_0_o3_1_a & (!Y1_scon_0_6 # !M1_un1_trans_i_1_i_a3_0_0);


--M1_N_3222_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_3222_i
--operation mode is normal

M1_N_3222_i = Y1_all_trans_o_0 # M1_un1_un22_s_mode_42_0_o2;


--Y1_scon_0_10_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[7]
--operation mode is normal

Y1_scon_0_10_a[7] = Y1_G_369_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_scon_0_7) # !Y1_G_369_0 & !Y1_scon_0_7;


--Y1_un1_gprbit_1527_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3
--operation mode is normal

Y1_un1_gprbit_1527_3 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_1_1_2 & Y1_un1_gprbit_1527_3_4_i_i_a2_0;


--Y1_scon_0_10_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[6]
--operation mode is normal

Y1_scon_0_10_a[6] = Y1_G_369_0 & (Y1_un1_gprbit_1527_4_i_2 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_scon_0_6) # !Y1_G_369_0 & !Y1_scon_0_6;


--Y1_s_adr_1_iv_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_1[4]
--operation mode is normal

Y1_s_adr_1_iv_1[4] = X1_adr_mux_o_2_iv_2 & !Y1_s_reg_data_u_4 & X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 # !Y1_s_adr_1_iv_1_a[4];


--Y1_s_adr_1_iv_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_a[4]
--operation mode is normal

Y1_s_adr_1_iv_a[4] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_4 # !X1_adr_mux_o_2_iv_1 & !Y1_s_help_4 # !Y1_un1_adr_mux_i_9_0_a2_0;


--Y1_s_adr_1_iv_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2[4]
--operation mode is normal

Y1_s_adr_1_iv_2[4] = Y1_sp[4] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_s_adr_1_iv_2_a[4] # !Y1_psw_o[4]) # !Y1_sp[4] & (!Y1_s_adr_1_iv_2_a[4] # !Y1_psw_o[4]);


--Y1_s_adr_1_iv_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_3[4]
--operation mode is normal

Y1_s_adr_1_iv_3[4] = Y1_un43_s_adr_combout[4] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[4]) # !Y1_un43_s_adr_combout[4] & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[4]);


--Y1_un1_gprbit_1527_67_0_o4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4 = Y1_un1_gprbit_1527_67_0_x2 & !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 & !Y1_un1_gprbit_1527_67_0_o2_2 & Y1_un1_gprbit_1527_67_0_o4_2;


--X1_regs_wr_en_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_0
--operation mode is normal

X1_regs_wr_en_o_2_iv_0 = X1_regs_wr_en_o_2_iv_3[0] & X1_regs_wr_en_o_2_iv_a[0] & (!X1_un1_state_i_53 # !Y1_state_o_2);


--Y1_s_adr_1_iv_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_i_0
--operation mode is normal

Y1_s_adr_1_iv_i_0 = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] & sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7];

--Y1_s_preadr[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[7]
--operation mode is normal

Y1_s_preadr[7] = DFFEA(Y1_s_adr_1_iv_i_0, L1__clk0, reset_n, , , , );


--Y1_s_adr_2_iv_i_a3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_a3_0
--operation mode is normal

Y1_s_adr_2_iv_i_a3_0 = sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] & (Y1_s_adr_2_iv_i_m3[1] # !Y1_s_adr_2_iv_i_o3_1[1] # !Y1_s_adr_2_iv_i_o3_2[1]);

--Y1_s_wt_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_wt_0_1
--operation mode is normal

Y1_s_wt_0_1 = DFFEA(Y1_s_adr_2_iv_i_a3_0, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--Y1_s_adr_2_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_2
--operation mode is normal

Y1_s_adr_2_iv_2 = Y1_rom_data_i_m[2] # !Y1_s_adr_2_iv_5[2] # !Y1_s_adr_2_iv_2_Z[2] # !Y1_s_adr_2_iv_1[2];

--Y1_s_preadr[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[2]
--operation mode is normal

Y1_s_preadr[2] = DFFEA(Y1_s_adr_2_iv_2, L1__clk0, reset_n, , , , );


--Y1_s_adr_2_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_1[0]
--operation mode is normal

Y1_s_adr_2_iv_1[0] = X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_2 $ (!X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0)) # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_1 # X1_adr_mux_o_2_iv_2 $ !X1_adr_mux_o_2_iv_0);


--Y1_rom_data_i_m[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m[0]
--operation mode is normal

Y1_rom_data_i_m[0] = !Y1_rom_data_i_m_a[0] & (X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_1);


--Y1_s_adr_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_2_Z[0]
--operation mode is normal

Y1_s_adr_2_iv_2_Z[0] = Y1_sp_i_0[0] & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_0) # !Y1_sp_i_0[0] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_0);


--Y1_s_adr_2_iv_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[0]
--operation mode is normal

Y1_s_adr_2_iv_5[0] = Y1_s_adr_2_iv_5_a[0] & (X1_adr_mux_o_2_iv_1 # !Y1_un1_adr_mux_i_9_0_a2_0 # !Y1_s_help_0);


--Y1_all_wt_en_o_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_5_i
--operation mode is normal

Y1_all_wt_en_o_5_i = Y1_all_trans_o_5_i_o5_0_i_a2 & Y1_sp23_i_0_o5_1_i_a2 & (Y1_s_adr_2_iv_i_a3_0 $ !Y1_s_adr_2_iv_2);

--Y1_all_wt_en_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_wt_en_o_0
--operation mode is normal

Y1_all_wt_en_o_0 = DFFEA(Y1_all_wt_en_o_5_i, L1__clk0, reset_n, , , , );


--Y1_un1_gprbit_1528_56_3_i_o3_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_56_3_i_o3_i_a3
--operation mode is normal

Y1_un1_gprbit_1528_56_3_i_o3_i_a3 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_2_iv_i_a3_0;


--Y1_s_adr_1_iv_7_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_2[3]
--operation mode is normal

Y1_s_adr_1_iv_7_2[3] = X1_adr_mux_o_2_iv_2 # X1_adr_mux_o_2_iv_1 # Y1_s_adr_1_iv_7_2_a[3];


--Y1_s_adr_1_iv_7_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_5[3]
--operation mode is normal

Y1_s_adr_1_iv_7_5[3] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_3 # !X1_adr_mux_o_2_iv_1 & !Y1_s_help_3 # !Y1_un1_adr_mux_i_9_0_a2_0;


--Y1_s_adr_1_iv_7_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_1[3]
--operation mode is normal

Y1_s_adr_1_iv_7_1[3] = Y1_sp[3] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_s_adr_1_iv_7_1_a[3] # !Y1_s_reg_data_u_3) # !Y1_sp[3] & (!Y1_s_adr_1_iv_7_1_a[3] # !Y1_s_reg_data_u_3);


--Y1_s_adr_1_iv_7_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_3[3]
--operation mode is normal

Y1_s_adr_1_iv_7_3[3] = Y1_ramout_7[3] & !Y1_un1_adr_mux_i_8_0_a5_i & (!Y1_s_adr_1_iv_7_3_a[3] # !X1_adr_mux_o_2_iv_3) # !Y1_ramout_7[3] & (!Y1_s_adr_1_iv_7_3_a[3] # !X1_adr_mux_o_2_iv_3);


--Y1_s_adr_0_iv_5_m8_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_a
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_a = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_5 # !X1_adr_mux_o_2_iv_1 & !Y1_s_help_5 # !Y1_un1_adr_mux_i_9_0_a2_0;


--Y1_s_adr_0_iv_5_m8_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_0
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_0 = !Y1_s_adr_1_iv_0_a2_0[6] & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_5);


--Y1_s_adr_0_iv_5_m8_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_0_iv_5_m8_0_a2_1
--operation mode is normal

Y1_s_adr_0_iv_5_m8_0_a2_1 = Y1_sp[5] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_un1_adr_mux_i_0_a5_i # !Y1_un43_s_adr_combout[5]) # !Y1_sp[5] & (!Y1_un1_adr_mux_i_0_a5_i # !Y1_un43_s_adr_combout[5]);


--Y1_s_r0_m[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_m[5]
--operation mode is normal

Y1_s_r0_m[5] = Y1_un1_adr_mux_i_8_0_a5_i & (Y1_psw_o[4] & Y1_ramout_6[5] # !Y1_psw_o[4] & Y1_ramout_3[5]);


--Y1_un1_gprbit_1527_47_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_47_0_a2_0 = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un1_gprbit_1527_47_0_a2_0_a & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_53_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a2_0_1 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2;


--Y1_gprbit_1527_i_0_i_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1527_i_0_i_a3_0_a2
--operation mode is normal

Y1_gprbit_1527_i_0_i_a3_0_a2 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_92_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_92_0_a2_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_92_0_a2_0_0_a = !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0) # !Y1_s_adr_1_iv_i_0;


--Y1_un1_gprbit_1527_67_0_a3_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_a3_2_a
--operation mode is normal

Y1_un1_gprbit_1527_67_0_a3_2_a = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_1_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_1_a2_a = Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_74_0_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_74_0_0_a2_0_1_a
--operation mode is normal

Y1_un1_gprbit_1527_74_0_0_a2_0_1_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_ramout_7[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[6]
--operation mode is normal

Y1_ramout_7[6] = Y1_psw_o[4] & Y1_ramout_6[6] # !Y1_psw_o[4] & Y1_ramout_3[6];


--Y1_un1_adr_mux_i_8_0_a5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_8_0_a5_i
--operation mode is normal

Y1_un1_adr_mux_i_8_0_a5_i = !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1;


--Y1_s_adr_1_iv_0_a2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a2[6]
--operation mode is normal

Y1_s_adr_1_iv_0_a2[6] = X1_adr_mux_o_2_iv_2 & Y1_un1_adr_mux_i_0_a5_i_o2 & (Y1_s_help_6 # !X1_adr_mux_o_2_iv_0);


--Y1_s_adr_1_iv_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a[6]
--operation mode is normal

Y1_s_adr_1_iv_0_a[6] = Y1_s_adr_1_iv_0_0_Z[6] & Y1_s_adr_1_iv_0_1[6] & (!Y1_un1_adr_mux_i_6_0_a5_0_a2 # !Y1_sp[6]);


--Y1_un1_gprbit_1527_77_0_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_77_0_0_a2_0_a
--operation mode is normal

Y1_un1_gprbit_1527_77_0_0_a2_0_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1;


--Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_o3_0_i_a3
--operation mode is normal

Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--X1_data_mux_o_4_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_4_i[2]
--operation mode is normal

X1_data_mux_o_4_i[2] = !X1_un1_s_intblock_77 & (!X1_un4_s_intblock_0_0 # !X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un781_s_instr_category_1_0_a6_0_4);


--X1_data_mux_o_2_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[2]
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[2] = X1_data_mux_o_2_iv_1_Z[2] & (X1_data_mux_o_2_iv_2_a[2] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_state_i_m_26[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_26[2]
--operation mode is normal

X1_state_i_m_26[2] = Y1_state_o_2 & (!X1_un1_state_i_34_0 # !X1_data_mux_o_1[1]);


--X1_data_mux_o_2_iv_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_3[2]
--operation mode is normal

X1_data_mux_o_2_iv_3[2] = X1_un1_s_intblock_88 & (X1_data_mux_o_1_iv_0_o2[3] # X1_un4_s_intblock_0 # !Y1_command_o_4);


--Y1_s_help_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_0
--operation mode is normal

Y1_s_help_0_lut_out = Y1_s_help_11_a[0] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[0] # !Y1_s_help_11_a[0] & (Y1_s_help_11_3[0] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_0 = DFFEA(Y1_s_help_0_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_pc_comb_11_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_0
--operation mode is normal

Y1_pc_comb_11_0 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[0] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[0];

--Y1_pc[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[0]
--operation mode is normal

Y1_pc[0] = DFFEA(Y1_pc_comb_11_0, L1__clk0, reset_n, , , , );


--Y1_s_data_12_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[0]
--operation mode is normal

Y1_s_data_12_0[0] = Y1_s_data_12_0_a[0] & Y1_acc_4 & X1_data_mux_o_1_iv_0_0 # !Y1_s_data_12_0_a[0] & (Y1_acc_0 # !X1_data_mux_o_1_iv_0_0);


--Y1_s_data_5_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[0]
--operation mode is normal

Y1_s_data_5_0[0] = Y1_s_data_5_0_c[0] & (Y1_s_reg_data_u_0 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[0] & Y1_s_help16[0] & X1_data_mux_o_2_iv_0;


--Y1_s_data_9_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_a[0]
--operation mode is normal

Y1_s_data_9_0_a[0] = Y1_pc[8] & !Y1_s_reg_data_u_0 & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[8] & (X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_0);


--U1_result_a_o_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0
--operation mode is normal

U1_result_a_o_iv_0_0_0 = !U1_result_a_o_iv_0_0_a2_0[0] & !U1_result_a_o_iv_0_0_a[0] & (!U1_cy_o_0_iv_0_a2_4_0 # !Y1_acc_0);


--Y1_all_trans_o_5_i_o5_0_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|all_trans_o_5_i_o5_0_i_a2
--operation mode is normal

Y1_all_trans_o_5_i_o5_0_i_a2 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_7[3];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a is sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_all_trans_o_5_i_a = Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_state_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_1
--operation mode is normal

Y1_state_o_1_lut_out = Y1_state_o_2 & (X1_un1_state_i_219 # !X1_un1_s_intblock_85_0);
Y1_state_o_1 = DFFEA(Y1_state_o_1_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_state_i_49 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_49
--operation mode is normal

X1_un1_state_i_49 = X1_un4_s_intblock_0_0 & !X1_un1_un15_s_instr_category;


--X1_regs_wr_en_o_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_1[1]
--operation mode is normal

X1_regs_wr_en_o_1[1] = X1_regs_wr_en_o_1_0[1] & X1_un1_state_i_52_0 & (X1_un1_un190_s_instr_category_1 # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_12_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12_a[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_12_a[1] = Y1_state_o_2 & !X1_regs_wr_en_o_0[1] # !X1_regs_wr_en_o_3_iv_8[1] # !X1_regs_wr_en_o_3_iv_7[1];


--X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_1_0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 = Y1_state_o_1 & X1_N_2438_i_i_o2 & X1_N_2413_i_i_o2 & !X1_un4_s_intblock_0;


--X1_un1_s_intblock_111_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_a
--operation mode is normal

X1_un1_s_intblock_111_a = X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & !U1_result_a_o_iv_0_0_5 # !X1_un1_s_intblock_111_5_0 # !X1_un1_s_intblock_111_6;


--X1_un131_state_0_a2_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2
--operation mode is normal

X1_un131_state_0_a2_4_2 = !U1_result_a_o_iv_0_0_a2_1_4 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & U1_result_a_o_iv_0_0_1_0 & !X1_un131_state_0_a2_4_2_a;


--X1_un131_state_0_a2_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_5
--operation mode is normal

X1_un131_state_0_a2_5 = U1_result_a_o_iv_0_0_1_m5_0_a2 & U1_result_a_o_iv_0_0_0 & U1_result_a_o_iv_0_0_2_m5_0_a2 & U1_result_a_o_iv_0_0_7;


--X1_bdata_mux_o_2_iv_0_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_0_a[2]
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_0_a[2] = !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un1_un15_s_instr_category_2_0_a4_3_0 # !X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 # !Y1_command_o_7;


--X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_a2_1_2[2]
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_a2_1_2[2] = !X1_un145_state_0_a2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2] & X1_N_2380_i_i_o2;


--X1_un4_s_intblock_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0_0
--operation mode is normal

X1_un4_s_intblock_0_0 = Y1_state_o_i_0 & (!Y1_intpre2_o & Y1_intpre_o_1_0 # !X1_un6_s_intblock_0);


--X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_2_1
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 = Y1_command_o_5 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_N_2380_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2380_i_i_o2
--operation mode is normal

X1_N_2380_i_i_o2 = Y1_command_o_4 & (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--X1_un2429_s_instr_category_0_i2_0_a2_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2429_s_instr_category_0_i2_0_a2_i_o2
--operation mode is normal

X1_un2429_s_instr_category_0_i2_0_a2_i_o2 = !Y1_command_o_2 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0;


--X1_bdata_mux_o_1_iv_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_3
--operation mode is normal

X1_bdata_mux_o_1_iv_0_3 = !X1_bdata_mux_o_1_iv_0_a2[3] & !X1_bdata_mux_o_1_iv_0_a2_0[3] & (!X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] # !X1_bdata_mux_o_1_iv_0_a2_1_0_0[3]);


--Y1_bit_data_o_u is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_u
--operation mode is normal

Y1_bit_data_o_u = Y1_s_preadr[7] & (Y1_bit_data_o_u_a & Y1_bit_data_o_11 # !Y1_bit_data_o_u_a & Y1_bit_data_o_10) # !Y1_s_preadr[7] & Y1_bit_data_o_10;


--X1_bdata_mux_o_1_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_0 = X1_bdata_mux_o_1_iv_0_0_a[1] & (X1_un131_state_0_a2_4_2 & X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_bdata_11_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_11_0_a
--operation mode is normal

Y1_s_bdata_11_0_a = X1_bdata_mux_o_1_iv_0_0_d0 & !Y1_s_helpb & X1_bdata_mux_o_1_iv_0_0_0 # !X1_bdata_mux_o_1_iv_0_0_d0 & (Y1_psw_o_7 # !X1_bdata_mux_o_1_iv_0_0_0);


--X1_bdata_mux_o_1_iv_0_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0_0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0_0 = Y1_state_o_1 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_bdata_mux_o_1_iv_0_0_a2_0_a[1] & X1_un4_s_intblock_0_0;


--Y1_s_bdata_7_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_7_0_a
--operation mode is normal

Y1_s_bdata_7_0_a = !X1_bdata_mux_o_1_iv_0_0_a2_0 & (X1_un131_state_0_a2_5 & X1_un131_state_0_a2_4 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_bdata_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_6_0
--operation mode is normal

Y1_s_bdata_6_0 = X1_bdata_mux_o_1_iv_0_0_d0 & (X1_bdata_mux_o_1_iv_0_3 $ !Y1_s_bdata_6_0_a) # !X1_bdata_mux_o_1_iv_0_0_d0 & (Y1_cy_o_iv_0[1] # !X1_bdata_mux_o_1_iv_0_3);


--Y1_s_bdata_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_3_0
--operation mode is normal

Y1_s_bdata_3_0 = Y1_psw_o_7 & (Y1_bit_data_o_u & !X1_bdata_mux_o_1_iv_0_0_d0 # !X1_bdata_mux_o_1_iv_0_3) # !Y1_psw_o_7 & !X1_bdata_mux_o_1_iv_0_3 & Y1_bit_data_o_u & !X1_bdata_mux_o_1_iv_0_0_d0;


--X1_regs_wr_en_o_3_iv_12[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_12[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_12[2] = X1_un1_s_intblock_81 & X1_regs_wr_en_o_3_iv_10[2] & (!X1_un4_s_intblock_0 # !Y1_state_o_0);


--X1_regs_wr_en_o_3_iv_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_11[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_11[2] = X1_regs_wr_en_o_3_iv_8[2] & (!X1_un1_state_i_54 & X1_regs_wr_en_o_2_0[2] # !Y1_state_o_2);


--X1_data_mux_o_1_iv_0_a2_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_1[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_1[3] = Y1_command_o_4 & !X1_data_mux_o_1_iv_0_o2[3] & !X1_un4_s_intblock_0;


--X1_data_mux_o_1_iv_0_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_4[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_4[3] = X1_data_mux_o_1_iv_0_2[3] & (X1_un4_s_intblock_0 # !I_203_0 # !Y1_state_o_2);


--X1_data_mux_o_1_iv_0_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_3[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_3[3] = X1_data_mux_o_1_iv_0_1[3] & (X1_s_adr_mux_91_i_a2[3] # X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2);


--X1_data_mux_o_2_iv_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_a[1]
--operation mode is normal

X1_data_mux_o_2_iv_a[1] = !X1_un4_s_intblock_0 # !Y1_state_o_0;


--X1_un1_s_intblock_93_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_93_4
--operation mode is normal

X1_un1_s_intblock_93_4 = X1_regs_wr_en_o_3_iv_0_Z[1] & !X1_alu_cmd_o_2_iv_0_a4_0[5] & !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & X1_un1_s_intblock_93_4_a;


--X1_alu_cmd_o_2_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_0 = !X1_alu_cmd_o_2_iv_0_o2_0[4] & !X1_un4_s_intblock_0 & (Y1_state_o_i_0 # !X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--X1_data_mux_o_2_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_6[1]
--operation mode is normal

X1_data_mux_o_2_iv_6[1] = X1_data_mux_o_2_iv_0_Z[0] & X1_data_mux_o_2_iv_0_Z[1] & X1_un1_s_intblock_88 & X1_data_mux_o_2_iv_4[1];


--Y1_s_data_12_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[1]
--operation mode is normal

Y1_s_data_12_0[1] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[1] # !X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 & !Y1_pc[1] # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[1]);


--Y1_s_data_6_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[1]
--operation mode is normal

Y1_s_data_6_0[1] = X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[1] # !X1_data_mux_o_2_iv_2 & Y1_s_data_5_0[1];


--Y1_pc_comb_11_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_9
--operation mode is normal

Y1_pc_comb_11_9 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[9] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[9];

--Y1_pc[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]
--operation mode is normal

Y1_pc[9] = DFFEA(Y1_pc_comb_11_9, L1__clk0, reset_n, , , , );


--Y1_acc_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_1
--operation mode is normal

Y1_acc_1_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_14_0_1 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_14_0_1;
Y1_acc_1 = DFFEA(Y1_acc_1_lut_out, L1__clk0, reset_n, , Y1_N_3268_i, , );


--Y1_s_data_9_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[1]
--operation mode is normal

Y1_s_data_9_0_c[1] = X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_1_m5_0_a2) # !X1_data_mux_o_2_iv_2 & Y1_acc_5 & !X1_data_mux_o_2_iv_0;


--Y1_s_data_12_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[2]
--operation mode is normal

Y1_s_data_12_0[2] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[2] # !X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 & Y1_un4_pc_plus2_combout[2] # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[2]);


--Y1_s_data_6_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[2]
--operation mode is normal

Y1_s_data_6_0[2] = X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[2] # !X1_data_mux_o_2_iv_2 & Y1_s_data_5_0[2];


--Y1_pc_comb_11_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_10
--operation mode is normal

Y1_pc_comb_11_10 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[10] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[10];

--Y1_pc[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[10]
--operation mode is normal

Y1_pc[10] = DFFEA(Y1_pc_comb_11_10, L1__clk0, reset_n, , , , );


--Y1_acc_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_2
--operation mode is normal

Y1_acc_2_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_14_0_2 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_14_0_2;
Y1_acc_2 = DFFEA(Y1_acc_2_lut_out, L1__clk0, reset_n, , Y1_N_2970_i, , );


--Y1_s_data_9_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[2]
--operation mode is normal

Y1_s_data_9_0_c[2] = X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_2_m5_0_a2) # !X1_data_mux_o_2_iv_2 & Y1_acc_6 & !X1_data_mux_o_2_iv_0;


--Y1_s_data_12_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0[3]
--operation mode is normal

Y1_s_data_12_0[3] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[3] # !X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 & Y1_un4_pc_plus2_combout[3] # !X1_data_mux_o_2_iv_0 & !Y1_s_data_12_0_a[3]);


--Y1_s_data_6_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0[3]
--operation mode is normal

Y1_s_data_6_0[3] = X1_data_mux_o_2_iv_2 & Y1_s_data_6_0_a[3] # !X1_data_mux_o_2_iv_2 & Y1_s_data_5_0[3];


--Y1_pc_comb_11_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_11
--operation mode is normal

Y1_pc_comb_11_11 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[11] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[11];

--Y1_pc[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]
--operation mode is normal

Y1_pc[11] = DFFEA(Y1_pc_comb_11_11, L1__clk0, reset_n, , , , );


--Y1_acc_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_3
--operation mode is normal

Y1_acc_3_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_14_0_3 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_14_0_3;
Y1_acc_3 = DFFEA(Y1_acc_3_lut_out, L1__clk0, reset_n, , Y1_N_3158_i, , );


--Y1_s_data_9_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_9_0_c[3]
--operation mode is normal

Y1_s_data_9_0_c[3] = X1_data_mux_o_2_iv_2 & (X1_data_mux_o_2_iv_0 # !U1_result_a_o_iv_0_0_3_m5_0_a2) # !X1_data_mux_o_2_iv_2 & Y1_acc_7 & !X1_data_mux_o_2_iv_0;


--X1_data_mux_o_2_iv_5_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_5_0[0]
--operation mode is normal

X1_data_mux_o_2_iv_5_0[0] = X1_data_mux_o_2_iv_5_0_a[0] & X1_data_mux_o_2_iv_2_Z[0] & (X1_data_mux_o_1[0] # !Y1_state_o_2);


--Y1_s_help_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_4
--operation mode is normal

Y1_s_help_4_lut_out = Y1_s_help_11_a[4] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[4] # !Y1_s_help_11_a[4] & (Y1_s_help_11_3[4] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_4 = DFFEA(Y1_s_help_4_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[4]
--operation mode is normal

Y1_s_data_3_0_a[4] = Y1_s_help16[4] & !Y1_s_reg_data_u_4 & X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[4] & (!X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_4);


--Y1_acc_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_4
--operation mode is normal

Y1_acc_4_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_15_0_0 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_15_0_0;
Y1_acc_4 = DFFEA(Y1_acc_4_lut_out, L1__clk0, reset_n, , Y1_N_2969_i, , );


--Y1_s_data_6_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[4]
--operation mode is normal

Y1_s_data_6_0_a[4] = Y1_pc[12] & !Y1_un4_pc_plus2_combout[4] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[12] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[4]);


--Y1_s_data_10_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[4]
--operation mode is normal

Y1_s_data_10_0[4] = Y1_s_data_10_0_c[4] & (Y1_pc[4] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[4] & Y1_s_reg_data_u_4 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[4]
--operation mode is normal

Y1_s_data_13_0[4] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_1_0 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[4];


--Y1_s_help_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_5
--operation mode is normal

Y1_s_help_5_lut_out = Y1_s_help_11_a[5] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[5] # !Y1_s_help_11_a[5] & (Y1_s_help_11_3[5] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_5 = DFFEA(Y1_s_help_5_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[5]
--operation mode is normal

Y1_s_data_3_0_a[5] = Y1_s_help16[5] & !Y1_s_reg_data_u_5 & X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[5] & (!X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_5);


--Y1_acc_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_5
--operation mode is normal

Y1_acc_5_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_15_0_1 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_15_0_1;
Y1_acc_5 = DFFEA(Y1_acc_5_lut_out, L1__clk0, reset_n, , Y1_N_3189_i, , );


--Y1_s_data_6_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[5]
--operation mode is normal

Y1_s_data_6_0_a[5] = Y1_pc[13] & !Y1_un4_pc_plus2_combout[5] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[13] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[5]);


--Y1_s_data_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[5]
--operation mode is normal

Y1_s_data_10_0[5] = Y1_s_data_10_0_c[5] & (Y1_pc[5] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[5] & Y1_s_reg_data_u_5 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[5]
--operation mode is normal

Y1_s_data_13_0[5] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_5 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[5];


--Y1_s_help_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_6
--operation mode is normal

Y1_s_help_6_lut_out = Y1_s_help_11_a[6] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[6] # !Y1_s_help_11_a[6] & (Y1_s_help_11_3[6] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_6 = DFFEA(Y1_s_help_6_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[6]
--operation mode is normal

Y1_s_data_3_0_a[6] = Y1_s_help16[6] & !Y1_s_reg_data_u_6 & X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[6] & (!X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_6);


--Y1_acc_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_6
--operation mode is normal

Y1_acc_6_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_15_0_2 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_15_0_2;
Y1_acc_6 = DFFEA(Y1_acc_6_lut_out, L1__clk0, reset_n, , Y1_N_2968_i, , );


--Y1_s_data_6_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[6]
--operation mode is normal

Y1_s_data_6_0_a[6] = Y1_pc[14] & !Y1_un4_pc_plus2_combout[6] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[14] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[6]);


--Y1_s_data_10_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[6]
--operation mode is normal

Y1_s_data_10_0[6] = Y1_s_data_10_0_c[6] & (Y1_pc[6] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[6] & Y1_s_reg_data_u_6 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[6]
--operation mode is normal

Y1_s_data_13_0[6] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[6];


--Y1_s_help_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_7
--operation mode is normal

Y1_s_help_7_lut_out = Y1_s_help_11_a[7] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[7] # !Y1_s_help_11_a[7] & (Y1_s_help_11_3[7] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_7 = DFFEA(Y1_s_help_7_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_data_3_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_3_0_a[7]
--operation mode is normal

Y1_s_data_3_0_a[7] = Y1_s_help16[7] & !Y1_s_reg_data_u_7 & X1_data_mux_o_1_iv_0_0 # !Y1_s_help16[7] & (!X1_data_mux_o_1_iv_0_0 # !Y1_s_reg_data_u_7);


--Y1_acc_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_7
--operation mode is normal

Y1_acc_7_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_15_0_3 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_15_0_3;
Y1_acc_7 = DFFEA(Y1_acc_7_lut_out, L1__clk0, reset_n, , Y1_N_2967_i, , );


--Y1_s_data_6_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[7]
--operation mode is normal

Y1_s_data_6_0_a[7] = Y1_pc[15] & !Y1_un4_pc_plus2_combout[7] & !X1_data_mux_o_1_iv_0_0 # !Y1_pc[15] & (X1_data_mux_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[7]);


--Y1_s_data_10_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0[7]
--operation mode is normal

Y1_s_data_10_0[7] = Y1_s_data_10_0_c[7] & (Y1_pc[7] # !X1_data_mux_o_2_iv_2) # !Y1_s_data_10_0_c[7] & Y1_s_reg_data_u_7 & X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0[7]
--operation mode is normal

Y1_s_data_13_0[7] = X1_data_mux_o_2_iv_2 & X1_data_mux_o_1_iv_0_0 & !U1_result_a_o_iv_0_0_7 # !X1_data_mux_o_2_iv_2 & !Y1_s_data_13_0_a[7];


--Y1_un1_gprbit_1527_36_0_a3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2_a = !Y1_s_adr_1_iv_7[3] # !Y1_s_adr_1_iv_i_0 # !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_81_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a4_0
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a4_0 = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_36_0_a3_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_36_0_a3_0_a2_2
--operation mode is normal

Y1_un1_gprbit_1527_36_0_a3_0_a2_2 = !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--M1_s_tran_sh_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_1
--operation mode is normal

M1_s_tran_sh_1_lut_out = Y1_scon_0_7 & !I_266_a # !Y1_scon_0_7 & !I_256;
M1_s_tran_sh_1 = DFFEA(M1_s_tran_sh_1_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_413 is I_413
--operation mode is normal

I_413 = M1_s_tran_state_3 & !M1_s_tran_state_2 & (!M1_s_tran_state_1 # !M1_s_tran_state_0) # !M1_s_tran_state_3 & (M1_s_tran_state_2 # M1_s_tran_state_0 # M1_s_tran_state_1);


--I_405 is I_405
--operation mode is normal

I_405 = M1_s_tran_state_3 & !M1_s_tran_state_2 & !M1_s_tran_state_1 # !M1_s_tran_state_3 & (M1_s_tran_state_2 # M1_s_tran_state_0 # M1_s_tran_state_1);


--I_224_a is I_224_a
--operation mode is normal

I_224_a = Y1_scon_0_6 & !M1_s_tran_sh_1 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_1 # !I_211 & !M1_s_tran_sh_1);


--M1_un1_un22_s_mode_42_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_a3_0
--operation mode is normal

M1_un1_un22_s_mode_42_0_a3_0 = M1_s_tran_state_0 & M1_s_tran_state_3 & !Y1_scon_0_7 & !Y1_scon_0_6;


--M1_un1_un22_s_mode_42_0_o2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_o2
--operation mode is normal

M1_un1_un22_s_mode_42_0_o2 = M1_un1_un22_s_mode_42_0_o2_a & (M1_s_txpre_count[4] & !M1_v_txstep_45_iv_i_o3_0[0] # !M1_un1_un22_s_mode_51_i_a3_2);


--M1_v_txstep_45_iv_i[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i[0]
--operation mode is normal

M1_v_txstep_45_iv_i[0] = M1_v_txstep_45_iv_i_2[0] & M1_v_txstep_45_iv_i_1[0] & M1_v_txstep_45_iv_i_4[0];


--M1_un1_un22_s_mode_28_0_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a2
--operation mode is normal

M1_un1_un22_s_mode_28_0_a2 = !M1_s_tran_state_2 & M1_s_tran_state_3 & (M1_un1_un22_s_mode_28_0_a3_0 # M1_un1_un22_s_mode_28_0_a3);

--M1_s_tran_done is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_done
--operation mode is normal

M1_s_tran_done = DFFEA(M1_un1_un22_s_mode_28_0_a2, L1__clk0, reset_n, , M1_un1_un22_s_mode_48_0, , );


--M1_s_tran_state_4_i_a[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_state_4_i_a[3]
--operation mode is normal

M1_s_tran_state_4_i_a[3] = !M1_s_tran_state_1 # !M1_s_tran_state_0 # !M1_s_tran_state_2;


--M1_s_txpre_count[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[0]
--operation mode is arithmetic

M1_s_txpre_count[0]_lut_out = M1_s_txpre_count[0] $ M1_un1_scon_i_7_i_0;
M1_s_txpre_count[0]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[0]_lut_out);
M1_s_txpre_count[0] = DFFEA(M1_s_txpre_count[0]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_txpre_count_cout[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[0]
--operation mode is arithmetic

M1_s_txpre_count_cout[0] = CARRY(M1_s_txpre_count[0] & M1_un1_scon_i_7_i_0);


--M1_s_txpre_count[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[3]
--operation mode is arithmetic

M1_s_txpre_count[3]_carry_eqn = M1_s_txpre_count_cout[2];
M1_s_txpre_count[3]_lut_out = M1_s_txpre_count[3] $ M1_s_txpre_count[3]_carry_eqn;
M1_s_txpre_count[3]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[3]_lut_out);
M1_s_txpre_count[3] = DFFEA(M1_s_txpre_count[3]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_txpre_count_cout[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[3]
--operation mode is arithmetic

M1_s_txpre_count_cout[3] = CARRY(!M1_s_txpre_count_cout[2] # !M1_s_txpre_count[3]);


--M1_s_txpre_count[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[1]
--operation mode is arithmetic

M1_s_txpre_count[1]_carry_eqn = M1_s_txpre_count_cout[0];
M1_s_txpre_count[1]_lut_out = M1_s_txpre_count[1] $ M1_s_txpre_count[1]_carry_eqn;
M1_s_txpre_count[1]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[1]_lut_out);
M1_s_txpre_count[1] = DFFEA(M1_s_txpre_count[1]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_txpre_count_cout[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[1]
--operation mode is arithmetic

M1_s_txpre_count_cout[1] = CARRY(!M1_s_txpre_count_cout[0] # !M1_s_txpre_count[1]);


--M1_s_txpre_count[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[2]
--operation mode is arithmetic

M1_s_txpre_count[2]_carry_eqn = M1_s_txpre_count_cout[1];
M1_s_txpre_count[2]_lut_out = M1_s_txpre_count[2] $ !M1_s_txpre_count[2]_carry_eqn;
M1_s_txpre_count[2]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[2]_lut_out);
M1_s_txpre_count[2] = DFFEA(M1_s_txpre_count[2]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_txpre_count_cout[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[2]
--operation mode is arithmetic

M1_s_txpre_count_cout[2] = CARRY(M1_s_txpre_count[2] & !M1_s_txpre_count_cout[1]);


--M1_s_txm13_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff1
--operation mode is normal

M1_s_txm13_ff1_lut_out = M1_s_txm13_ff0;
M1_s_txm13_ff1 = DFFEA(M1_s_txm13_ff1_lut_out, L1__clk0, reset_n, , , , );


--M1_s_txm13_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txm13_ff0
--operation mode is normal

M1_s_txm13_ff0_lut_out = M1_un1_un22_s_mode_4_i_o3 & (M1_s_txpre_count[4] # Y1_s_smodreg_0);
M1_s_txm13_ff0 = DFFEA(M1_s_txm13_ff0_lut_out, L1__clk0, reset_n, , , , );


--M1_s_txdm0_42_iv_0_o3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_a
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_a = !M1_s_tran_state_2 & (M1_s_tran_state_3 & (!M1_s_tran_state_1 # !M1_s_tran_state_0) # !M1_s_tran_state_3 & !M1_s_tran_state_0 & !M1_s_tran_state_1);


--M1_s_txdm0_42_iv_0_o3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_3
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_3 = !M1_s_recv_state[2] & (M1_s_recv_state[3] $ (!M1_s_recv_state[0] & !M1_s_recv_state[1]));


--M1_s_tran_sh_53_0_iv_0_a3[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a3[9]
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a3[9] = M1_s_tran_state_3 & M1_s_tran_state_0 & M1_s_tran_state_1;


--M1_v_txstep_45_iv_i_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_o3[0]
--operation mode is normal

M1_v_txstep_45_iv_i_o3[0] = M1_s_tran_state_2 & M1_s_tran_state_3 # !M1_s_tran_state_2 & !M1_s_tran_state_0 & !M1_s_tran_state_3 & !M1_s_tran_state_1;


--M1_s_txdm0_42_iv_0_a3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_a3_6
--operation mode is normal

M1_s_txdm0_42_iv_0_a3_6 = M1_s_txpre_count[4] & Y1_scon_0_7 & !M1_v_txstep_45_iv_i_o3_0[0] & M1_un1_un22_s_mode_4_i_o3;


--M1_s_txdm0_42_iv_0_o3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_0
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_0 = Y1_scon_0_7 & !M1_s_txdm0_42_iv_0_o3_0_0_a # !Y1_scon_0_7 & (M1_txd_o_i # M1_s_txdm0_42_iv_0_o3_3);


--M1_s_txdm0_42_iv_0_o3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_a
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_a = M1_s_trans & !M1_s_txdm0_42_iv_0_a3_6 & (M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_7) # !M1_s_trans & (M1_s_txdm0_42_iv_0_o3_1 # !Y1_scon_0_7);


--M1_un1_un22_s_mode_35_0_o3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_0_a
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_0_a = !M1_s_txpre_count[2] # !M1_s_txpre_count[1];


--M1_un1_un22_s_mode_35_0_a3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_a3_3
--operation mode is normal

M1_un1_un22_s_mode_35_0_a3_3 = M1_s_tran_state_3 & M1_s_tran_state_1 & !Y1_scon_0_7 & Y1_scon_0_6;


--M1_un1_un22_s_mode_35_0_o3_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_35_0_o3_1_a
--operation mode is normal

M1_un1_un22_s_mode_35_0_o3_1_a = M1_s_txpre_count[4] & !M1_v_txstep_45_iv_i_o3_0[0] & M1_un1_un22_s_mode_4_i_o3 & M1_un1_un22_s_mode_51_i_a3_2;


--Y1_G_369_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0
--operation mode is normal

Y1_G_369_0 = !Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_G_369_0_a;


--Y1_un1_gprbit_1527_1_1_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_1_1_2
--operation mode is normal

Y1_un1_gprbit_1527_1_1_2 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_3_4_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_3_4_i_i_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_3_4_i_i_a2_0 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_s_reg_data_u_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_4
--operation mode is normal

Y1_s_reg_data_u_4 = Y1_s_reg_data_sn_m37_1 & !Y1_s_reg_data_u_a[4] # !Y1_s_reg_data_sn_m37_1 & Y1_s_reg_data_30[4];


--X1_adr_mux_o_2_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2
--operation mode is normal

X1_adr_mux_o_2_iv_2 = X1_adr_mux_o_3_i[2] & X1_un1_s_intblock_92 & X1_adr_mux_o_2_iv_1_Z[2] & X1_adr_mux_o_2_iv_a[2];


--X1_adr_mux_o_2_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1
--operation mode is normal

X1_adr_mux_o_2_iv_1 = X1_adr_mux_o_2_iv_9[1] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_s_adr_1_iv_1_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_1_a[4]
--operation mode is normal

Y1_s_adr_1_iv_1_a[4] = !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_2 $ X1_adr_mux_o_2_iv_0);


--E1_prog_data_o_4 is mc8051_datamux:i_mc8051_datamux|prog_data_o_4
--operation mode is normal

E1_prog_data_o_4_lut_out = CB3L5 & (CB1L5 # C1_rom_en_o_0_a2) # !CB3L5 & CB1L5 & !C1_rom_en_o_0_a2;
E1_prog_data_o_4 = DFFEA(E1_prog_data_o_4_lut_out, !L1__clk0, VCC, , , , );


--Y1_un1_adr_mux_i_9_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_9_0_a2_0
--operation mode is normal

Y1_un1_adr_mux_i_9_0_a2_0 = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_0;


--Y1_sp[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[4]
--operation mode is normal

Y1_sp[4]_lut_out = Y1_s_data_15_0_0 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[4]) # !Y1_s_data_15_0_0 & !Y1_sp_11_a[4] & Y1_un1_regs_wr_en_i_4;
Y1_sp[4] = DFFEA(Y1_sp[4]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_psw_o[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[4]
--operation mode is normal

Y1_psw_o[4]_lut_out = Y1_psw_o_i_m_0_1[4] & !Y1_psw_31_1_0_0[5] & (Y1_psw_o[4] # Y1_psw_31_6_490_i_a2_0);
Y1_psw_o[4] = DFFEA(Y1_psw_o[4]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_adr_1_iv_2_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_2_a[4]
--operation mode is normal

Y1_s_adr_1_iv_2_a[4] = !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1;


--Y1_un1_adr_mux_i_6_0_a5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_6_0_a5_0_a2
--operation mode is normal

Y1_un1_adr_mux_i_6_0_a5_0_a2 = !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1;


--Y1_un43_s_adr_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[4]
--operation mode is arithmetic

Y1_un43_s_adr_combout[4]_carry_eqn = Y1_un43_s_adr_cout[2];
Y1_un43_s_adr_combout[4] = Y1_sp[4] $ !Y1_un43_s_adr_combout[4]_carry_eqn;

--Y1_un43_s_adr_cout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[4]
--operation mode is arithmetic

Y1_un43_s_adr_cout[4] = CARRY(Y1_sp[4] & Y1_sp[5] & !Y1_un43_s_adr_cout[2]);


--Y1_ramout_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[4]
--operation mode is normal

Y1_ramout_7[4] = Y1_psw_o[4] & Y1_ramout_6[4] # !Y1_psw_o[4] & Y1_ramout_3[4];


--Y1_un1_adr_mux_i_0_a5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_0_a5_i
--operation mode is normal

Y1_un1_adr_mux_i_0_a5_i = !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1;


--Y1_un1_gprbit_1527_67_0_x2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_x2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_x2 = Y1_command_o_6 $ (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2
--operation mode is normal

X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 = !Y1_command_o_4 & (Y1_state_o_3 & !E1_prog_data_o_7 # !Y1_state_o_3 & !Y1_s_ir_7);


--Y1_un1_gprbit_1527_67_0_o2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o2_2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o2_2 = !X1_N_2433_i_i & (!Y1_command_o_5 & !Y1_command_o_7 # !Y1_command_o_1);


--Y1_un1_gprbit_1527_67_0_o4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4_2
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4_2 = !Y1_command_o_0 & X1_N_2453_i_i_o2 & (Y1_un1_gprbit_1527_67_0_o4_2_a # !Y1_command_o_4);


--Y1_state_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_2
--operation mode is normal

Y1_state_o_2_lut_out = Y1_state_o_3 & X1_un1_state_i_227_0_0_8;
Y1_state_o_2 = DFFEA(Y1_state_o_2_lut_out, L1__clk0, reset_n, , , , );


--X1_regs_wr_en_o_2_iv_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_3[0]
--operation mode is normal

X1_regs_wr_en_o_2_iv_3[0] = X1_regs_wr_en_o_2_iv_3_a[0] & !X1_un1_state_i_17 & !X1_help16_en_o_1_iv_0_a2[0] & !X1_un1_un8929_s_instr_category_1;


--X1_un1_state_i_53 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_53
--operation mode is normal

X1_un1_state_i_53 = X1_un4_s_intblock_0_0 & (X1_un11741_s_instr_category_0_a3 # !X1_un1_s_instr_category_5_4 # !X1_un1_state_i_53_a);


--X1_regs_wr_en_o_2_iv_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_a[0]
--operation mode is normal

X1_regs_wr_en_o_2_iv_a[0] = X1_un1_s_intblock_81 & (!X1_un1_state_i_45 & !X1_un1_state_i_49 # !Y1_state_o_1);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3[7] = X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_3 $ !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7]) # !X1_adr_mux_o_2_iv_2 & (!sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] # !X1_adr_mux_o_2_iv_3) # !X1_adr_mux_o_2_iv_0;


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2[7] = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & (Y1_un43_s_adr_combout_6 # X1_adr_mux_o_2_iv_1) # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1[7] = X1_adr_mux_o_2_iv_2 # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] # !X1_adr_mux_o_2_iv_3;


--Y1_s_adr_2_iv_i_o3_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_2[1]
--operation mode is normal

Y1_s_adr_2_iv_i_o3_2[1] = X1_adr_mux_o_2_iv_2 & (!X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_3) # !X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0);


--Y1_s_adr_2_iv_i_o3_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_1[1]
--operation mode is normal

Y1_s_adr_2_iv_i_o3_1[1] = X1_adr_mux_o_2_iv_1 & (Y1_s_reg_data_u_1 # !X1_adr_mux_o_2_iv_2) # !X1_adr_mux_o_2_iv_1 & Y1_s_adr_2_iv_i_o3_1_a[1];


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2[1] = E1_prog_data_o_1 & (X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_3 # sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1]) # !X1_adr_mux_o_2_iv_2 & !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1]) # !E1_prog_data_o_1 & (X1_adr_mux_o_2_iv_3 # !sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1]);


--Y1_s_adr_2_iv_i_m3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_m3[1]
--operation mode is normal

Y1_s_adr_2_iv_i_m3[1] = X1_adr_mux_o_2_iv_3 & Y1_sp_i_0[1] & X1_adr_mux_o_2_iv_1 & Y1_s_adr_2_iv_i_m3_a[1] # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_1 $ Y1_s_adr_2_iv_i_m3_a[1]);


--Y1_s_adr_2_iv_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_1[2]
--operation mode is normal

Y1_s_adr_2_iv_1[2] = X1_adr_mux_o_2_iv_2 & (X1_adr_mux_o_2_iv_1 # X1_adr_mux_o_2_iv_3 $ X1_adr_mux_o_2_iv_0) # !X1_adr_mux_o_2_iv_2 & (!X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0 # !X1_adr_mux_o_2_iv_3);


--Y1_rom_data_i_m[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m[2]
--operation mode is normal

Y1_rom_data_i_m[2] = !Y1_rom_data_i_m_a[2] & (X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_2 & X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_1);


--Y1_s_adr_2_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_2_Z[2]
--operation mode is normal

Y1_s_adr_2_iv_2_Z[2] = Y1_sp_i[2] & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_2) # !Y1_sp_i[2] & !Y1_un1_adr_mux_i_6_0_a5_0_a2 & (!Y1_un1_adr_mux_i_10_0_a5_0_a2 # !Y1_s_reg_data_u_2);


--Y1_s_adr_2_iv_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5[2]
--operation mode is normal

Y1_s_adr_2_iv_5[2] = Y1_s_adr_2_iv_5_a[2] & (X1_adr_mux_o_2_iv_1 # !Y1_un1_adr_mux_i_9_0_a2_0 # !Y1_s_help_2);


--X1_adr_mux_o_2_iv_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3
--operation mode is normal

X1_adr_mux_o_2_iv_3 = X1_adr_mux_o_2_iv_6[3] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_adr_mux_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_0
--operation mode is normal

X1_adr_mux_o_2_iv_0 = X1_adr_mux_o_2_iv_5[0] & X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] & (X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_rom_data_i_m_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[0]
--operation mode is normal

Y1_rom_data_i_m_a[0] = !X1_adr_mux_o_2_iv_0 # !E1_prog_data_o_0;


--Y1_sp_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0[0]
--operation mode is normal

Y1_sp_i_0[0]_lut_out = Y1_sp_i_0[0] & !Y1_s_data_14_0_0 & !Y1_un1_regs_wr_en_i_4 # !Y1_sp_i_0[0] & (Y1_un1_regs_wr_en_i_4 # !Y1_s_data_14_0_0);
Y1_sp_i_0[0] = DFFEA(Y1_sp_i_0[0]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_0
--operation mode is normal

Y1_s_reg_data_u_0 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_0 & Y1_s_reg_data_u_a[0] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[0];


--Y1_un1_adr_mux_i_10_0_a5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_10_0_a5_0_a2
--operation mode is normal

Y1_un1_adr_mux_i_10_0_a5_0_a2 = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1;


--Y1_s_adr_2_iv_5_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5_a[0]
--operation mode is normal

Y1_s_adr_2_iv_5_a[0] = Y1_sp_i_0[0] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[0]) # !Y1_sp_i_0[0] & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[0]);


--Y1_sp23_i_0_o5_1_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp23_i_0_o5_1_i_a2
--operation mode is normal

Y1_sp23_i_0_o5_1_i_a2 = Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_s_adr_1_iv_7_2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_2_a[3]
--operation mode is normal

Y1_s_adr_1_iv_7_2_a[3] = X1_adr_mux_o_2_iv_3 & (!X1_adr_mux_o_2_iv_0 # !Y1_psw_o[3]) # !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_0 # !Y1_un43_s_adr_combout[3]);


--Y1_s_help_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_3
--operation mode is normal

Y1_s_help_3_lut_out = Y1_s_help_11_a[3] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[3] # !Y1_s_help_11_a[3] & (Y1_s_help_11_3[3] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_3 = DFFEA(Y1_s_help_3_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--E1_prog_data_o_3 is mc8051_datamux:i_mc8051_datamux|prog_data_o_3
--operation mode is normal

E1_prog_data_o_3_lut_out = CB3L4 & (CB1L4 # C1_rom_en_o_0_a2) # !CB3L4 & CB1L4 & !C1_rom_en_o_0_a2;
E1_prog_data_o_3 = DFFEA(E1_prog_data_o_3_lut_out, !L1__clk0, VCC, , , , );


--Y1_sp[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[3]
--operation mode is normal

Y1_sp[3]_lut_out = Y1_s_data_14_0_3 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[3]) # !Y1_s_data_14_0_3 & !Y1_sp_11_a[3] & Y1_un1_regs_wr_en_i_4;
Y1_sp[3] = DFFEA(Y1_sp[3]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_3
--operation mode is normal

Y1_s_reg_data_u_3 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_3 & Y1_s_reg_data_u_a[3] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[3];


--Y1_s_adr_1_iv_7_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_1_a[3]
--operation mode is normal

Y1_s_adr_1_iv_7_1_a[3] = X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1;


--Y1_ramout_7[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[3]
--operation mode is normal

Y1_ramout_7[3] = Y1_psw_o[4] & Y1_ramout_6[3] # !Y1_psw_o[4] & Y1_ramout_3[3];


--Y1_s_adr_1_iv_7_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_7_3_a[3]
--operation mode is normal

Y1_s_adr_1_iv_7_3_a[3] = X1_adr_mux_o_2_iv_2 $ (X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1);


--E1_prog_data_o_5 is mc8051_datamux:i_mc8051_datamux|prog_data_o_5
--operation mode is normal

E1_prog_data_o_5_lut_out = CB3L6 & (CB1L6 # C1_rom_en_o_0_a2) # !CB3L6 & CB1L6 & !C1_rom_en_o_0_a2;
E1_prog_data_o_5 = DFFEA(E1_prog_data_o_5_lut_out, !L1__clk0, VCC, , , , );


--Y1_s_reg_data_u_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_5
--operation mode is normal

Y1_s_reg_data_u_5 = Y1_s_reg_data_sn_m37_1 & !Y1_s_reg_data_u_a[5] # !Y1_s_reg_data_sn_m37_1 & Y1_s_reg_data_30[5];


--Y1_s_adr_1_iv_0_a2_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_a2_0[6]
--operation mode is normal

Y1_s_adr_1_iv_0_a2_0[6] = !X1_adr_mux_o_2_iv_2 & !X1_adr_mux_o_2_iv_3 & X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_1;


--Y1_sp[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[5]
--operation mode is normal

Y1_sp[5]_lut_out = Y1_s_data_15_0_1 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[5]) # !Y1_s_data_15_0_1 & !Y1_sp_11_a[5] & Y1_un1_regs_wr_en_i_4;
Y1_sp[5] = DFFEA(Y1_sp[5]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_un43_s_adr_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[5]
--operation mode is arithmetic

Y1_un43_s_adr_combout[5]_carry_eqn = Y1_un43_s_adr_cout[3];
Y1_un43_s_adr_combout[5] = Y1_sp[5] $ (Y1_sp[4] & !Y1_un43_s_adr_combout[5]_carry_eqn);

--Y1_un43_s_adr_cout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[5]
--operation mode is arithmetic

Y1_un43_s_adr_cout[5] = CARRY(Y1_sp[4] & Y1_sp[5] & !Y1_un43_s_adr_cout[3]);


--Y1_ramout_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[5]
--operation mode is normal

Y1_ramout_3[5] = Y1_ramout_3_c[5] & (Y1_s_r1_b1[5] # !Y1_psw_o[3]) # !Y1_ramout_3_c[5] & Y1_s_r0_b1[5] & Y1_psw_o[3];


--Y1_ramout_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[5]
--operation mode is normal

Y1_ramout_6[5] = Y1_ramout_6_c[5] & (Y1_s_r1_b3[5] # !Y1_psw_o[3]) # !Y1_ramout_6_c[5] & Y1_s_r0_b3[5] & Y1_psw_o[3];


--Y1_un1_gprbit_1527_47_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_47_0_a2_0_a
--operation mode is normal

Y1_un1_gprbit_1527_47_0_a2_0_a = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_ramout_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[6]
--operation mode is normal

Y1_ramout_6[6] = Y1_ramout_6_c[6] & (Y1_s_r1_b3[6] # !Y1_psw_o[3]) # !Y1_ramout_6_c[6] & Y1_s_r0_b3[6] & Y1_psw_o[3];


--Y1_ramout_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[6]
--operation mode is normal

Y1_ramout_3[6] = Y1_ramout_3_c[6] & (Y1_s_r1_b1[6] # !Y1_psw_o[3]) # !Y1_ramout_3_c[6] & Y1_s_r0_b1[6] & Y1_psw_o[3];


--Y1_un1_adr_mux_i_0_a5_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_adr_mux_i_0_a5_i_o2
--operation mode is normal

Y1_un1_adr_mux_i_0_a5_i_o2 = !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_1;


--Y1_sp[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp[6]
--operation mode is normal

Y1_sp[6]_lut_out = Y1_s_data_15_0_2 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[6]) # !Y1_s_data_15_0_2 & !Y1_sp_11_a[6] & Y1_un1_regs_wr_en_i_4;
Y1_sp[6] = DFFEA(Y1_sp[6]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_adr_1_iv_0_0_Z[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0_Z[6]
--operation mode is normal

Y1_s_adr_1_iv_0_0_Z[6] = X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0 & !Y1_s_reg_data_u_6 # !Y1_s_adr_1_iv_0_0_a[6];


--Y1_s_adr_1_iv_0_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_1[6]
--operation mode is normal

Y1_s_adr_1_iv_0_1[6] = !Y1_s_adr_1_iv_0_a2_0[6] & (X1_adr_mux_o_2_iv_0 # !Y1_un1_adr_mux_i_0_a5_i_o2 # !Y1_un43_s_adr_combout[6]);


--X1_un1_un781_s_instr_category_1_0_a6_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_0_4 = !Y1_command_o_3 & Y1_command_o_2 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0;


--X1_un8929_s_instr_category_0_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3_1
--operation mode is normal

X1_un8929_s_instr_category_0_a3_1 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (X1_un8929_s_instr_category_0_a3_1_a & !Y1_state_o_3 # !X1_un8929_s_instr_category_0_a3_1_a & !E1_prog_data_o_4 & Y1_state_o_3);


--X1_un1_s_intblock_77 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_77
--operation mode is normal

X1_un1_s_intblock_77 = !X1_un4_s_intblock_0 & (X1_un1_un6645_s_instr_category_2_0_a2 # X1_un1_un6645_s_instr_category_1_0_a2 # !X1_un1_s_intblock_77_a);


--X1_data_mux_o_2_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[2]
--operation mode is normal

X1_data_mux_o_2_iv_2_a[2] = X1_un1_un3334_s_instr_category_0 & !X1_un3334_s_instr_category_0_a3 & !X1_un8929_s_instr_category_0_a3 & !X1_un4394_s_instr_category_0_a3_0_a2;


--X1_data_mux_o_2_iv_1_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1_Z[2]
--operation mode is normal

X1_data_mux_o_2_iv_1_Z[2] = !X1_data_mux_o_2_iv_1_a[2] & (X1_un1_un4253_s_instr_category # !X1_un4_s_intblock_0_0 # !Y1_state_o_2);


--X1_data_mux_o_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1[1]
--operation mode is normal

X1_data_mux_o_1[1] = !X1_data_mux_o_1_a[1] & (!X1_N_832_i_i_0 # !X1_un1_un781_s_instr_category_1_0_a2_2_0) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_34_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0
--operation mode is normal

X1_un1_state_i_34_0 = X1_un1_state_i_34_0_0 & (!X1_un1_state_i_34_0_a2_0_0_0 & !X1_un1_state_i_34_0_a2_2_0 # !X1_un4_s_intblock_0_0);


--Y1_command_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_4
--operation mode is normal

Y1_command_o_4 = Y1_s_ir_4 & (E1_prog_data_o_4 # !Y1_state_o_3) # !Y1_s_ir_4 & E1_prog_data_o_4 & Y1_state_o_3;


--X1_data_mux_o_1_iv_0_o2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_o2[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_o2[3] = Y1_state_o_2 & !X1_data_mux_o_1_iv_0_a2_10[3] & (!X1_data_mux_o_1_iv_0_o2_a[3] # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2) # !Y1_state_o_2 & (!X1_data_mux_o_1_iv_0_o2_a[3] # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2);


--X1_un4_s_intblock_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4_s_intblock_0
--operation mode is normal

X1_un4_s_intblock_0 = !Y1_intblock_o & (Y1_intpre2_o # Y1_state_o_3 & !Y1_intpre_o_1_0);


--X1_un1_s_intblock_88 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88
--operation mode is normal

X1_un1_s_intblock_88 = X1_un1_s_intblock_88_0 & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_1);


--Y1_s_help_11_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[0]
--operation mode is normal

Y1_s_help_11_a[0] = Y1_acc_0 & !Y1_s_reg_data_u_0 & X1_help_en_o_1_iv_2 # !Y1_acc_0 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_0);


--Y1_s_help_11_sn_m7_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_sn_m7_i
--operation mode is normal

Y1_s_help_11_sn_m7_i = !X1_un1_s_intblock_12 & (X1_help_en_o_1_iv_0_0 # X1_help_en_o_1_iv_0 # !X1_help_en_o_1_iv_1);


--Y1_s_help_11_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[0]
--operation mode is normal

Y1_s_help_11_3[0] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_0 # !Y1_s_help_11_sn_m4_0_a3 & (!U1_result_a_o_iv_0_0_0 # !Y1_s_help32_2);


--Y1_s_help32_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help32_i
--operation mode is normal

Y1_s_help32_i = !Y1_s_help32_2 # !X1_help_en_o_1_iv_0 # !X1_help_en_o_1_iv_0_0;


--X1_pc_inc_en_o_1_iv_i_i_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_1 = X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_o2[3] # !X1_un4_s_intblock_0_0) # !X1_un4_s_intblock_0 & X1_pc_inc_en_o_1_iv_i_i_a[2] & (X1_data_mux_o_1_iv_0_o2[3] # !X1_un4_s_intblock_0_0);


--Y1_pc_comb_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[0]
--operation mode is normal

Y1_pc_comb_6[0] = Y1_pc_comb_3[0] & (X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_6_a[0]) # !Y1_pc_comb_3[0] & !X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_6_a[0];


--Y1_pc_comb_11_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[0]
--operation mode is normal

Y1_pc_comb_11_a[0] = Y1_pc[0] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[0] # !Y1_pc[0] & (!Y1_pc_comb_9[0] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_acc_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|acc_0
--operation mode is normal

Y1_acc_0_lut_out = Y1_un1_regs_wr_en_i_5_0_1 & (Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_data_14_0_0 # !Y1_un1_regs_wr_en_i_5_0_a2_2 & Y1_s_bdata_12_0) # !Y1_un1_regs_wr_en_i_5_0_1 & Y1_s_data_14_0_0;
Y1_acc_0 = DFFEA(Y1_acc_0_lut_out, L1__clk0, reset_n, , Y1_N_2971_i, , );


--Y1_s_data_12_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[0]
--operation mode is normal

Y1_s_data_12_0_a[0] = X1_data_mux_o_2_iv_0 & !Y1_pc[0] & !X1_data_mux_o_1_iv_0_0 # !X1_data_mux_o_2_iv_0 & (X1_data_mux_o_1_iv_0_0 # !CB2L1);


--Y1_s_help16[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[0]
--operation mode is normal

Y1_s_help16[0]_lut_out = Y1_pc[0] $ (X1_un1_state_i_34_0_a2_2_0 # I_203_0 & !X1_un4_s_intblock_0);
Y1_s_help16[0] = DFFEA(Y1_s_help16[0]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[0]
--operation mode is normal

Y1_s_data_5_0_c[0] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_0 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[8] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_11_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_8
--operation mode is normal

Y1_pc_comb_11_8 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[8] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[8];

--Y1_pc[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[8]
--operation mode is normal

Y1_pc[8] = DFFEA(Y1_pc_comb_11_8, L1__clk0, reset_n, , , , );


--U1_cy_o_0_iv_0_a2_4_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_0
--operation mode is normal

U1_cy_o_0_iv_0_a2_4_0 = X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_2_iv_i_i_0 & U1_cy_o_0_iv_0_a2_4_a[0] & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_result_a_o_iv_0_0_a2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_0[0]
--operation mode is normal

U1_result_a_o_iv_0_0_a2_0[0] = !U1_ov_o_iv_0_o2 & V1_un3_v_result_add1;


--U1_result_a_o_iv_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[0]
--operation mode is normal

U1_result_a_o_iv_0_0_a[0] = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_0 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--X1_un1_s_intblock_85_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0
--operation mode is normal

X1_un1_s_intblock_85_0 = Y1_state_o_i_0 & X1_un1_s_intblock_85_0_a & (!X1_un1_s_intblock_85_0_a2_0_2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !Y1_state_o_i_0 & (!X1_un1_s_intblock_85_0_a2_0_2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--X1_un1_state_i_219 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_219
--operation mode is normal

X1_un1_state_i_219 = X1_un4_s_intblock_0_0 & (Y1_command_o_3 & X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un9339_s_instr_category_2_0_o2_8);


--X1_un1_un15_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category
--operation mode is normal

X1_un1_un15_s_instr_category = X1_un1_un15_s_instr_category_a & (Y1_command_o_6 # !X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3]) # !X1_N_2438_i_i_o2;


--X1_un1_un190_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un190_s_instr_category_1
--operation mode is normal

X1_un1_un190_s_instr_category_1 = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & X1_un1_un190_s_instr_category_1_a & !X1_N_2446_i_i_o2 # !X1_N_2438_i_i_o2;


--X1_regs_wr_en_o_1_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_1_0[1]
--operation mode is normal

X1_regs_wr_en_o_1_0[1] = !X1_un1_state_i_45 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un4_s_intblock_0_0 # !X1_un8929_s_instr_category_0_a3_1);


--X1_un1_state_i_52_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0
--operation mode is normal

X1_un1_state_i_52_0 = X1_un1_state_i_52_0_1 & (!X1_un4_s_intblock_0_0 # !X1_un1_state_i_52_0_a2_1_0_0_0 # !X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3]);


--X1_regs_wr_en_o_3_iv_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_7[1] = !X1_un1_state_i_9_m_3_0_a2 & X1_regs_wr_en_o_3_iv_1_Z[1] & (X1_regs_wr_en_o_3_iv_7_a[1] # !X1_un4_s_intblock_0_0);


--X1_regs_wr_en_o_3_iv_8[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_8[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_8[1] = !X1_un1_state_i_209_0_a2 & X1_regs_wr_en_o_3_iv_6[1] & (!X1_un4_s_intblock_0_0 # !X1_un1_state_i_115_0_a2_0);


--X1_regs_wr_en_o_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_0[1]
--operation mode is normal

X1_regs_wr_en_o_0[1] = X1_un1_state_i_51_0 & !X1_un1_state_i_53 & (X1_un1_un161_s_instr_category_1_0 # !X1_un4_s_intblock_0_0);


--X1_N_2438_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2438_i_i_o2
--operation mode is normal

X1_N_2438_i_i_o2 = Y1_command_o_2 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_N_2413_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2413_i_i_o2
--operation mode is normal

X1_N_2413_i_i_o2 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2;


--X1_un1_s_intblock_111_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_6
--operation mode is normal

X1_un1_s_intblock_111_6 = !X1_un1_state_i_5_0_a2 & X1_un1_s_intblock_111_6_a & !X1_un1_state_i_220_0_a3 # !X1_un4_s_intblock_0;


--X1_un1_s_intblock_111_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_0
--operation mode is normal

X1_un1_s_intblock_111_5_0 = X1_un1_s_intblock_111_5_i & (!X1_un1_state_i_224_0_a3 & X1_un1_s_intblock_111_5_0_a # !X1_un4_s_intblock_0);


--U1_result_a_o_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_5
--operation mode is normal

U1_result_a_o_iv_0_0_5 = !U1_result_a_o_iv_0_0_a2_1[5] & !U1_result_a_o_iv_0_0_a[5] & (U1_ov_o_iv_0_o2 # !W1_v_result_1_0);


--U1_result_a_o_iv_0_0_a2_1_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1_4
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1_4 = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum2 $ (!R1_un17_v_tmpda_sum1 & !R1_un33_v_cy));


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_a4_0
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 = !U1_ov_o_iv_0_o2 & (U1_opb_o_0_iv_0_0_5 $ U1_opa_o_1_0_2 $ !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a);


--U1_result_a_o_iv_0_0_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_0
--operation mode is normal

U1_result_a_o_iv_0_0_1_0 = U1_result_a_o_iv_0_0_0_Z[4] & (U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_4_m2_0_a2_0 & !d_m6_0_a3);


--X1_un131_state_0_a2_4_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4_2_a
--operation mode is normal

X1_un131_state_0_a2_4_2_a = !U1_cy_o_0_iv_0_o2_0_0 & (U1_result_a_o_iv_0_0_3_m5_0_m3 # U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4) # !U1_result_a_o_iv_0_0_3_m5_0_a2_0;


--U1_result_a_o_iv_0_0_1_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2 = U1_result_a_o_iv_0_0_1_m5_0_a2_0 & (!T1_result_o_sn_m13 & !T1_result_o_sn_m5 # !U1_result_a_o_iv_0_0_1_m5_0_a2_a);


--U1_result_a_o_iv_0_0_2_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_2_m5_0_a2
--operation mode is normal

U1_result_a_o_iv_0_0_2_m5_0_a2 = !U1_result_a_o_iv_0_0_a2_1[2] & !U1_result_a_o_iv_0_0_2_m5_0_a2_a & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_2_m3_0_m2);


--U1_result_a_o_iv_0_0_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_7
--operation mode is normal

U1_result_a_o_iv_0_0_7 = !U1_result_a_o_iv_0_0_a2_1[7] & !U1_result_a_o_iv_0_0_a[7] & (U1_ov_o_iv_0_o2 # !W1_v_lresult_1_0);


--Y1_command_o_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_7
--operation mode is normal

Y1_command_o_7 = Y1_s_ir_7 & (E1_prog_data_o_7 # !Y1_state_o_3) # !Y1_s_ir_7 & E1_prog_data_o_7 & Y1_state_o_3;


--X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0
--operation mode is normal

X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 = Y1_command_o_1 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_un15_s_instr_category_2_0_a4_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_3_0
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_3_0 = !Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_un145_state_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un145_state_0_a2
--operation mode is normal

X1_un145_state_0_a2 = !Y1_s_help_3 & !Y1_s_help_2 & X1_un145_state_0_a2_2 & X1_un145_state_0_a2_a;


--X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_2_iv_0_0_a2_1_2_a[2]
--operation mode is normal

X1_bdata_mux_o_2_iv_0_0_a2_1_2_a[2] = Y1_command_o_2 & !Y1_command_o_0 # !X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_intpre2_o is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre2_o
--operation mode is normal

Y1_intpre2_o_lut_out = Y1_state_o_3;
Y1_intpre2_o = DFFEA(Y1_intpre2_o_lut_out, L1__clk0, reset_n, , X1_intpre2_en_o_i_i_i, , );


--Y1_state_o_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_i_0
--operation mode is normal

Y1_state_o_i_0_lut_out = VCC;
Y1_state_o_i_0 = DFFEA(Y1_state_o_i_0_lut_out, L1__clk0, reset_n, , , , );


--X1_un6_s_intblock_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un6_s_intblock_0
--operation mode is normal

X1_un6_s_intblock_0 = !Y1_intblock_o & (Y1_intpre2_o # Y1_state_o_3);


--Y1_intpre_o_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0
--operation mode is normal

Y1_intpre_o_1_0 = !Y1_intpre_o_1_0_a2 & (!Y1_intpre_o_1_0_a2_0_0 # !Y1_tcon_0_3 # !Y1_ie_2);


--Y1_s_ir_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_6
--operation mode is normal

Y1_s_ir_6_lut_out = E1_prog_data_o_6;
Y1_s_ir_6 = DFFEA(Y1_s_ir_6_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--E1_prog_data_o_6 is mc8051_datamux:i_mc8051_datamux|prog_data_o_6
--operation mode is normal

E1_prog_data_o_6_lut_out = CB3L7 & (CB1L7 # C1_rom_en_o_0_a2) # !CB3L7 & CB1L7 & !C1_rom_en_o_0_a2;
E1_prog_data_o_6 = DFFEA(E1_prog_data_o_6_lut_out, !L1__clk0, VCC, , , , );


--Y1_state_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_3
--operation mode is normal

Y1_state_o_3_lut_out = X1_s_nextstate_iv_0_0 & (X1_un1_state_i_219 # !X1_un1_state_i_227_0_0_8 # !X1_state_i_m_0_0);
Y1_state_o_3 = DFFEA(Y1_state_o_3_lut_out, L1__clk0, reset_n, , , , );


--Y1_command_o_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_5
--operation mode is normal

Y1_command_o_5 = Y1_s_ir_5 & (E1_prog_data_o_5 # !Y1_state_o_3) # !Y1_s_ir_5 & E1_prog_data_o_5 & Y1_state_o_3;


--Y1_s_ir_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_7
--operation mode is normal

Y1_s_ir_7_lut_out = E1_prog_data_o_7;
Y1_s_ir_7 = DFFEA(Y1_s_ir_7_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--E1_prog_data_o_7 is mc8051_datamux:i_mc8051_datamux|prog_data_o_7
--operation mode is normal

E1_prog_data_o_7_lut_out = CB3L8 & (CB1L8 # C1_rom_en_o_0_a2) # !CB3L8 & CB1L8 & !C1_rom_en_o_0_a2;
E1_prog_data_o_7 = DFFEA(E1_prog_data_o_7_lut_out, !L1__clk0, VCC, , , , );


--Y1_command_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_2
--operation mode is normal

Y1_command_o_2 = Y1_s_ir_2 & (E1_prog_data_o_2 # !Y1_state_o_3) # !Y1_s_ir_2 & E1_prog_data_o_2 & Y1_state_o_3;


--Y1_command_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_0
--operation mode is normal

Y1_command_o_0 = Y1_s_ir_0 & (E1_prog_data_o_0 # !Y1_state_o_3) # !Y1_s_ir_0 & E1_prog_data_o_0 & Y1_state_o_3;


--X1_bdata_mux_o_1_iv_0_a2_1_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1_0_0[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1_0_0[3] = !X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] & !Y1_command_o_0 & X1_N_2399_i_i_o2 & X1_un4_s_intblock_0_0;


--X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] = !Y1_command_o_2 & !Y1_command_o_6 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_bdata_mux_o_1_iv_0_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2[3] = !X1_bdata_mux_o_1_iv_0_a2_a[3] & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & X1_un4_s_intblock_0_0;


--X1_bdata_mux_o_1_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0[3] = !Y1_command_o_7 & X1_bdata_mux_o_1_iv_0_a2_0_a[3] & X1_adrx_mux_o_0_a2_0_a3_1_i[1] & X1_un4_s_intblock_0_0;


--Y1_bit_data_o_u_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_u_a
--operation mode is normal

Y1_bit_data_o_u_a = !Y1_un52_s_preadr & (Y1_s_preadr[3] # !Y1_s_preadr[4] & !Y1_s_preadr[5]);


--Y1_bit_data_o_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_11
--operation mode is normal

Y1_bit_data_o_11 = !Y1_s_preadr[6] & (Y1_s_preadr[5] & Y1_bit_data_o_5 # !Y1_s_preadr[5] & !Y1_bit_data_o_11_a);


--Y1_bit_data_o_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_10
--operation mode is normal

Y1_bit_data_o_10 = Y1_s_preadr[7] & (Y1_bit_data_o_10_a & Y1_bit_data_o_7 # !Y1_bit_data_o_10_a & Y1_bit_data_o_8) # !Y1_s_preadr[7] & Y1_bit_data_o_8;


--X1_bdata_mux_o_1_iv_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a[1]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a[1] = !X1_bdata_mux_o_1_iv_0_0_a2_0_0 & !X1_bdata_mux_o_1_iv_0_0_a2_0 & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--Y1_cy_o_iv_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|cy_o_iv_0[1]
--operation mode is normal

Y1_cy_o_iv_0[1] = U1_cy_o_iv_0_a2_0 # U1_cy_o_0_iv_0_a2_4_0 & !R1_un33_v_cy # !U1_cy_o_iv_0_a_0;

--Y1_s_helpb is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_helpb
--operation mode is normal

Y1_s_helpb = DFFEA(Y1_cy_o_iv_0[1], L1__clk0, reset_n, , X1_state_i_m_4_0, , );


--Y1_psw_o_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_7
--operation mode is normal

Y1_psw_o_7_lut_out = !Y1_un1_psw_o_m_d_c[7] & Y1_un1_psw_o_m_d_0_2[7] & !Y1_un1_psw_o_m_c[7] & !Y1_un1_psw_o_m_d_d[7];
Y1_psw_o_7 = DFFEA(Y1_psw_o_7_lut_out, L1__clk0, reset_n, , , , );


--X1_bdata_mux_o_1_iv_0_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_d0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_d0 = X1_bdata_mux_o_1_iv_0_a[0] & (X1_un131_state_0_a2_4_2 & X1_un131_state_0_a2_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_bdata_mux_o_1_iv_0_0_a2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0_a[1]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0_a[1] = Y1_command_o_7 & !Y1_command_o_0 & X1_N_2453_i_i_o2;


--X1_bdata_mux_o_1_iv_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_0
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_0 = X1_data_mux_o_1_iv_0_a2_8[3] & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & !X1_bdata_mux_o_1_iv_0_0_a2_a[1] & X1_un4_s_intblock_0_0;


--X1_un131_state_0_a2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_0_a2_4
--operation mode is normal

X1_un131_state_0_a2_4 = U1_result_a_o_iv_0_0_5 & X1_un131_state_0_a2_4_2;


--Y1_s_bdata_6_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_6_0_a
--operation mode is normal

Y1_s_bdata_6_0_a = Y1_psw_o_7 & X1_bdata_mux_o_1_iv_0_3 & !Y1_bit_data_o_u # !Y1_psw_o_7 & !X1_bdata_mux_o_1_iv_0_3 & Y1_bit_data_o_u;


--Y1_state_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0
--operation mode is normal

Y1_state_o_0_lut_out = Y1_state_o_1 & !X1_un1_s_intblock_85_0;
Y1_state_o_0 = DFFEA(Y1_state_o_0_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_s_intblock_81 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_81
--operation mode is normal

X1_un1_s_intblock_81 = X1_un4_s_intblock_0 & !Y1_state_o_1 # !X1_un4_s_intblock_0 & !X1_data_mux_o_1_iv_0_a2_2_1[3] & X1_un1_s_intblock_81_a;


--X1_regs_wr_en_o_3_iv_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_10[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_10[2] = X1_regs_wr_en_o_3_iv_7[2] & (!X1_un1_state_i_45 & X1_un1_state_i_52_0 # !Y1_state_o_1);


--X1_un1_state_i_54 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_54
--operation mode is normal

X1_un1_state_i_54 = X1_un4_s_intblock_0_0 & (X1_un1_state_i_24_i_a2_i_a2_0 # !X1_un1_state_i_54_a # !X1_un1_un1178_s_instr_category_2_0_0);


--X1_regs_wr_en_o_2_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_0[2]
--operation mode is normal

X1_regs_wr_en_o_2_0[2] = X1_un1_state_i_51_0 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un4_s_intblock_0_0 # !X1_un8929_s_instr_category_0_a3_1);


--X1_regs_wr_en_o_3_iv_8[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_8[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_8[2] = X1_regs_wr_en_o_3_iv_3[2] & X1_regs_wr_en_o_3_iv_4[2] & (X1_un4_s_intblock_0 # !X1_un1_un6645_s_instr_category_1_0_a2);


--I_203_0 is I_203_0
--operation mode is normal

I_203_0 = !Y1_command_o_6 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_N_2386_i_i_o2;


--X1_data_mux_o_1_iv_0_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_2[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_2[3] = X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_2_1[3] & (!X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_0);


--X1_s_adr_mux_91_i_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_adr_mux_91_i_a2[3]
--operation mode is normal

X1_s_adr_mux_91_i_a2[3] = !Y1_state_o_1 & !Y1_state_o_2;


--X1_un12926_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12926_s_instr_category_0_a3_0_a2
--operation mode is normal

X1_un12926_s_instr_category_0_a3_0_a2 = X1_data_mux_o_1_iv_0_a2_8[3] & X1_N_2380_i_i_o2 & X1_N_2435_i_i_o2;


--X1_data_mux_o_1_iv_0_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_1[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_1[3] = !X1_data_mux_o_1_iv_0_a2_0[3] & (X1_data_mux_o_1_iv_0_1_a[3] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_regs_wr_en_o_3_iv_0_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_0_Z[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_0_Z[1] = !X1_N_2386_i_i_o2 & !X1_un7186_s_instr_category_i_i_a3_1 # !X1_un1_state_i_133_0_a2_0_a2_1;


--X1_alu_cmd_o_2_iv_0_a4_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_0[5] = X1_un1_un2025_s_instr_category_0_a2_1_0_a2 & X1_N_2399_i_i_o2 & X1_alu_cmd_o_2_iv_0_a4_0_a[5] & !X1_un4_s_intblock_0;


--X1_alu_cmd_o_2_iv_i_i_a2_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_3[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_3[2] = !Y1_command_o_6 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & X1_un4_s_intblock_0_0;


--X1_un1_s_intblock_93_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_93_4_a
--operation mode is normal

X1_un1_s_intblock_93_4_a = !X1_un1_s_intblock_10 & (!Y1_un1_command_o_4 & !X1_un1_state_i_115_0_a2_0 # !X1_un4_s_intblock_0_0);


--X1_alu_cmd_o_2_iv_0_o2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_0[4] = !X1_un9547_s_instr_category_0_a2_0 & (Y1_command_o_7 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i) # !X1_alu_cmd_o_2_iv_0_o2_0_a[4];


--X1_alu_cmd_o_2_iv_0_o2_2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0[4] = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 & (X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] # !X1_N_2380_i_i_o2);


--X1_data_mux_o_2_iv_0_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_Z[0]
--operation mode is normal

X1_data_mux_o_2_iv_0_Z[0] = X1_data_mux_o_2_iv_0_a[0] & (!X1_state_i_m_23_i_5[2] # !Y1_state_o_2) # !X1_un4_s_intblock_0_0;


--X1_data_mux_o_2_iv_0_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_Z[1]
--operation mode is normal

X1_data_mux_o_2_iv_0_Z[1] = X1_data_mux_o_2_iv_0_a[1] & !X1_un4_s_intblock_0_0 & (X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_2_1[3]) # !X1_data_mux_o_2_iv_0_a[1] & (X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_2_1[3]);


--X1_data_mux_o_2_iv_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_4[1]
--operation mode is normal

X1_data_mux_o_2_iv_4[1] = X1_data_mux_o_2_iv_2_Z[1] & (X1_data_mux_o_1[1] # !Y1_state_o_2);


--Y1_pc_comb_11_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_1
--operation mode is normal

Y1_pc_comb_11_1 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[1] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[1];

--Y1_pc[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[1]
--operation mode is normal

Y1_pc[1] = DFFEA(Y1_pc_comb_11_1, L1__clk0, reset_n, , , , );


--Y1_s_data_12_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[1]
--operation mode is normal

Y1_s_data_12_0_a[1] = CB2L2 & !Y1_s_reg_data_u_1 & X1_data_mux_o_2_iv_2 # !CB2L2 & (!X1_data_mux_o_2_iv_2 # !Y1_s_reg_data_u_1);


--Y1_s_data_6_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[1]
--operation mode is normal

Y1_s_data_6_0_a[1] = X1_data_mux_o_1_iv_0_0 & Y1_pc[1] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_1;


--Y1_s_data_5_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[1]
--operation mode is normal

Y1_s_data_5_0[1] = Y1_s_data_5_0_c[1] & (Y1_s_reg_data_u_1 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[1] & Y1_s_help16[1] & X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[9]
--operation mode is normal

Y1_pc_comb_6[9] = Y1_pc_comb_6_a[9] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[9] # !Y1_pc_comb_6_a[9] & (Y1_pc_comb_3[9] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[9]
--operation mode is normal

Y1_pc_comb_11_a[9] = Y1_pc[9] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[9] # !Y1_pc[9] & (!Y1_pc_comb_9[9] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_un1_regs_wr_en_i_5_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_1
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_1 = X1_regs_wr_en_o_3_iv_0 # !X1_regs_wr_en_o_3_iv_1 & (Y1_un1_regs_wr_en_i_5_0_1_a # X1_regs_wr_en_o_2_iv_0);


--Y1_un1_regs_wr_en_i_5_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_a2_2 = Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_un1_regs_wr_en_i_5_0_a2_2_1 & Y1_un92_s_adr_5_i_i_o3;


--Y1_N_3268_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3268_i
--operation mode is normal

Y1_N_3268_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_38_3_i_i_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_un4_pc_plus2_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[2]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[2] = Y1_pc[1] $ Y1_pc[2];

--Y1_un4_pc_plus2_cout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[2]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[2] = CARRY(Y1_pc[1] & Y1_pc[2]);


--Y1_s_data_12_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[2]
--operation mode is normal

Y1_s_data_12_0_a[2] = CB2L3 & !Y1_s_reg_data_u_2 & X1_data_mux_o_2_iv_2 # !CB2L3 & (!X1_data_mux_o_2_iv_2 # !Y1_s_reg_data_u_2);


--Y1_s_data_6_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[2]
--operation mode is normal

Y1_s_data_6_0_a[2] = X1_data_mux_o_1_iv_0_0 & Y1_pc[2] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_2;


--Y1_s_data_5_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[2]
--operation mode is normal

Y1_s_data_5_0[2] = Y1_s_data_5_0_c[2] & (Y1_s_reg_data_u_2 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[2] & Y1_s_help16[2] & X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[10]
--operation mode is normal

Y1_pc_comb_6[10] = Y1_pc_comb_6_a[10] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[10] # !Y1_pc_comb_6_a[10] & (Y1_pc_comb_3[10] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[10]
--operation mode is normal

Y1_pc_comb_11_a[10] = Y1_pc[10] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[10] # !Y1_pc[10] & (!Y1_pc_comb_9[10] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_N_2970_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2970_i
--operation mode is normal

Y1_N_2970_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3447_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_un4_pc_plus2_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[3]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[3]_carry_eqn = Y1_un4_pc_plus2_cout[1];
Y1_un4_pc_plus2_combout[3] = Y1_pc[3] $ Y1_un4_pc_plus2_combout[3]_carry_eqn;

--Y1_un4_pc_plus2_cout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[3]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[3] = CARRY(!Y1_un4_pc_plus2_cout[1] # !Y1_pc[4] # !Y1_pc[3]);


--Y1_s_data_12_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_12_0_a[3]
--operation mode is normal

Y1_s_data_12_0_a[3] = CB2L4 & !Y1_s_reg_data_u_3 & X1_data_mux_o_2_iv_2 # !CB2L4 & (!X1_data_mux_o_2_iv_2 # !Y1_s_reg_data_u_3);


--Y1_s_data_6_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_6_0_a[3]
--operation mode is normal

Y1_s_data_6_0_a[3] = X1_data_mux_o_1_iv_0_0 & Y1_pc[3] & !X1_data_mux_o_2_iv_0 # !X1_data_mux_o_1_iv_0_0 & Y1_s_help_3;


--Y1_s_data_5_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0[3]
--operation mode is normal

Y1_s_data_5_0[3] = Y1_s_data_5_0_c[3] & (Y1_s_reg_data_u_3 # !X1_data_mux_o_2_iv_0) # !Y1_s_data_5_0_c[3] & Y1_s_help16[3] & X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[11]
--operation mode is normal

Y1_pc_comb_6[11] = Y1_pc_comb_6_a[11] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[11] # !Y1_pc_comb_6_a[11] & (Y1_pc_comb_3[11] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[11]
--operation mode is normal

Y1_pc_comb_11_a[11] = Y1_pc[11] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[11] # !Y1_pc[11] & (!Y1_pc_comb_9[11] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_N_3158_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3158_i
--operation mode is normal

Y1_N_3158_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3445_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--U1_result_a_o_iv_0_0_3_m5_0_a2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2 = U1_result_a_o_iv_0_0_3_m5_0_a2_0 & (U1_cy_o_0_iv_0_o2_0_0 # !U1_result_a_o_iv_0_0_3_m5_0_m3);


--X1_data_mux_o_2_iv_5_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_5_0_a[0]
--operation mode is normal

X1_data_mux_o_2_iv_5_0_a[0] = X1_un4_s_intblock_0 & !Y1_state_o_1 # !X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_o2[3] # !Y1_command_o_4);


--X1_data_mux_o_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[0]
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[0] = !X1_data_mux_o_2_iv_2_a[0] & (X1_s_adr_mux_91_i_a2[3] # !X1_un4_s_intblock_0_0 # !Y1_b42);


--X1_data_mux_o_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1[0]
--operation mode is normal

X1_data_mux_o_1[0] = X1_un1_state_i_34_0 & (!X1_un4_s_intblock_0_0 # !X1_N_832_i_i_0 # !X1_un1_un781_s_instr_category_1_0_a2_2_0);


--Y1_s_help_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[4]
--operation mode is normal

Y1_s_help_11_a[4] = Y1_acc_4 & !Y1_s_reg_data_u_4 & X1_help_en_o_1_iv_2 # !Y1_acc_4 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_4);


--Y1_s_help_11_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[4]
--operation mode is normal

Y1_s_help_11_3[4] = Y1_s_help_11_3_a[4] & !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_2[4] # !Y1_s_help_11_3_a[4] & (Y1_s_help_11_sn_m4_0_a3 # Y1_s_help_11_2[4]);


--Y1_s_help16[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[4]
--operation mode is normal

Y1_s_help16[4]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[4] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[4]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[4];
Y1_s_help16[4] = DFFEA(Y1_s_help16[4]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_N_2969_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2969_i
--operation mode is normal

Y1_N_2969_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_N_3453_i_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc_comb_11_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_12
--operation mode is normal

Y1_pc_comb_11_12 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[12] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[12];

--Y1_pc[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[12]
--operation mode is normal

Y1_pc[12] = DFFEA(Y1_pc_comb_11_12, L1__clk0, reset_n, , , , );


--Y1_un4_pc_plus2_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[4]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[4]_carry_eqn = Y1_un4_pc_plus2_cout[2];
Y1_un4_pc_plus2_combout[4] = Y1_pc[4] $ (Y1_pc[3] & Y1_un4_pc_plus2_combout[4]_carry_eqn);

--Y1_un4_pc_plus2_cout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[4]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[4] = CARRY(!Y1_un4_pc_plus2_cout[2] # !Y1_pc[4] # !Y1_pc[3]);


--Y1_pc_comb_11_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_4
--operation mode is normal

Y1_pc_comb_11_4 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[4] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[4];

--Y1_pc[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[4]
--operation mode is normal

Y1_pc[4] = DFFEA(Y1_pc_comb_11_4, L1__clk0, reset_n, , , , );


--Y1_s_data_10_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[4]
--operation mode is normal

Y1_s_data_10_0_c[4] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_4 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[12] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[4]
--operation mode is normal

Y1_s_data_13_0_a[4] = CB2L5 & !Y1_acc_0 & X1_data_mux_o_1_iv_0_0 # !CB2L5 & (!X1_data_mux_o_1_iv_0_0 # !Y1_acc_0);


--Y1_s_help_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[5]
--operation mode is normal

Y1_s_help_11_a[5] = Y1_acc_5 & !Y1_s_reg_data_u_5 & X1_help_en_o_1_iv_2 # !Y1_acc_5 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_5);


--Y1_s_help_11_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[5]
--operation mode is normal

Y1_s_help_11_3[5] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_5 & !X1_help_en_o_1_iv_0_0 # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[5];


--Y1_s_help16[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[5]
--operation mode is normal

Y1_s_help16[5]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[5] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[5]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[5];
Y1_s_help16[5] = DFFEA(Y1_s_help16[5]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_N_3189_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3189_i
--operation mode is normal

Y1_N_3189_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_70_3_0_a3_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc_comb_11_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_13
--operation mode is normal

Y1_pc_comb_11_13 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[13] # !X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[13];

--Y1_pc[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[13]
--operation mode is normal

Y1_pc[13] = DFFEA(Y1_pc_comb_11_13, L1__clk0, reset_n, , , , );


--Y1_un4_pc_plus2_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[5]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[5]_carry_eqn = Y1_un4_pc_plus2_cout[3];
Y1_un4_pc_plus2_combout[5] = Y1_pc[5] $ !Y1_un4_pc_plus2_combout[5]_carry_eqn;

--Y1_un4_pc_plus2_cout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[5]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[5] = CARRY(Y1_pc[5] & Y1_pc[6] & !Y1_un4_pc_plus2_cout[3]);


--Y1_pc_comb_11_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_5
--operation mode is normal

Y1_pc_comb_11_5 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[5] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[5];

--Y1_pc[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[5]
--operation mode is normal

Y1_pc[5] = DFFEA(Y1_pc_comb_11_5, L1__clk0, reset_n, , , , );


--Y1_s_data_10_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[5]
--operation mode is normal

Y1_s_data_10_0_c[5] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_5 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[13] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[5]
--operation mode is normal

Y1_s_data_13_0_a[5] = CB2L6 & !Y1_acc_1 & X1_data_mux_o_1_iv_0_0 # !CB2L6 & (!X1_data_mux_o_1_iv_0_0 # !Y1_acc_1);


--Y1_s_help_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[6]
--operation mode is normal

Y1_s_help_11_a[6] = Y1_acc_6 & !Y1_s_reg_data_u_6 & X1_help_en_o_1_iv_2 # !Y1_acc_6 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_6);


--Y1_s_help_11_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[6]
--operation mode is normal

Y1_s_help_11_3[6] = Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[6] # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i;


--Y1_s_help16[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[6]
--operation mode is normal

Y1_s_help16[6]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[6] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[6]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[6];
Y1_s_help16[6] = DFFEA(Y1_s_help16[6]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_reg_data_u_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_6
--operation mode is normal

Y1_s_reg_data_u_6 = Y1_s_reg_data_sn_m37_1 & !Y1_s_reg_data_u_a[6] # !Y1_s_reg_data_sn_m37_1 & Y1_s_reg_data_30[6];


--Y1_N_2968_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2968_i
--operation mode is normal

Y1_N_2968_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_58_3_0_a3_0_a2 # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc_comb_11_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_14
--operation mode is normal

Y1_pc_comb_11_14 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[14] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[14];

--Y1_pc[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[14]
--operation mode is normal

Y1_pc[14] = DFFEA(Y1_pc_comb_11_14, L1__clk0, reset_n, , , , );


--Y1_un4_pc_plus2_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[6]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[6]_carry_eqn = Y1_un4_pc_plus2_cout[4];
Y1_un4_pc_plus2_combout[6] = Y1_pc[6] $ (Y1_pc[5] & !Y1_un4_pc_plus2_combout[6]_carry_eqn);

--Y1_un4_pc_plus2_cout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[6]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[6] = CARRY(Y1_pc[5] & Y1_pc[6] & !Y1_un4_pc_plus2_cout[4]);


--Y1_pc_comb_11_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_6
--operation mode is normal

Y1_pc_comb_11_6 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[6] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[6];

--Y1_pc[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[6]
--operation mode is normal

Y1_pc[6] = DFFEA(Y1_pc_comb_11_6, L1__clk0, reset_n, , , , );


--Y1_s_data_10_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[6]
--operation mode is normal

Y1_s_data_10_0_c[6] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_6 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[14] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[6]
--operation mode is normal

Y1_s_data_13_0_a[6] = CB2L7 & !Y1_acc_2 & X1_data_mux_o_1_iv_0_0 # !CB2L7 & (!X1_data_mux_o_1_iv_0_0 # !Y1_acc_2);


--U1_result_a_o_iv_0_0_6_m6_i_m6_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i = !U1_result_a_o_iv_0_0_a2_1_4 & !U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0 & (U1_cy_o_0_iv_0_o2_0_0 # !U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4);


--Y1_s_help_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[7]
--operation mode is normal

Y1_s_help_11_a[7] = Y1_acc_7 & X1_help_en_o_1_iv_2 & !Y1_s_reg_data_u_7 # !Y1_acc_7 & (!Y1_s_reg_data_u_7 # !X1_help_en_o_1_iv_2);


--Y1_s_help_11_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[7]
--operation mode is normal

Y1_s_help_11_3[7] = Y1_s_help_11_sn_m4_0_a3 & Y1_s_help_11_3_a[7] # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_7;


--Y1_s_help16[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[7]
--operation mode is normal

Y1_s_help16[7]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[7] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[7]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[7];
Y1_s_help16[7] = DFFEA(Y1_s_help16[7]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_reg_data_u_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_7
--operation mode is normal

Y1_s_reg_data_u_7 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_7 & Y1_s_reg_data_u_a[7] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[7];


--Y1_N_2967_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2967_i
--operation mode is normal

Y1_N_2967_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_un1_s_adr_17 & Y1_un1_gprbit_1528_42_3_i # !Y1_un1_regs_wr_en_i_5_0_1;


--Y1_pc_comb_11_15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_15
--operation mode is normal

Y1_pc_comb_11_15 = X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_6[15] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[15];

--Y1_pc[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[15]
--operation mode is normal

Y1_pc[15] = DFFEA(Y1_pc_comb_11_15, L1__clk0, reset_n, , , , );


--Y1_un4_pc_plus2_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[7]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[7]_carry_eqn = Y1_un4_pc_plus2_cout[5];
Y1_un4_pc_plus2_combout[7] = Y1_pc[7] $ Y1_un4_pc_plus2_combout[7]_carry_eqn;

--Y1_un4_pc_plus2_cout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[7]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[7] = CARRY(!Y1_un4_pc_plus2_cout[5] # !Y1_pc[8] # !Y1_pc[7]);


--Y1_pc_comb_11_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_7
--operation mode is normal

Y1_pc_comb_11_7 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[7] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[7];

--Y1_pc[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[7]
--operation mode is normal

Y1_pc[7] = DFFEA(Y1_pc_comb_11_7, L1__clk0, reset_n, , , , );


--Y1_s_data_10_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_10_0_c[7]
--operation mode is normal

Y1_s_data_10_0_c[7] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_7 # X1_data_mux_o_2_iv_2) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[15] & !X1_data_mux_o_2_iv_2;


--Y1_s_data_13_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_13_0_a[7]
--operation mode is normal

Y1_s_data_13_0_a[7] = CB2L8 & !Y1_acc_3 & X1_data_mux_o_1_iv_0_0 # !CB2L8 & (!X1_data_mux_o_1_iv_0_0 # !Y1_acc_3);


--I_266_a is I_266_a
--operation mode is normal

I_266_a = Y1_sbuf_0_1 & !M1_s_tran_sh_2 & I_413 # !Y1_sbuf_0_1 & (!I_413 # !M1_s_tran_sh_2);


--I_256 is I_256
--operation mode is normal

I_256 = Y1_scon_0_6 & (I_405 & I_256_a # !I_405 & !Y1_sbuf_0_1) # !Y1_scon_0_6 & I_256_a;


--I_211 is I_211
--operation mode is normal

I_211 = M1_s_tran_state_3 $ (!M1_s_tran_state_2 & !M1_s_tran_state_0 & !M1_s_tran_state_1);


--M1_s_txpre_count[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[4]
--operation mode is arithmetic

M1_s_txpre_count[4]_carry_eqn = M1_s_txpre_count_cout[3];
M1_s_txpre_count[4]_lut_out = M1_s_txpre_count[4] $ !M1_s_txpre_count[4]_carry_eqn;
M1_s_txpre_count[4]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[4]_lut_out);
M1_s_txpre_count[4] = DFFEA(M1_s_txpre_count[4]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_txpre_count_cout[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count_cout[4]
--operation mode is arithmetic

M1_s_txpre_count_cout[4] = CARRY(M1_s_txpre_count[4] & !M1_s_txpre_count_cout[3]);


--M1_v_txstep_45_iv_i_o3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_o3_0[0]
--operation mode is normal

M1_v_txstep_45_iv_i_o3_0[0] = !M1_s_txpre_count[5] & !Y1_s_smodreg_0;


--M1_un1_un22_s_mode_51_i_a3_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3_2
--operation mode is normal

M1_un1_un22_s_mode_51_i_a3_2 = Y1_scon_0_7 & !Y1_scon_0_6;


--M1_un1_un22_s_mode_42_0_o2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_42_0_o2_a
--operation mode is normal

M1_un1_un22_s_mode_42_0_o2_a = Y1_scon_0_6 & !M1_s_txm13_ff1 & M1_s_txm13_ff0 # !Y1_scon_0_6 & M1_un1_un22_s_mode_4_i_o3;


--M1_v_txstep_45_iv_i_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_2[0]
--operation mode is normal

M1_v_txstep_45_iv_i_2[0] = !M1_v_txstep_45_iv_i_a2_1[0] & (M1_s_tran_state_2 # !M1_v_txstep_45_iv_i_2_a[0] # !M1_s_tran_state_3);


--M1_v_txstep_45_iv_i_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_1[0]
--operation mode is normal

M1_v_txstep_45_iv_i_1[0] = !Y1_scon_0_7 & (M1_s_trans # !M1_s_tran_state_3) # !M1_v_txstep_45_iv_i_1_a[0];


--M1_v_txstep_45_iv_i_4[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_4[0]
--operation mode is normal

M1_v_txstep_45_iv_i_4[0] = Y1_scon_0_6 & M1_s_txm13_ff0 & M1_v_txstep_45_iv_i_4_a[0] # !Y1_scon_0_6 & M1_un1_un22_s_mode_4_i_o3 & !M1_v_txstep_45_iv_i_4_a[0];


--M1_un1_un22_s_mode_28_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_0
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_0 = M1_un1_un22_s_mode_28_0_a3_0_a & Y1_scon_0_6 & (M1_s_tran_state_1 $ !Y1_scon_0_7);


--M1_un1_un22_s_mode_28_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3 = !M1_s_tran_state_0 & !Y1_scon_0_6 & M1_un1_un22_s_mode_28_0_a3_a & M1_un1_un22_s_mode_4_i_o3;


--M1_un1_un22_s_mode_48_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0
--operation mode is normal

M1_un1_un22_s_mode_48_0 = !M1_un1_un22_s_mode_48_0_a2_1 & M1_un1_un22_s_mode_48_0_2 & M1_un1_un22_s_mode_48_0_1 & M1_un1_un22_s_mode_42_0_o2;


--M1_un1_scon_i_7_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_scon_i_7_i_0
--operation mode is normal

M1_un1_scon_i_7_i_0 = M1_s_ff0 & !Y1_s_tf1_h2_0 # !Y1_scon_0_6;


--M1_s_recv_state[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[2]
--operation mode is normal

M1_s_recv_state[2]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[2] $ (M1_s_recv_state[1] & !M1_s_recv_state_2_0_a2_a[2]));
M1_s_recv_state[2] = DFFEA(M1_s_recv_state[2]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_state[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[0]
--operation mode is normal

M1_s_recv_state[0]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[0] $ (M1_v_rxstep_62_0_iv_0_a2[0] # M1_v_rxstep_62_0_iv_0_m2[0]));
M1_s_recv_state[0] = DFFEA(M1_s_recv_state[0]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_state[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[3]
--operation mode is normal

M1_s_recv_state[3]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[3] $ (M1_s_recv_state[2] & !M1_s_recv_state_2_0_a2_a[3]));
M1_s_recv_state[3] = DFFEA(M1_s_recv_state[3]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_state[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state[1]
--operation mode is normal

M1_s_recv_state[1]_lut_out = M1_s_recv_state_2_0_o3[0] & (M1_s_recv_state[1] $ (M1_s_recv_state[0] & M1_v_rxstep_62_0_iv_0_m2[0]));
M1_s_recv_state[1] = DFFEA(M1_s_recv_state[1]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_txdm0_42_iv_0_o3_0_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txdm0_42_iv_0_o3_0_0_a
--operation mode is normal

M1_s_txdm0_42_iv_0_o3_0_0_a = !M1_s_tran_state_2 & M1_s_tran_state_3 & !M1_s_tran_state_0;


--Y1_G_369_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_369_0_a
--operation mode is normal

Y1_G_369_0_a = !Y1_s_adr_1_iv_0_0 # !Y1_s_adr_1_iv_i_0 # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_s_reg_data_sn_m37_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m37_1
--operation mode is normal

Y1_s_reg_data_sn_m37_1 = Y1_s_preadr[7] & (Y1_s_preadr[3] & Y1_s_reg_data_sn_m37_1_a # !Y1_s_preadr[3] & Y1_s_reg_data_sn_b11_0_a5_0_3) # !Y1_s_preadr[7] & !Y1_s_reg_data_sn_m37_1_a;


--Y1_s_reg_data_30[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[4]
--operation mode is normal

Y1_s_reg_data_30[4] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[4] # !Y1_s_reg_data_sn_m29 & !Y1_s_reg_data_30_a[4] & Y1_s_reg_data_sn_m23_1;


--Y1_s_reg_data_u_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[4]
--operation mode is normal

Y1_s_reg_data_u_a[4] = Y1_s_preadr[7] & (Y1_s_preadr[3] & !Y1_s_reg_data_21[4] # !Y1_s_preadr[3] & !Y1_s_reg_data_18[4]) # !Y1_s_preadr[7] & !Y1_s_reg_data_21[4];


--X1_adr_mux_o_3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_3_i[2]
--operation mode is normal

X1_adr_mux_o_3_i[2] = X1_adr_mux_o_2_iv_3_1[0] & X1_adr_mux_o_2_iv_3_a[0] & (!X1_un4_s_intblock_0 # !Y1_state_o_0);


--X1_un1_s_intblock_92 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92
--operation mode is normal

X1_un1_s_intblock_92 = X1_un1_s_intblock_92_4 & X1_un1_s_intblock_92_1 & (X1_un4_s_intblock_0 # X1_un1_s_intblock_92_a);


--X1_adr_mux_o_2_iv_1_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[2]
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[2] = !X1_un10_s_intblock_m_2 & !X1_state_i_m_4[3] & (X1_un100_s_intblock # !X1_un1_state_i_45);


--X1_adr_mux_o_2_iv_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_a[2]
--operation mode is normal

X1_adr_mux_o_2_iv_a[2] = !X1_un1_s_intblock_107 & X1_un1_s_intblock_87 & X1_adr_mux_o_2_iv_5[2] & !X1_state_i_m_3[3];


--X1_adr_mux_o_2_iv_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_9[1]
--operation mode is normal

X1_adr_mux_o_2_iv_9[1] = X1_adr_mux_o_2_iv_6[1] & X1_adr_mux_o_2_iv_5[1] & X1_adr_mux_o_2_iv_7[1];


--X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_1_c_0[1]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_1_c_0[1] = X1_un1_s_intblock_111_5_i & (U1_result_a_o_iv_0_0_5 & X1_un131_state_0_a2_4_2 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--FB1_ram_block1a12 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a12
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a12_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a12_PORT_A_address_reg = DFFE(FB1_ram_block1a12_PORT_A_address, FB1_ram_block1a12_clock_0, , , FB1_ram_block1a12_clock_enable_0);
FB1_ram_block1a12_clock_0 = L1__clk0;
FB1_ram_block1a12_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a12_PORT_A_data_out = MEMORY(, , FB1_ram_block1a12_PORT_A_address_reg, , , , , , FB1_ram_block1a12_clock_0, , FB1_ram_block1a12_clock_enable_0, , , );
FB1_ram_block1a12 = FB1_ram_block1a12_PORT_A_data_out[0];


--FB1_ram_block1a4 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a4
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a4_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a4_PORT_A_address_reg = DFFE(FB1_ram_block1a4_PORT_A_address, FB1_ram_block1a4_clock_0, , , FB1_ram_block1a4_clock_enable_0);
FB1_ram_block1a4_clock_0 = L1__clk0;
FB1_ram_block1a4_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a4_PORT_A_data_out = MEMORY(, , FB1_ram_block1a4_PORT_A_address_reg, , , , , , FB1_ram_block1a4_clock_0, , FB1_ram_block1a4_clock_enable_0, , , );
FB1_ram_block1a4 = FB1_ram_block1a4_PORT_A_data_out[0];


--FB1_address_reg_a[0] is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|address_reg_a[0]
--operation mode is normal

FB1_address_reg_a[0]_lut_out = Y1_pc_comb_11_12;
FB1_address_reg_a[0] = DFFEA(FB1_address_reg_a[0]_lut_out, L1__clk0, VCC, , C1_rom_en_o_0_a2, , );


--CB3L5 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result210w~10
--operation mode is normal

CB3L5 = FB1_ram_block1a12 & (FB1_ram_block1a4 # FB1_address_reg_a[0]) # !FB1_ram_block1a12 & FB1_ram_block1a4 & !FB1_address_reg_a[0];


--AB1_ram_block1a12 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a12
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a12_PORT_A_data_in = Y1_acc_4;
AB1_ram_block1a12_PORT_A_data_in_reg = DFFE(AB1_ram_block1a12_PORT_A_data_in, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a12_PORT_A_address_reg = DFFE(AB1_ram_block1a12_PORT_A_address, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a12_PORT_B_address_reg = DFFE(AB1_ram_block1a12_PORT_B_address, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a12_PORT_A_write_enable, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_PORT_B_read_enable = VCC;
AB1_ram_block1a12_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a12_PORT_B_read_enable, AB1_ram_block1a12_clock_0, , , AB1_ram_block1a12_clock_enable_0);
AB1_ram_block1a12_clock_0 = L1__clk0;
AB1_ram_block1a12_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a12_PORT_B_data_out = MEMORY(AB1_ram_block1a12_PORT_A_data_in_reg, , AB1_ram_block1a12_PORT_A_address_reg, AB1_ram_block1a12_PORT_B_address_reg, AB1_ram_block1a12_PORT_A_write_enable_reg, AB1_ram_block1a12_PORT_B_read_enable_reg, , , AB1_ram_block1a12_clock_0, , AB1_ram_block1a12_clock_enable_0, , , );
AB1_ram_block1a12 = AB1_ram_block1a12_PORT_B_data_out[0];


--AB1_ram_block1a4 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a4
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a4_PORT_A_data_in = Y1_acc_4;
AB1_ram_block1a4_PORT_A_data_in_reg = DFFE(AB1_ram_block1a4_PORT_A_data_in, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a4_PORT_A_address_reg = DFFE(AB1_ram_block1a4_PORT_A_address, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a4_PORT_B_address_reg = DFFE(AB1_ram_block1a4_PORT_B_address, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a4_PORT_A_write_enable, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_PORT_B_read_enable = VCC;
AB1_ram_block1a4_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a4_PORT_B_read_enable, AB1_ram_block1a4_clock_0, , , AB1_ram_block1a4_clock_enable_0);
AB1_ram_block1a4_clock_0 = L1__clk0;
AB1_ram_block1a4_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a4_PORT_B_data_out = MEMORY(AB1_ram_block1a4_PORT_A_data_in_reg, , AB1_ram_block1a4_PORT_A_address_reg, AB1_ram_block1a4_PORT_B_address_reg, AB1_ram_block1a4_PORT_A_write_enable_reg, AB1_ram_block1a4_PORT_B_read_enable_reg, , , AB1_ram_block1a4_clock_0, , AB1_ram_block1a4_clock_enable_0, , , );
AB1_ram_block1a4 = AB1_ram_block1a4_PORT_B_data_out[0];


--AB1_address_reg_b[0] is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|address_reg_b[0]
--operation mode is normal

AB1_address_reg_b[0]_lut_out = Y1_pc_comb_11_12;
AB1_address_reg_b[0] = DFFEA(AB1_address_reg_b[0]_lut_out, L1__clk0, VCC, , C1_pram_en_o_0, , );


--CB1L5 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result210w~10
--operation mode is normal

CB1L5 = AB1_ram_block1a12 & (AB1_ram_block1a4 # AB1_address_reg_b[0]) # !AB1_ram_block1a12 & AB1_ram_block1a4 & !AB1_address_reg_b[0];


--C1_rom_en_o_0_a2 is mc8051_chipsel:i_mc8051_chipsel|rom_en_o_0_a2
--operation mode is normal

C1_rom_en_o_0_a2 = !Y1_pc_comb_11_14 & !Y1_pc_comb_11_15 & !Y1_pc_comb_11_13;


--Y1_sp_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[4]
--operation mode is normal

Y1_sp_11_a[4] = Y1_sp_4_Z[4] & !Y1_un43_s_adr_combout[4] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[4] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[4]);


--Y1_un1_regs_wr_en_i_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_4
--operation mode is normal

Y1_un1_regs_wr_en_i_4 = !X1_regs_wr_en_o_2_iv_0 & (!Y1_un1_gprbit_1527_44_i_o3_i_a2 # !Y1_un1_regs_wr_en_i_4_a # !Y1_s_adr_2_iv_0);


--Y1_un1_un49_sp_1_0_a5_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2 = Y1_un1_un49_sp_1_0_a5_2_1 & (Y1_s_adr_1_iv[4] & Y1_un1_un49_sp_1_0_a5_2_a # !X1_regs_wr_en_o_2_iv_0);


--Y1_psw_o_i_m_0_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_1[4]
--operation mode is normal

Y1_psw_o_i_m_0_1[4] = Y1_psw_o_i_m_0_0[4] & (Y1_psw_o[4] # Y1_psw_31_2[7] & !Y1_psw_31_1_513_0_a2);


--Y1_psw_31_1_0_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_0_0[5]
--operation mode is normal

Y1_psw_31_1_0_0[5] = !Y1_psw_o[4] & (Y1_un1_regs_wr_en_i_6_i_o2_d_s & !Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_psw_31_1[1]);


--Y1_psw_31_6_490_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_6_490_i_a2_0
--operation mode is normal

Y1_psw_31_6_490_i_a2_0 = !Y1_un1_gprbit_1528_89 & !Y1_un1_gprbit_1528_44 & (Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_c_s);


--Y1_un43_s_adr_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[2]
--operation mode is arithmetic

Y1_un43_s_adr_combout[2]_carry_eqn = Y1_un43_s_adr_cout[0];
Y1_un43_s_adr_combout[2] = Y1_sp_i[2] $ !Y1_un43_s_adr_combout[2]_carry_eqn;

--Y1_un43_s_adr_cout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[2]
--operation mode is arithmetic

Y1_un43_s_adr_cout[2] = CARRY(Y1_sp_i[2] # !Y1_un43_s_adr_cout[0] # !Y1_sp[3]);


--Y1_ramout_6[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[4]
--operation mode is normal

Y1_ramout_6[4] = Y1_ramout_6_c[4] & (Y1_s_r1_b3[4] # !Y1_psw_o[3]) # !Y1_ramout_6_c[4] & Y1_s_r0_b3[4] & Y1_psw_o[3];


--Y1_ramout_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[4]
--operation mode is normal

Y1_ramout_3[4] = Y1_ramout_3_c[4] & (Y1_s_r1_b1[4] # !Y1_psw_o[3]) # !Y1_ramout_3_c[4] & Y1_s_r0_b1[4] & Y1_psw_o[3];


--Y1_command_o_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_6
--operation mode is normal

Y1_command_o_6 = Y1_s_ir_6 & (E1_prog_data_o_6 # !Y1_state_o_3) # !Y1_s_ir_6 & E1_prog_data_o_6 & Y1_state_o_3;


--Y1_command_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_1
--operation mode is normal

Y1_command_o_1 = Y1_s_ir[1] & (E1_prog_data_o_1 # !Y1_state_o_3) # !Y1_s_ir[1] & E1_prog_data_o_1 & Y1_state_o_3;


--X1_N_2433_i_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2433_i_i
--operation mode is normal

X1_N_2433_i_i = Y1_command_o_5 & (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--Y1_un1_gprbit_1527_67_0_o4_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_67_0_o4_2_a
--operation mode is normal

Y1_un1_gprbit_1527_67_0_o4_2_a = Y1_state_o_3 & !E1_prog_data_o_1 # !Y1_state_o_3 & !Y1_s_ir[1] # !Y1_command_o_7;


--X1_N_2453_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2453_i_i_o2
--operation mode is normal

X1_N_2453_i_i_o2 = !Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_state_i_227_0_0_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_8
--operation mode is normal

X1_un1_state_i_227_0_0_8 = Y1_state_o_i_0 & X1_un1_state_i_227_0_0_8_a & (X1_un4_s_intblock_0 # X1_un1_state_i_227_0_0_o2_2);


--X1_regs_wr_en_o_2_iv_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_2_iv_3_a[0]
--operation mode is normal

X1_regs_wr_en_o_2_iv_3_a[0] = Y1_state_o_3 & !X1_un1_state_i_46_i & !X1_un4_s_intblock_0 # !Y1_state_o_3 & (!X1_un1_state_i_46_i # !Y1_state_o_1);


--X1_un1_state_i_17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_17
--operation mode is normal

X1_un1_state_i_17 = X1_un4_s_intblock_0_0 & (Y1_un1_command_o_2 # Y1_un1_command_o_4);


--X1_help16_en_o_1_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_a2[0]
--operation mode is normal

X1_help16_en_o_1_iv_0_a2[0] = Y1_state_o_3 & I_203_0 & !X1_un4_s_intblock_0;


--X1_un1_un8929_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un8929_s_instr_category_1
--operation mode is normal

X1_un1_un8929_s_instr_category_1 = Y1_state_o_3 & X1_un8929_s_instr_category_0_a3;


--X1_un11741_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11741_s_instr_category_0_a3
--operation mode is normal

X1_un11741_s_instr_category_0_a3 = !Y1_command_o_6 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_state_i_227_0_0_a3_1_0 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_un1_state_i_53_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_53_a
--operation mode is normal

X1_un1_state_i_53_a = !X1_un52_s_instr_category_0_a3 & !X1_un11060_s_instr_category_0_a3 & (!X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 # !X1_un1_un781_s_instr_category_1_0_a6_0_4);


--X1_un1_s_instr_category_5_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_4
--operation mode is normal

X1_un1_s_instr_category_5_4 = !X1_un109_s_instr_category_0_a2_1_a3 & X1_un1_s_instr_category_5_1 & !X1_un88_s_instr_category_0_a2_0_a3 & !X1_un11512_s_instr_category_0_a3;


--X1_un1_state_i_45 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_45
--operation mode is normal

X1_un1_state_i_45 = Y1_b42 & X1_un4_s_intblock_0_0;


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_3_a[7] = X1_adr_mux_o_2_iv_1 & !E1_prog_data_o_7 & !X1_adr_mux_o_2_iv_3 # !X1_adr_mux_o_2_iv_1 & (X1_adr_mux_o_2_iv_3 # !Y1_s_help_7);


--Y1_un43_s_adr_combout_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout_6
--operation mode is normal

Y1_un43_s_adr_combout_6_carry_eqn = Y1_un43_s_adr_cout[5];
Y1_un43_s_adr_combout_6 = Y1_sp_4 $ (Y1_sp[6] & Y1_un43_s_adr_combout_6_carry_eqn);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_2_a[7] = !X1_adr_mux_o_2_iv_3 & !X1_adr_mux_o_2_iv_0 & (!X1_adr_mux_o_2_iv_2 # !Y1_s_reg_data_u_7);


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_1_iv_i_1_a[7] = X1_adr_mux_o_2_iv_1 & !Y1_sp_4 & !X1_adr_mux_o_2_iv_0 # !X1_adr_mux_o_2_iv_1 & !Y1_ramout_7_7;


--Y1_s_reg_data_u_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_1
--operation mode is normal

Y1_s_reg_data_u_1 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_1 & Y1_s_reg_data_u_a[1] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[1];


--Y1_s_adr_2_iv_i_o3_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_o3_1_a[1]
--operation mode is normal

Y1_s_adr_2_iv_i_o3_1_a[1] = X1_adr_mux_o_2_iv_3 & !Y1_s_adr_2_iv_i_a3_7_0[1] # !X1_adr_mux_o_2_iv_3 & (Y1_un43_s_adr_combout[1] # X1_adr_mux_o_2_iv_0);


--E1_prog_data_o_1 is mc8051_datamux:i_mc8051_datamux|prog_data_o_1
--operation mode is normal

E1_prog_data_o_1_lut_out = CB3L2 & (CB1L2 # C1_rom_en_o_0_a2) # !CB3L2 & CB1L2 & !C1_rom_en_o_0_a2;
E1_prog_data_o_1 = DFFEA(E1_prog_data_o_1_lut_out, !L1__clk0, VCC, , , , );


--sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] is sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1]
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_mem_s_adr_2_iv_i_a3_2_a[1] = X1_adr_mux_o_2_iv_0 & !X1_adr_mux_o_2_iv_1 & (E1_prog_data_o_1 # !X1_adr_mux_o_2_iv_2) # !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_2 & (E1_prog_data_o_1 $ !X1_adr_mux_o_2_iv_1);


--Y1_sp_i_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i_0[1]
--operation mode is normal

Y1_sp_i_0[1]_lut_out = Y1_s_data_14_0_1 & Y1_sp_11_a[1] & Y1_un1_regs_wr_en_i_4 # !Y1_s_data_14_0_1 & (Y1_sp_11_a[1] # !Y1_un1_regs_wr_en_i_4);
Y1_sp_i_0[1] = DFFEA(Y1_sp_i_0[1]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_adr_2_iv_i_m3_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_m3_a[1]
--operation mode is normal

Y1_s_adr_2_iv_i_m3_a[1] = X1_adr_mux_o_2_iv_0 & !Y1_s_help_1 & !X1_adr_mux_o_2_iv_1 # !X1_adr_mux_o_2_iv_0 & (X1_adr_mux_o_2_iv_2 # X1_adr_mux_o_2_iv_1);


--Y1_rom_data_i_m_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|rom_data_i_m_a[2]
--operation mode is normal

Y1_rom_data_i_m_a[2] = !X1_adr_mux_o_2_iv_0 # !E1_prog_data_o_2;


--Y1_sp_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_i[2]
--operation mode is normal

Y1_sp_i[2]_lut_out = Y1_s_data_14_0_2 & Y1_sp_11_a[2] & Y1_un1_regs_wr_en_i_4 # !Y1_s_data_14_0_2 & (Y1_sp_11_a[2] # !Y1_un1_regs_wr_en_i_4);
Y1_sp_i[2] = DFFEA(Y1_sp_i[2]_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_s_reg_data_u_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_2
--operation mode is normal

Y1_s_reg_data_u_2 = Y1_s_reg_data_sn_b14_0_2 & Y1_acc_2 & Y1_s_reg_data_u_a[2] # !Y1_s_reg_data_sn_b14_0_2 & Y1_s_reg_data_31[2];


--Y1_s_help_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_2
--operation mode is normal

Y1_s_help_2_lut_out = Y1_s_help_11_a[2] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[2] # !Y1_s_help_11_a[2] & (Y1_s_help_11_3[2] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_2 = DFFEA(Y1_s_help_2_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_adr_2_iv_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_5_a[2]
--operation mode is normal

Y1_s_adr_2_iv_5_a[2] = Y1_un43_s_adr_combout[2] & !Y1_un1_adr_mux_i_0_a5_i & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[2]) # !Y1_un43_s_adr_combout[2] & (!Y1_un1_adr_mux_i_8_0_a5_i # !Y1_ramout_7[2]);


--X1_adr_mux_o_2_iv_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_6[3]
--operation mode is normal

X1_adr_mux_o_2_iv_6[3] = X1_adr_mux_o_2_iv_5[2] & X1_adr_mux_o_2_iv_4[3] & !X1_s_adr_mux_91_m[3];


--X1_adr_mux_o_2_iv_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[0]
--operation mode is normal

X1_adr_mux_o_2_iv_5[0] = !X1_un1_s_intblock_72 & X1_adr_mux_o_3_i[2] & X1_adr_mux_o_2_iv_5[1] & X1_adr_mux_o_2_iv_2_Z[0];


--E1_prog_data_o_0 is mc8051_datamux:i_mc8051_datamux|prog_data_o_0
--operation mode is normal

E1_prog_data_o_0_lut_out = CB3L1 & (CB1L1 # C1_rom_en_o_0_a2) # !CB3L1 & CB1L1 & !C1_rom_en_o_0_a2;
E1_prog_data_o_0 = DFFEA(E1_prog_data_o_0_lut_out, !L1__clk0, VCC, , , , );


--Y1_s_reg_data_u_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[0]
--operation mode is normal

Y1_s_reg_data_u_a[0] = Y1_s_preadr[5] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_sn_b14_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2
--operation mode is normal

Y1_s_reg_data_sn_b14_0_2 = Y1_s_preadr[7] & !Y1_s_reg_data_sn_b14_0_a5_0_3 & !Y1_s_reg_data_sn_b14_0_a5_2_3 & Y1_s_reg_data_sn_b14_0_2_2;


--Y1_s_reg_data_31[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[0]
--operation mode is normal

Y1_s_reg_data_31[0] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[0] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[0];


--Y1_ramout_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[0]
--operation mode is normal

Y1_ramout_7[0] = Y1_psw_o[4] & Y1_ramout_6[0] # !Y1_psw_o[4] & Y1_ramout_3[0];


--Y1_psw_o[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[3]
--operation mode is normal

Y1_psw_o[3]_lut_out = Y1_psw_31_0_iv_0_8[3] & (Y1_psw_o[3] # !Y1_un1_gprbit_1528_89 & !Y1_un1_gprbit_1528_44);
Y1_psw_o[3] = DFFEA(Y1_psw_o[3]_lut_out, L1__clk0, reset_n, , , , );


--Y1_un43_s_adr_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[3]
--operation mode is arithmetic

Y1_un43_s_adr_combout[3]_carry_eqn = Y1_un43_s_adr_cout[1];
Y1_un43_s_adr_combout[3] = Y1_sp[3] $ (!Y1_sp_i[2] & Y1_un43_s_adr_combout[3]_carry_eqn);

--Y1_un43_s_adr_cout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[3]
--operation mode is arithmetic

Y1_un43_s_adr_cout[3] = CARRY(Y1_sp_i[2] # !Y1_un43_s_adr_cout[1] # !Y1_sp[3]);


--Y1_s_help_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[3]
--operation mode is normal

Y1_s_help_11_a[3] = Y1_acc_3 & !Y1_s_reg_data_u_3 & X1_help_en_o_1_iv_2 # !Y1_acc_3 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_3);


--Y1_s_help_11_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[3]
--operation mode is normal

Y1_s_help_11_3[3] = Y1_s_help32_2 & (Y1_s_help_11_sn_m4_0_a3 & !Y1_s_help_11_3_a[3] # !Y1_s_help_11_sn_m4_0_a3 & !U1_result_a_o_iv_0_0_3_m5_0_a2) # !Y1_s_help32_2 & !Y1_s_help_11_3_a[3];


--FB1_ram_block1a11 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a11
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a11_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a11_PORT_A_address_reg = DFFE(FB1_ram_block1a11_PORT_A_address, FB1_ram_block1a11_clock_0, , , FB1_ram_block1a11_clock_enable_0);
FB1_ram_block1a11_clock_0 = L1__clk0;
FB1_ram_block1a11_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a11_PORT_A_data_out = MEMORY(, , FB1_ram_block1a11_PORT_A_address_reg, , , , , , FB1_ram_block1a11_clock_0, , FB1_ram_block1a11_clock_enable_0, , , );
FB1_ram_block1a11 = FB1_ram_block1a11_PORT_A_data_out[0];


--FB1_ram_block1a3 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a3
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a3_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a3_PORT_A_address_reg = DFFE(FB1_ram_block1a3_PORT_A_address, FB1_ram_block1a3_clock_0, , , FB1_ram_block1a3_clock_enable_0);
FB1_ram_block1a3_clock_0 = L1__clk0;
FB1_ram_block1a3_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a3_PORT_A_data_out = MEMORY(, , FB1_ram_block1a3_PORT_A_address_reg, , , , , , FB1_ram_block1a3_clock_0, , FB1_ram_block1a3_clock_enable_0, , , );
FB1_ram_block1a3 = FB1_ram_block1a3_PORT_A_data_out[0];


--CB3L4 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result198w~10
--operation mode is normal

CB3L4 = FB1_ram_block1a11 & (FB1_ram_block1a3 # FB1_address_reg_a[0]) # !FB1_ram_block1a11 & FB1_ram_block1a3 & !FB1_address_reg_a[0];


--AB1_ram_block1a11 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a11
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a11_PORT_A_data_in = Y1_acc_3;
AB1_ram_block1a11_PORT_A_data_in_reg = DFFE(AB1_ram_block1a11_PORT_A_data_in, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a11_PORT_A_address_reg = DFFE(AB1_ram_block1a11_PORT_A_address, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a11_PORT_B_address_reg = DFFE(AB1_ram_block1a11_PORT_B_address, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a11_PORT_A_write_enable, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_PORT_B_read_enable = VCC;
AB1_ram_block1a11_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a11_PORT_B_read_enable, AB1_ram_block1a11_clock_0, , , AB1_ram_block1a11_clock_enable_0);
AB1_ram_block1a11_clock_0 = L1__clk0;
AB1_ram_block1a11_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a11_PORT_B_data_out = MEMORY(AB1_ram_block1a11_PORT_A_data_in_reg, , AB1_ram_block1a11_PORT_A_address_reg, AB1_ram_block1a11_PORT_B_address_reg, AB1_ram_block1a11_PORT_A_write_enable_reg, AB1_ram_block1a11_PORT_B_read_enable_reg, , , AB1_ram_block1a11_clock_0, , AB1_ram_block1a11_clock_enable_0, , , );
AB1_ram_block1a11 = AB1_ram_block1a11_PORT_B_data_out[0];


--AB1_ram_block1a3 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a3
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a3_PORT_A_data_in = Y1_acc_3;
AB1_ram_block1a3_PORT_A_data_in_reg = DFFE(AB1_ram_block1a3_PORT_A_data_in, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a3_PORT_A_address_reg = DFFE(AB1_ram_block1a3_PORT_A_address, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a3_PORT_B_address_reg = DFFE(AB1_ram_block1a3_PORT_B_address, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a3_PORT_A_write_enable, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_PORT_B_read_enable = VCC;
AB1_ram_block1a3_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a3_PORT_B_read_enable, AB1_ram_block1a3_clock_0, , , AB1_ram_block1a3_clock_enable_0);
AB1_ram_block1a3_clock_0 = L1__clk0;
AB1_ram_block1a3_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a3_PORT_B_data_out = MEMORY(AB1_ram_block1a3_PORT_A_data_in_reg, , AB1_ram_block1a3_PORT_A_address_reg, AB1_ram_block1a3_PORT_B_address_reg, AB1_ram_block1a3_PORT_A_write_enable_reg, AB1_ram_block1a3_PORT_B_read_enable_reg, , , AB1_ram_block1a3_clock_0, , AB1_ram_block1a3_clock_enable_0, , , );
AB1_ram_block1a3 = AB1_ram_block1a3_PORT_B_data_out[0];


--CB1L4 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result198w~10
--operation mode is normal

CB1L4 = AB1_ram_block1a11 & (AB1_ram_block1a3 # AB1_address_reg_b[0]) # !AB1_ram_block1a11 & AB1_ram_block1a3 & !AB1_address_reg_b[0];


--Y1_sp_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[3]
--operation mode is normal

Y1_sp_11_a[3] = Y1_sp_4_Z[3] & !Y1_un43_s_adr_combout[3] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[3] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[3]);


--Y1_s_reg_data_u_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[3]
--operation mode is normal

Y1_s_reg_data_u_a[3] = Y1_s_preadr[5] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_31[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[3]
--operation mode is normal

Y1_s_reg_data_31[3] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[3] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[3];


--Y1_ramout_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[3]
--operation mode is normal

Y1_ramout_6[3] = Y1_ramout_6_c[3] & (Y1_s_r1_b3[3] # !Y1_psw_o[3]) # !Y1_ramout_6_c[3] & Y1_s_r0_b3[3] & Y1_psw_o[3];


--Y1_ramout_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[3]
--operation mode is normal

Y1_ramout_3[3] = Y1_ramout_3_c[3] & (Y1_s_r1_b1[3] # !Y1_psw_o[3]) # !Y1_ramout_3_c[3] & Y1_s_r0_b1[3] & Y1_psw_o[3];


--FB1_ram_block1a13 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a13
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a13_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a13_PORT_A_address_reg = DFFE(FB1_ram_block1a13_PORT_A_address, FB1_ram_block1a13_clock_0, , , FB1_ram_block1a13_clock_enable_0);
FB1_ram_block1a13_clock_0 = L1__clk0;
FB1_ram_block1a13_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a13_PORT_A_data_out = MEMORY(, , FB1_ram_block1a13_PORT_A_address_reg, , , , , , FB1_ram_block1a13_clock_0, , FB1_ram_block1a13_clock_enable_0, , , );
FB1_ram_block1a13 = FB1_ram_block1a13_PORT_A_data_out[0];


--FB1_ram_block1a5 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a5
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a5_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a5_PORT_A_address_reg = DFFE(FB1_ram_block1a5_PORT_A_address, FB1_ram_block1a5_clock_0, , , FB1_ram_block1a5_clock_enable_0);
FB1_ram_block1a5_clock_0 = L1__clk0;
FB1_ram_block1a5_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a5_PORT_A_data_out = MEMORY(, , FB1_ram_block1a5_PORT_A_address_reg, , , , , , FB1_ram_block1a5_clock_0, , FB1_ram_block1a5_clock_enable_0, , , );
FB1_ram_block1a5 = FB1_ram_block1a5_PORT_A_data_out[0];


--CB3L6 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result222w~10
--operation mode is normal

CB3L6 = FB1_ram_block1a13 & (FB1_ram_block1a5 # FB1_address_reg_a[0]) # !FB1_ram_block1a13 & FB1_ram_block1a5 & !FB1_address_reg_a[0];


--AB1_ram_block1a13 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a13
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a13_PORT_A_data_in = Y1_acc_5;
AB1_ram_block1a13_PORT_A_data_in_reg = DFFE(AB1_ram_block1a13_PORT_A_data_in, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a13_PORT_A_address_reg = DFFE(AB1_ram_block1a13_PORT_A_address, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a13_PORT_B_address_reg = DFFE(AB1_ram_block1a13_PORT_B_address, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a13_PORT_A_write_enable, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_PORT_B_read_enable = VCC;
AB1_ram_block1a13_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a13_PORT_B_read_enable, AB1_ram_block1a13_clock_0, , , AB1_ram_block1a13_clock_enable_0);
AB1_ram_block1a13_clock_0 = L1__clk0;
AB1_ram_block1a13_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a13_PORT_B_data_out = MEMORY(AB1_ram_block1a13_PORT_A_data_in_reg, , AB1_ram_block1a13_PORT_A_address_reg, AB1_ram_block1a13_PORT_B_address_reg, AB1_ram_block1a13_PORT_A_write_enable_reg, AB1_ram_block1a13_PORT_B_read_enable_reg, , , AB1_ram_block1a13_clock_0, , AB1_ram_block1a13_clock_enable_0, , , );
AB1_ram_block1a13 = AB1_ram_block1a13_PORT_B_data_out[0];


--AB1_ram_block1a5 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a5
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a5_PORT_A_data_in = Y1_acc_5;
AB1_ram_block1a5_PORT_A_data_in_reg = DFFE(AB1_ram_block1a5_PORT_A_data_in, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a5_PORT_A_address_reg = DFFE(AB1_ram_block1a5_PORT_A_address, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a5_PORT_B_address_reg = DFFE(AB1_ram_block1a5_PORT_B_address, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a5_PORT_A_write_enable, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_PORT_B_read_enable = VCC;
AB1_ram_block1a5_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a5_PORT_B_read_enable, AB1_ram_block1a5_clock_0, , , AB1_ram_block1a5_clock_enable_0);
AB1_ram_block1a5_clock_0 = L1__clk0;
AB1_ram_block1a5_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a5_PORT_B_data_out = MEMORY(AB1_ram_block1a5_PORT_A_data_in_reg, , AB1_ram_block1a5_PORT_A_address_reg, AB1_ram_block1a5_PORT_B_address_reg, AB1_ram_block1a5_PORT_A_write_enable_reg, AB1_ram_block1a5_PORT_B_read_enable_reg, , , AB1_ram_block1a5_clock_0, , AB1_ram_block1a5_clock_enable_0, , , );
AB1_ram_block1a5 = AB1_ram_block1a5_PORT_B_data_out[0];


--CB1L6 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result222w~10
--operation mode is normal

CB1L6 = AB1_ram_block1a13 & (AB1_ram_block1a5 # AB1_address_reg_b[0]) # !AB1_ram_block1a13 & AB1_ram_block1a5 & !AB1_address_reg_b[0];


--Y1_s_reg_data_30[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[5]
--operation mode is normal

Y1_s_reg_data_30[5] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[5] # !Y1_s_reg_data_sn_m29 & !Y1_s_reg_data_30_a[5] & Y1_s_reg_data_sn_m23_1;


--Y1_s_reg_data_u_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[5]
--operation mode is normal

Y1_s_reg_data_u_a[5] = Y1_s_preadr[7] & (Y1_s_preadr[3] & !Y1_s_reg_data_21[5] # !Y1_s_preadr[3] & !Y1_s_reg_data_18[5]) # !Y1_s_preadr[7] & !Y1_s_reg_data_21[5];


--Y1_sp_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[5]
--operation mode is normal

Y1_sp_11_a[5] = Y1_sp_4_Z[5] & !Y1_un43_s_adr_combout[5] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[5] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[5]);


--Y1_s_r1_b1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[5]
--operation mode is normal

Y1_s_r1_b1[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r1_b1[5] = DFFEA(Y1_s_r1_b1[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[5]
--operation mode is normal

Y1_s_r0_b1[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r0_b1[5] = DFFEA(Y1_s_r0_b1[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[5]
--operation mode is normal

Y1_ramout_3_c[5] = Y1_command_o_0 & (Y1_s_r1_b0[5] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[5] & !Y1_psw_o[3];


--Y1_s_r1_b3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[5]
--operation mode is normal

Y1_s_r1_b3[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r1_b3[5] = DFFEA(Y1_s_r1_b3[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[5]
--operation mode is normal

Y1_s_r0_b3[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r0_b3[5] = DFFEA(Y1_s_r0_b3[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[5]
--operation mode is normal

Y1_ramout_6_c[5] = Y1_command_o_0 & (Y1_s_r1_b2[5] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[5] & !Y1_psw_o[3];


--Y1_s_r1_b3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[6]
--operation mode is normal

Y1_s_r1_b3[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r1_b3[6] = DFFEA(Y1_s_r1_b3[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[6]
--operation mode is normal

Y1_s_r0_b3[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r0_b3[6] = DFFEA(Y1_s_r0_b3[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[6]
--operation mode is normal

Y1_ramout_6_c[6] = Y1_command_o_0 & (Y1_s_r1_b2[6] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[6] & !Y1_psw_o[3];


--Y1_s_r1_b1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[6]
--operation mode is normal

Y1_s_r1_b1[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r1_b1[6] = DFFEA(Y1_s_r1_b1[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[6]
--operation mode is normal

Y1_s_r0_b1[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r0_b1[6] = DFFEA(Y1_s_r0_b1[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[6]
--operation mode is normal

Y1_ramout_3_c[6] = Y1_command_o_0 & (Y1_s_r1_b0[6] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[6] & !Y1_psw_o[3];


--Y1_sp_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[6]
--operation mode is normal

Y1_sp_11_a[6] = Y1_sp_4_Z[6] & !Y1_un43_s_adr_combout[6] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[6] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[6]);


--Y1_s_adr_1_iv_0_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_1_iv_0_0_a[6]
--operation mode is normal

Y1_s_adr_1_iv_0_0_a[6] = !X1_adr_mux_o_2_iv_3 & (X1_adr_mux_o_2_iv_0 & E1_prog_data_o_6 # !X1_adr_mux_o_2_iv_0 & X1_adr_mux_o_2_iv_2);


--Y1_un43_s_adr_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[6]
--operation mode is normal

Y1_un43_s_adr_combout[6]_carry_eqn = Y1_un43_s_adr_cout[4];
Y1_un43_s_adr_combout[6] = Y1_sp[6] $ Y1_un43_s_adr_combout[6]_carry_eqn;


--Y1_command_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|command_o_3
--operation mode is normal

Y1_command_o_3 = Y1_s_ir_3 & (E1_prog_data_o_3 # !Y1_state_o_3) # !Y1_s_ir_3 & E1_prog_data_o_3 & Y1_state_o_3;


--X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_0_4_s_0
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 = !Y1_command_o_1 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_un8929_s_instr_category_0_a3_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3_1_a
--operation mode is normal

X1_un8929_s_instr_category_0_a3_1_a = Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_4 & Y1_s_ir_6;


--X1_pc_inc_en_o_0_iv_0_a2_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_0[3]
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0_0[3] = !Y1_command_o_5 & (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--X1_un1_s_intblock_77_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_77_a
--operation mode is normal

X1_un1_s_intblock_77_a = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !X1_un1_un9339_s_instr_category_2_0_a12_0_1 # !Y1_state_o_1;


--X1_un1_un6645_s_instr_category_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un6645_s_instr_category_2_0_a2
--operation mode is normal

X1_un1_un6645_s_instr_category_2_0_a2 = Y1_state_o_1 & !Y1_command_o_0 & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_un1_un6645_s_instr_category_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un6645_s_instr_category_1_0_a2
--operation mode is normal

X1_un1_un6645_s_instr_category_1_0_a2 = Y1_state_o_2 & !Y1_command_o_0 & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_un1_un3334_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un3334_s_instr_category_0
--operation mode is normal

X1_un1_un3334_s_instr_category_0 = !X1_un4987_s_instr_category_0_a2 & (!X1_N_2442_i_i_o2 # !X1_N_2433_i_i # !Y1_command_o_3);


--X1_un3334_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3334_s_instr_category_0_a3
--operation mode is normal

X1_un3334_s_instr_category_0_a3 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2399_i_i_o2 & X1_N_2438_i_i_o2;


--X1_un8929_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un8929_s_instr_category_0_a3
--operation mode is normal

X1_un8929_s_instr_category_0_a3 = !Y1_command_o_2 & !Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un8929_s_instr_category_0_a3_1;


--X1_un4394_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4394_s_instr_category_0_a3_0_a2
--operation mode is normal

X1_un4394_s_instr_category_0_a3_0_a2 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2442_i_i_o2 & X1_N_2438_i_i_o2;


--X1_un1_un4253_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category
--operation mode is normal

X1_un1_un4253_s_instr_category = !X1_un4253_s_instr_category_0_a3 & X1_un1_un4253_s_instr_category_0 & (X1_un1_un4253_s_instr_category_a # !X1_N_2435_i_i_o2);


--X1_data_mux_o_2_iv_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_1_a[2]
--operation mode is normal

X1_data_mux_o_2_iv_1_a[2] = !X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_a2_2_1[3] # Y1_state_o_2 & I_203_0);


--X1_un1_un781_s_instr_category_1_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a2_2_0
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a2_2_0 = Y1_command_o_5 & (Y1_state_o_3 & E1_prog_data_o_6 # !Y1_state_o_3 & Y1_s_ir_6);


--X1_N_832_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_832_i_i_0
--operation mode is normal

X1_N_832_i_i_0 = X1_N_2399_i_i_o2 & X1_N_2453_i_i_o2 & (Y1_command_o_1 # !Y1_command_o_0);


--X1_data_mux_o_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_a[1]
--operation mode is normal

X1_data_mux_o_1_a[1] = !Y1_command_o_4 & Y1_command_o_6 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_un1_state_i_34_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_0_0_0
--operation mode is normal

X1_un1_state_i_34_0_a2_0_0_0 = Y1_command_o_5 & !Y1_command_o_7 & Y1_un9_s_command_1 & X1_un1_un781_s_instr_category_1_0_a6_0_4;


--X1_un1_state_i_34_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_0
--operation mode is normal

X1_un1_state_i_34_0_0 = !X1_un1_state_i_34_0_a2_1_0 & (!X1_N_2435_i_i_o2 # !X1_un1_state_i_34_0_0_a) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_34_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_2_0
--operation mode is normal

X1_un1_state_i_34_0_a2_2_0 = !Y1_command_o_6 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--Y1_s_ir_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_4
--operation mode is normal

Y1_s_ir_4_lut_out = E1_prog_data_o_4;
Y1_s_ir_4 = DFFEA(Y1_s_ir_4_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1251_s_instr_category_0_a2_0_i_o3_i_o2
--operation mode is normal

X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 = !Y1_command_o_5 & (Y1_state_o_3 & !E1_prog_data_o_7 # !Y1_state_o_3 & !Y1_s_ir_7);


--X1_data_mux_o_1_iv_0_o2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_o2_a[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_o2_a[3] = Y1_state_o_1 & !Y1_command_o_6 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_data_mux_o_1_iv_0_a2_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_10[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_10[3] = !Y1_command_o_2 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_intblock_o is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o
--operation mode is normal

Y1_intblock_o_lut_out = Y1_un3_s_ieip_0_a2 # Y1_intblock_o & !Y1_state_o_3 # !Y1_intblock_o_0_a;
Y1_intblock_o = DFFEA(Y1_intblock_o_lut_out, L1__clk0, reset_n, , , , );


--X1_un12444_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_un12444_s_instr_category_0_a3_0_a2_1;


--X1_un1_s_intblock_88_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88_0
--operation mode is normal

X1_un1_s_intblock_88_0 = !X1_un1_s_intblock_88_0_a & (!X1_un1_state_i_195_0 & !X1_un1_state_i_184_0 # !X1_un4_s_intblock_0_0);


--X1_help_en_o_1_iv_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2
--operation mode is normal

X1_help_en_o_1_iv_2 = !X1_un1_s_intblock_107 & !X1_un1_s_intblock_12 & (X1_un1_state_i_4_0 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_12
--operation mode is normal

X1_un1_s_intblock_12 = Y1_state_o_3 & !X1_un4_s_intblock_0 & X1_un12926_s_instr_category_0_a3_0_a2;


--X1_help_en_o_1_iv_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1
--operation mode is normal

X1_help_en_o_1_iv_1 = X1_help_en_o_1_iv_2_Z[2] & (!X1_un1_state_i_2_0_a2 & !X1_un1_state_i_224_0_a3 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_0
--operation mode is normal

X1_help_en_o_1_iv_0_0 = X1_help_en_o_1_iv_0_7[0] & (!X1_un1_state_i_4_0_a2 & !X1_un1_state_i_220_0_a3 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0
--operation mode is normal

X1_help_en_o_1_iv_0 = X1_help_en_o_1_iv_2_Z[1] & X1_help_en_o_1_iv_a[1] & (!X1_un1_state_i_50_0_0_a2 # !Y1_state_o_2);


--Y1_s_help32_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help32_2
--operation mode is normal

Y1_s_help32_2 = X1_help_en_o_1_iv_1 & X1_help_en_o_1_iv_2;


--Y1_s_help_11_sn_m4_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_sn_m4_0_a3
--operation mode is normal

Y1_s_help_11_sn_m4_0_a3 = X1_help_en_o_1_iv_2 & X1_help_en_o_1_iv_0 & (X1_help_en_o_1_iv_1 # X1_help_en_o_1_iv_0_0);


--X1_pc_inc_en_o_1_iv_i_i_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a[2]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a[2] = Y1_state_o_2 & !X1_un1_state_i_34_0_a2_2_0 & (X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !Y1_state_o_2 & (X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--Y1_pc_comb_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[0]
--operation mode is normal

Y1_pc_comb_3[0] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_pc_comb_3_a[0] $ X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_reg_data_u_0 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_3_a[0]);


--X1_pc_inc_en_o_1_iv_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_0
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_0 = X1_pc_inc_en_o_1_iv_i_i_1_Z[1] & (X1_un4_s_intblock_0 # Y1_bit_data_o_u # X1_pc_inc_en_o_1_iv_i_i_o2[1]);


--Y1_pc_comb_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[0]
--operation mode is normal

Y1_pc_comb_6_a[0] = Y1_pc[0] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_2[0] # !Y1_pc[0] & (!Y1_pc_comb_2[0] # !X1_pc_inc_en_o_0_iv_0_0);


--X1_pc_inc_en_o_0_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_0
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_0 = Y1_state_o_1 & !X1_un1_state_i_46_i & (!X1_pc_inc_en_o_0_iv_0_a[3] # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !Y1_state_o_1 & (!X1_pc_inc_en_o_0_iv_0_a[3] # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--Y1_pc_comb_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[0]
--operation mode is normal

Y1_pc_comb_9[0] = E1_prog_data_o_0 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[0]) # !E1_prog_data_o_0 & !Y1_pc_comb_9_a[0] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_N_2971_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2971_i
--operation mode is normal

Y1_N_2971_i = Y1_un1_regs_wr_en_i_5_0_a2_2 # Y1_s_adr_1_iv[4] & !Y1_un1_gprbit_1528_90_a # !Y1_un1_regs_wr_en_i_5_0_1;


--EB1_ram_block1a8 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a8
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a8_PORT_A_data_in = Y1_acc_0;
EB1_ram_block1a8_PORT_A_data_in_reg = DFFE(EB1_ram_block1a8_PORT_A_data_in, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a8_PORT_A_address_reg = DFFE(EB1_ram_block1a8_PORT_A_address, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a8_PORT_B_address_reg = DFFE(EB1_ram_block1a8_PORT_B_address, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a8_PORT_A_write_enable, EB1_ram_block1a8_clock_0, , , EB1_ram_block1a8_clock_enable_0);
EB1_ram_block1a8_clock_0 = L1__clk0;
EB1_ram_block1a8_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a8_PORT_A_data_out = MEMORY(EB1_ram_block1a8_PORT_A_data_in_reg, , EB1_ram_block1a8_PORT_A_address_reg, EB1_ram_block1a8_PORT_B_address_reg, EB1_ram_block1a8_PORT_A_write_enable_reg, , , , EB1_ram_block1a8_clock_0, , EB1_ram_block1a8_clock_enable_0, , , );
EB1_ram_block1a8 = EB1_ram_block1a8_PORT_A_data_out[0];


--EB1_ram_block1a0 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a0
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a0_PORT_A_data_in = Y1_acc_0;
EB1_ram_block1a0_PORT_A_data_in_reg = DFFE(EB1_ram_block1a0_PORT_A_data_in, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a0_PORT_A_address_reg = DFFE(EB1_ram_block1a0_PORT_A_address, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a0_PORT_B_address_reg = DFFE(EB1_ram_block1a0_PORT_B_address, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a0_PORT_A_write_enable, EB1_ram_block1a0_clock_0, , , EB1_ram_block1a0_clock_enable_0);
EB1_ram_block1a0_clock_0 = L1__clk0;
EB1_ram_block1a0_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a0_PORT_A_data_out = MEMORY(EB1_ram_block1a0_PORT_A_data_in_reg, , EB1_ram_block1a0_PORT_A_address_reg, EB1_ram_block1a0_PORT_B_address_reg, EB1_ram_block1a0_PORT_A_write_enable_reg, , , , EB1_ram_block1a0_clock_0, , EB1_ram_block1a0_clock_enable_0, , , );
EB1_ram_block1a0 = EB1_ram_block1a0_PORT_A_data_out[0];


--EB1_address_reg_a[0] is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|address_reg_a[0]
--operation mode is normal

EB1_address_reg_a[0]_lut_out = Y1_adrx_o_4;
EB1_address_reg_a[0] = DFFEA(EB1_address_reg_a[0]_lut_out, L1__clk0, VCC, , C1_ramx_en_o_0_a2, , );


--CB2L1 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result160w~10
--operation mode is normal

CB2L1 = EB1_ram_block1a8 & (EB1_ram_block1a0 # EB1_address_reg_a[0]) # !EB1_ram_block1a8 & EB1_ram_block1a0 & !EB1_address_reg_a[0];


--Y1_un1_help16_en_i_1_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_help16_en_i_1_i
--operation mode is normal

Y1_un1_help16_en_i_1_i = !X1_help16_en_o_1_iv_0_0 # !X1_help16_en_o_1_iv_0_0_0;


--Y1_s_help16[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[8]
--operation mode is normal

Y1_s_help16[8]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[8] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[8]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[8];
Y1_s_help16[8] = DFFEA(Y1_s_help16[8]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_pc_comb_6[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[8]
--operation mode is normal

Y1_pc_comb_6[8] = Y1_pc_comb_6_a[8] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[8] # !Y1_pc_comb_6_a[8] & (Y1_pc_comb_3[8] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[8]
--operation mode is normal

Y1_pc_comb_11_a[8] = Y1_pc[8] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[8] # !Y1_pc[8] & (!Y1_pc_comb_9[8] # !X1_pc_inc_en_o_0_iv_0_0);


--X1_alu_cmd_o_2_iv_0_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_2_0 = X1_alu_cmd_o_2_iv_0_2_a[4] & (X1_alu_cmd_o_2_iv_0_o2_3_3[4] & X1_alu_cmd_o_2_iv_0_o2_3_4[4] # !X1_un4_s_intblock_0_0);


--X1_alu_cmd_o_2_iv_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_0 = X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 # !X1_alu_cmd_o_2_iv_i_i_5[2] # !X1_alu_cmd_o_2_iv_i_i_4[2];


--U1_cy_o_0_iv_0_a2_4_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_4_a[0]
--operation mode is normal

U1_cy_o_0_iv_0_a2_4_a[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i = !X1_un4_s_intblock_0 & !X1_alu_cmd_o_3_iv_i_a2_c[3] & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3);


--U1_ov_o_iv_0_o2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_o2
--operation mode is normal

U1_ov_o_iv_0_o2 = !U1_cy_o_0_iv_0_a2_3[0] & (U1_ov_o_iv_0_o2_0 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_2_iv_0_5_m6_i);


--V1_un3_v_result_add1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1
--operation mode is arithmetic

V1_un3_v_result_add1_carry_eqn = V1_un3_v_result_add1_start_cout;
V1_un3_v_result_add1 = U1_opb_o_iv_0_0 $ U1_opa_o_1_0_a2_3_0 $ !V1_un3_v_result_add1_carry_eqn;

--V1_un3_v_result_carry_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_1
--operation mode is arithmetic

V1_un3_v_result_carry_1 = CARRY(U1_opb_o_iv_0_0 & !U1_opa_o_1_0_a2_3_0 & !V1_un3_v_result_add1_start_cout # !U1_opb_o_iv_0_0 & (!V1_un3_v_result_add1_start_cout # !U1_opa_o_1_0_a2_3_0));


--U1_cy_o_0_iv_0_o2_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0
--operation mode is normal

U1_cy_o_0_iv_0_o2_0_0 = U1_cy_o_0_iv_0_o2_0_0_Z[0] & (X1_alu_cmd_o_2_iv_0_0 & (U1_cy_o_0_iv_0_o2_0_a[0] # !X1_alu_cmd_o_2_iv_i_i_0) # !X1_alu_cmd_o_2_iv_0_0 & (X1_alu_cmd_o_2_iv_i_i_0 $ U1_cy_o_0_iv_0_o2_0_a[0]));


--T1_result_o_sn_m13 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m13
--operation mode is normal

T1_result_o_sn_m13 = U1_alu_cmd_o_1_3_0__rom_2 $ (U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom # U1_alu_cmd_o_1_3_0__rom_0) # !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0);


--T1_result_o_7_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_0
--operation mode is normal

T1_result_o_7_0 = T1_result_o_sn_m9 & T1_result_o_5[0] # !T1_result_o_sn_m9 & T1_result_o_6[0];


--T1_result_o_sn_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m5
--operation mode is normal

T1_result_o_sn_m5 = !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom_2 & U1_alu_cmd_o_1_3_0__rom_0 & !T1_lt7;


--X1_un1_s_intblock_85_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a2_0_2
--operation mode is normal

X1_un1_s_intblock_85_0_a2_0_2 = Y1_state_o_i_0 & Y1_command_o_6 & X1_un1_s_intblock_85_0_a2_0_2_a & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un1_s_intblock_85_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a
--operation mode is normal

X1_un1_s_intblock_85_0_a = !X1_un4_s_intblock_0 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2399_i_i_o2);


--X1_un1_un9339_s_instr_category_2_0_o2_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_8
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_8 = X1_un1_un9339_s_instr_category_2_0_o2_0 & X1_un1_un9339_s_instr_category_2_0_o2_1 & X1_un1_un9339_s_instr_category_2_0_o2_4 & X1_un1_un9339_s_instr_category_2_0_o2_6;


--X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (Y1_state_o_3 & E1_prog_data_o_4 # !Y1_state_o_3 & Y1_s_ir_4);


--X1_un1_un15_s_instr_category_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_a
--operation mode is normal

X1_un1_un15_s_instr_category_a = !X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 & (Y1_command_o_7 # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !Y1_command_o_5);


--X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] = !Y1_command_o_4 & !Y1_command_o_7 & X1_un1_un781_s_instr_category_1_0_a2_2_0;


--X1_un1_un190_s_instr_category_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un190_s_instr_category_1_a
--operation mode is normal

X1_un1_un190_s_instr_category_1_a = X1_un7186_s_instr_category_i_i_a3_1_s & !X1_un7558_s_instr_category_0_a2_0_a2_s & (!X1_N_2399_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0) # !X1_un7186_s_instr_category_i_i_a3_1_s & (!X1_N_2399_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0);


--X1_N_2446_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2446_i_i_o2
--operation mode is normal

X1_N_2446_i_i_o2 = X1_N_2386_i_i_o2 & (Y1_state_o_3 & E1_prog_data_o_6 # !Y1_state_o_3 & Y1_s_ir_6);


--X1_un1_state_i_39_0_0_o2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_39_0_0_o2_0_o2
--operation mode is normal

X1_un1_state_i_39_0_0_o2_0_o2 = !Y1_command_o_3 & (!Y1_command_o_2 # !Y1_command_o_1);


--X1_un1_state_i_52_0_a2_1_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1_0_0_0
--operation mode is normal

X1_un1_state_i_52_0_a2_1_0_0_0 = X1_N_2386_i_i_o2 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_un1_state_i_52_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_1
--operation mode is normal

X1_un1_state_i_52_0_1 = !X1_un1_state_i_52_0_a2_1 & !X1_un1_state_i_52_0_a2_0 & !X1_un1_state_i_52_0_a2_2;


--X1_regs_wr_en_o_3_iv_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7_a[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_7_a[1] = !X1_un1_state_i_106_1 & (Y1_command_o_6 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un7186_s_instr_category_i_i_a3_1);


--X1_un1_state_i_9_m_3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_9_m_3_0_a2
--operation mode is normal

X1_un1_state_i_9_m_3_0_a2 = Y1_state_o_1 & X1_un1_state_i_9_m_3_0_a2_a & X1_N_2413_i_i_o2 & X1_un4_s_intblock_0_0;


--X1_regs_wr_en_o_3_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_1_Z[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_1_Z[1] = X1_regs_wr_en_o_3_iv_0_Z[1] & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_0);


--X1_un1_state_i_115_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_115_0_a2_0
--operation mode is normal

X1_un1_state_i_115_0_a2_0 = Y1_command_o_5 & Y1_command_o_6 & X1_N_2380_i_i_o2 & X1_un1_un781_s_instr_category_1_0_a6_0_4;


--X1_un1_state_i_209_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_209_0_a2
--operation mode is normal

X1_un1_state_i_209_0_a2 = !Y1_command_o_6 & X1_un9547_s_instr_category_0_a2_0 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & X1_un4_s_intblock_0_0;


--X1_regs_wr_en_o_3_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_6[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_6[1] = X1_regs_wr_en_o_3_iv_6_a[1] & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1_state_o_2);


--X1_un1_state_i_51_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0
--operation mode is normal

X1_un1_state_i_51_0 = !X1_un1_state_i_51_0_a2_0_1 & !X1_un1_state_i_51_0_a # !X1_un4_s_intblock_0_0 # !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--X1_un1_un161_s_instr_category_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0
--operation mode is normal

X1_un1_un161_s_instr_category_1_0 = X1_un1_un161_s_instr_category_1_0_2 & X1_un1_un161_s_instr_category_1_0_1 & !X1_un1_state_i_34_0_a2_2_0;


--X1_un1_s_instr_category_7_i_a6_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_7_i_a6_0_1
--operation mode is normal

X1_un1_s_instr_category_7_i_a6_0_1 = !Y1_command_o_1 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_state_i_5_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_5_0_a2
--operation mode is normal

X1_un1_state_i_5_0_a2 = Y1_ie_1 & Y1_tcon_0_5 & X1_un1_state_i_5_0_a2_a & Y1_state_o_2;


--X1_un1_s_intblock_111_6_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_6_a
--operation mode is normal

X1_un1_s_intblock_111_6_a = !X1_un1_state_i_4_0_a2 & (!X1_un1_state_i_11_i_0_o2 # !Y1_state_o_2 # !Y1_intpre_o_1_0_a4_3);


--X1_un1_state_i_220_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_220_0_a3
--operation mode is normal

X1_un1_state_i_220_0_a3 = Y1_ie_0 & Y1_tcon_0_1 & X1_un1_state_i_226_i_0_o3_0;


--X1_un1_state_i_224_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_224_0_a3
--operation mode is normal

X1_un1_state_i_224_0_a3 = Y1_ie_2 & Y1_tcon_0_3 & X1_un1_state_i_226_i_0_0 & X1_un1_state_i_226_i_0_o3_0;


--X1_un1_s_intblock_111_5_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_0_a
--operation mode is normal

X1_un1_s_intblock_111_5_0_a = !X1_un1_state_i_2_0_a2 & !X1_un1_state_i_225_0_a3 & !X1_un1_state_i_222_0_a3;


--X1_un1_s_intblock_111_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_i
--operation mode is normal

X1_un1_s_intblock_111_5_i = X1_un1_s_intblock_111_5_a & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un8929_s_instr_category_0_a3_1) # !X1_un4_s_intblock_0_0;


--U1_result_a_o_iv_0_0_a2_1[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[5]
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[5] = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum1 $ !R1_un33_v_cy);


--W1_v_result_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_1_0
--operation mode is normal

W1_v_result_1_0 = W1_un4_v_result_sum2_0 $ (U1_addsub_o_1_rom_x & !W1_un4_v_result_c1 # !U1_addsub_o_1_rom_x & W1_v_result_2_c1);


--U1_result_a_o_iv_0_0_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[5]
--operation mode is normal

U1_result_a_o_iv_0_0_a[5] = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_5 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--R1_un17_v_tmpda_sum2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum2
--operation mode is normal

R1_un17_v_tmpda_sum2 = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_6 $ (Y1_acc_5 & !R1_un17_v_tmpda_sum2_a));


--R1_un17_v_tmpda_sum1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum1
--operation mode is normal

R1_un17_v_tmpda_sum1 = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_5 $ (Y1_acc_4 & !R1_un17_v_tmpda_sum1_a));


--R1_un33_v_cy is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un33_v_cy
--operation mode is normal

R1_un33_v_cy = !Y1_psw_o_7 & (R1_un17_v_tmpda_anc2 & R1_un28_v_tmpda_c1 & !U1_dcml_data_o_0_a2_0_a2_0 # !R1_un17_v_tmpda_anc2 & (R1_un28_v_tmpda_c1 # !U1_dcml_data_o_0_a2_0_a2_0));


--U1_opb_o_0_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_5
--operation mode is normal

U1_opb_o_0_iv_0_0_5 = E1_prog_data_o_6 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_6) # !E1_prog_data_o_6 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_6);


--U1_opa_o_1_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_2
--operation mode is normal

U1_opa_o_1_0_2 = Y1_acc_6 & U1_opa_o_1_0_o2[0] & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_6) # !Y1_acc_6 & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_6);


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_a4_0_a = U1_addsub_o_1_rom_x & !W1_un4_v_result_anc2 & W1_un4_v_result_bnc2_0 # !U1_addsub_o_1_rom_x & !W1_v_result_2_c2;


--U1_result_a_o_iv_0_0_4_m2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_4_m2_0_a2_0
--operation mode is normal

U1_result_a_o_iv_0_0_4_m2_0_a2_0 = !U1_cy_o_0_iv_0_o2_0_0 & !T1_result_o_sn_m13;


--d_m6_0_a3 is d_m6_0_a3
--operation mode is normal

d_m6_0_a3 = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m9 & d_m6_0_m4 # !T1_result_o_sn_m9 & d_m6_0_a3_a);


--U1_result_a_o_iv_0_0_0_Z[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_Z[4]
--operation mode is normal

U1_result_a_o_iv_0_0_0_Z[4] = !U1_result_a_o_iv_0_0_a2_1[4] & (U1_ov_o_iv_0_o2 # U1_opb_o_0_iv_0_1 $ !U1_result_a_o_iv_0_0_0_a[4]);


--U1_result_a_o_iv_0_0_3_m5_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2_0
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2_0 = U1_cy_o_0_iv_0_a2_4_0 & U1_result_a_o_iv_0_0_3_m5_0_a2_0_a & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_3_m3_0_m2) # !U1_cy_o_0_iv_0_a2_4_0 & (U1_ov_o_iv_0_o2 # !U1_result_a_o_iv_0_0tt_3_m3_0_m2);


--U1_result_a_o_iv_0_0_3_m5_0_m3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_m3
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_m3 = T1_result_o_sn_m13 & T1_result_o_7_3 # !T1_result_o_sn_m13 & T1_result_o_sn_m5;


--U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_6_m6_i_m6_i_m4
--operation mode is normal

U1_result_a_o_iv_0_0_6_m6_i_m6_i_m4 = T1_result_o_sn_m13 & T1_result_o_7_6 # !T1_result_o_sn_m13 & T1_result_o_sn_m5;


--U1_result_a_o_iv_0_0_1_m5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_a
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_a = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_7_1 # !T1_result_o_sn_m13);


--U1_result_a_o_iv_0_0_1_m5_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_0
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_0 = !U1_result_a_o_iv_0_0_1_m5_0_a2_0_a & (Y1_acc_1 $ R1_un5_v_cy # !U1_cy_o_0_iv_0_a2_4_0);


--U1_result_a_o_iv_0_0_a2_1[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[2]
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[2] = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_2 $ (!Y1_acc_1 & !R1_un5_v_cy));


--U1_result_a_o_iv_0_0tt_2_m3_0_m2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0tt_2_m3_0_m2
--operation mode is normal

U1_result_a_o_iv_0_0tt_2_m3_0_m2 = U1_addsub_o_1_rom_x & V1_un3_v_result_add3 # !U1_addsub_o_1_rom_x & V1_v_result_2_add3;


--U1_result_a_o_iv_0_0_2_m5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_2_m5_0_a2_a
--operation mode is normal

U1_result_a_o_iv_0_0_2_m5_0_a2_a = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_2 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--U1_result_a_o_iv_0_0_a2_1[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[7]
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[7] = U1_cy_o_0_iv_0_a2_4_0 & (R1_un17_v_tmpda_sum3 $ (!R1_un28_v_tmpda_c1 & !R1_un33_v_cy));


--U1_result_a_o_iv_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a[7]
--operation mode is normal

U1_result_a_o_iv_0_0_a[7] = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & T1_result_o_7_7 # !T1_result_o_sn_m13 & T1_result_o_sn_m5);


--W1_v_lresult_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_0
--operation mode is normal

W1_v_lresult_1_0 = W1_v_lresult_2_sum1_0 $ (U1_addsub_o_1_rom_x & !W1_un4_v_result_c3 # !U1_addsub_o_1_rom_x & W1_v_result_2_c3);


--Y1_s_ir_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_3
--operation mode is normal

Y1_s_ir_3_lut_out = E1_prog_data_o_3;
Y1_s_ir_3 = DFFEA(Y1_s_ir_3_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--Y1_s_ir_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_0
--operation mode is normal

Y1_s_ir_0_lut_out = E1_prog_data_o_0;
Y1_s_ir_0 = DFFEA(Y1_s_ir_0_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--X1_un145_state_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un145_state_0_a2_2
--operation mode is normal

X1_un145_state_0_a2_2 = !Y1_s_help_1 & !Y1_s_help_0;


--X1_un145_state_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un145_state_0_a2_a
--operation mode is normal

X1_un145_state_0_a2_a = !Y1_s_help_4 & !Y1_s_help_5 & !Y1_s_help_6 & !Y1_s_help_7;


--X1_intpre2_en_o_i_i_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intpre2_en_o_i_i_i
--operation mode is normal

X1_intpre2_en_o_i_i_i = X1_un4_s_intblock_0 & (Y1_state_o_0 # Y1_state_o_3);


--Y1_ie_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_2
--operation mode is normal

Y1_ie_2_lut_out = Y1_p0_8_i_m4[2];
Y1_ie_2 = DFFEA(Y1_ie_2_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_102_i, , );


--Y1_tcon_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_3
--operation mode is normal

Y1_tcon_0_3_lut_out = Y1_s_data_14_0_3 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[3]) # !Y1_s_data_14_0_3 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[3];
Y1_tcon_0_3 = DFFEA(Y1_tcon_0_3_lut_out, L1__clk0, reset_n, , , , );


--Y1_intpre_o_1_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_0_0
--operation mode is normal

Y1_intpre_o_1_0_a2_0_0 = Y1_ie[7] & !Y1_inthigh_o & (Y1_ip_2 # !Y1_intlow_o);


--Y1_intpre_o_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2
--operation mode is normal

Y1_intpre_o_1_0_a2 = Y1_intpre_o_1_0_a2_0_2 & (Y1_intpre_o_1_0_a4_0 # Y1_intpre_o_1_0_a4_1 # !Y1_intpre_o_1_0_a2_a);


--Y1_state_o_0_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|state_o_0_Z[3]
--operation mode is normal

Y1_state_o_0_Z[3]_lut_out = X1_s_nextstate_iv_0_0 & (X1_un1_state_i_219 # !X1_un1_state_i_227_0_0_8 # !X1_state_i_m_0_0);
Y1_state_o_0_Z[3] = DFFEA(Y1_state_o_0_Z[3]_lut_out, L1__clk0, reset_n, , , , );


--FB1_ram_block1a14 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a14
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a14_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a14_PORT_A_address_reg = DFFE(FB1_ram_block1a14_PORT_A_address, FB1_ram_block1a14_clock_0, , , FB1_ram_block1a14_clock_enable_0);
FB1_ram_block1a14_clock_0 = L1__clk0;
FB1_ram_block1a14_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a14_PORT_A_data_out = MEMORY(, , FB1_ram_block1a14_PORT_A_address_reg, , , , , , FB1_ram_block1a14_clock_0, , FB1_ram_block1a14_clock_enable_0, , , );
FB1_ram_block1a14 = FB1_ram_block1a14_PORT_A_data_out[0];


--FB1_ram_block1a6 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a6
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a6_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a6_PORT_A_address_reg = DFFE(FB1_ram_block1a6_PORT_A_address, FB1_ram_block1a6_clock_0, , , FB1_ram_block1a6_clock_enable_0);
FB1_ram_block1a6_clock_0 = L1__clk0;
FB1_ram_block1a6_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a6_PORT_A_data_out = MEMORY(, , FB1_ram_block1a6_PORT_A_address_reg, , , , , , FB1_ram_block1a6_clock_0, , FB1_ram_block1a6_clock_enable_0, , , );
FB1_ram_block1a6 = FB1_ram_block1a6_PORT_A_data_out[0];


--CB3L7 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result234w~10
--operation mode is normal

CB3L7 = FB1_ram_block1a14 & (FB1_ram_block1a6 # FB1_address_reg_a[0]) # !FB1_ram_block1a14 & FB1_ram_block1a6 & !FB1_address_reg_a[0];


--AB1_ram_block1a14 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a14
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a14_PORT_A_data_in = Y1_acc_6;
AB1_ram_block1a14_PORT_A_data_in_reg = DFFE(AB1_ram_block1a14_PORT_A_data_in, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a14_PORT_A_address_reg = DFFE(AB1_ram_block1a14_PORT_A_address, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a14_PORT_B_address_reg = DFFE(AB1_ram_block1a14_PORT_B_address, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a14_PORT_A_write_enable, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_PORT_B_read_enable = VCC;
AB1_ram_block1a14_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a14_PORT_B_read_enable, AB1_ram_block1a14_clock_0, , , AB1_ram_block1a14_clock_enable_0);
AB1_ram_block1a14_clock_0 = L1__clk0;
AB1_ram_block1a14_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a14_PORT_B_data_out = MEMORY(AB1_ram_block1a14_PORT_A_data_in_reg, , AB1_ram_block1a14_PORT_A_address_reg, AB1_ram_block1a14_PORT_B_address_reg, AB1_ram_block1a14_PORT_A_write_enable_reg, AB1_ram_block1a14_PORT_B_read_enable_reg, , , AB1_ram_block1a14_clock_0, , AB1_ram_block1a14_clock_enable_0, , , );
AB1_ram_block1a14 = AB1_ram_block1a14_PORT_B_data_out[0];


--AB1_ram_block1a6 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a6
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a6_PORT_A_data_in = Y1_acc_6;
AB1_ram_block1a6_PORT_A_data_in_reg = DFFE(AB1_ram_block1a6_PORT_A_data_in, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a6_PORT_A_address_reg = DFFE(AB1_ram_block1a6_PORT_A_address, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a6_PORT_B_address_reg = DFFE(AB1_ram_block1a6_PORT_B_address, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a6_PORT_A_write_enable, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_PORT_B_read_enable = VCC;
AB1_ram_block1a6_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a6_PORT_B_read_enable, AB1_ram_block1a6_clock_0, , , AB1_ram_block1a6_clock_enable_0);
AB1_ram_block1a6_clock_0 = L1__clk0;
AB1_ram_block1a6_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a6_PORT_B_data_out = MEMORY(AB1_ram_block1a6_PORT_A_data_in_reg, , AB1_ram_block1a6_PORT_A_address_reg, AB1_ram_block1a6_PORT_B_address_reg, AB1_ram_block1a6_PORT_A_write_enable_reg, AB1_ram_block1a6_PORT_B_read_enable_reg, , , AB1_ram_block1a6_clock_0, , AB1_ram_block1a6_clock_enable_0, , , );
AB1_ram_block1a6 = AB1_ram_block1a6_PORT_B_data_out[0];


--CB1L7 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result234w~10
--operation mode is normal

CB1L7 = AB1_ram_block1a14 & (AB1_ram_block1a6 # AB1_address_reg_b[0]) # !AB1_ram_block1a14 & AB1_ram_block1a6 & !AB1_address_reg_b[0];


--X1_state_i_m_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_0_0
--operation mode is normal

X1_state_i_m_0_0 = Y1_state_o_3 & X1_un1_s_intblock_85_0;


--X1_s_nextstate_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_nextstate_iv_0_0
--operation mode is normal

X1_s_nextstate_iv_0_0 = !X1_s_nextstate_iv_0_a[3] & (!Y1_state_o_2 & !Y1_state_o_3 # !X1_un1_state_i_219);


--Y1_s_ir_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_5
--operation mode is normal

Y1_s_ir_5_lut_out = E1_prog_data_o_5;
Y1_s_ir_5 = DFFEA(Y1_s_ir_5_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--FB1_ram_block1a15 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a15
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a15_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a15_PORT_A_address_reg = DFFE(FB1_ram_block1a15_PORT_A_address, FB1_ram_block1a15_clock_0, , , FB1_ram_block1a15_clock_enable_0);
FB1_ram_block1a15_clock_0 = L1__clk0;
FB1_ram_block1a15_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a15_PORT_A_data_out = MEMORY(, , FB1_ram_block1a15_PORT_A_address_reg, , , , , , FB1_ram_block1a15_clock_0, , FB1_ram_block1a15_clock_enable_0, , , );
FB1_ram_block1a15 = FB1_ram_block1a15_PORT_A_data_out[0];


--FB1_ram_block1a7 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a7
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a7_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a7_PORT_A_address_reg = DFFE(FB1_ram_block1a7_PORT_A_address, FB1_ram_block1a7_clock_0, , , FB1_ram_block1a7_clock_enable_0);
FB1_ram_block1a7_clock_0 = L1__clk0;
FB1_ram_block1a7_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a7_PORT_A_data_out = MEMORY(, , FB1_ram_block1a7_PORT_A_address_reg, , , , , , FB1_ram_block1a7_clock_0, , FB1_ram_block1a7_clock_enable_0, , , );
FB1_ram_block1a7 = FB1_ram_block1a7_PORT_A_data_out[0];


--CB3L8 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result246w~10
--operation mode is normal

CB3L8 = FB1_ram_block1a15 & (FB1_ram_block1a7 # FB1_address_reg_a[0]) # !FB1_ram_block1a15 & FB1_ram_block1a7 & !FB1_address_reg_a[0];


--AB1_ram_block1a15 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a15
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a15_PORT_A_data_in = Y1_acc_7;
AB1_ram_block1a15_PORT_A_data_in_reg = DFFE(AB1_ram_block1a15_PORT_A_data_in, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a15_PORT_A_address_reg = DFFE(AB1_ram_block1a15_PORT_A_address, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a15_PORT_B_address_reg = DFFE(AB1_ram_block1a15_PORT_B_address, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a15_PORT_A_write_enable, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_PORT_B_read_enable = VCC;
AB1_ram_block1a15_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a15_PORT_B_read_enable, AB1_ram_block1a15_clock_0, , , AB1_ram_block1a15_clock_enable_0);
AB1_ram_block1a15_clock_0 = L1__clk0;
AB1_ram_block1a15_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a15_PORT_B_data_out = MEMORY(AB1_ram_block1a15_PORT_A_data_in_reg, , AB1_ram_block1a15_PORT_A_address_reg, AB1_ram_block1a15_PORT_B_address_reg, AB1_ram_block1a15_PORT_A_write_enable_reg, AB1_ram_block1a15_PORT_B_read_enable_reg, , , AB1_ram_block1a15_clock_0, , AB1_ram_block1a15_clock_enable_0, , , );
AB1_ram_block1a15 = AB1_ram_block1a15_PORT_B_data_out[0];


--AB1_ram_block1a7 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a7
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a7_PORT_A_data_in = Y1_acc_7;
AB1_ram_block1a7_PORT_A_data_in_reg = DFFE(AB1_ram_block1a7_PORT_A_data_in, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a7_PORT_A_address_reg = DFFE(AB1_ram_block1a7_PORT_A_address, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a7_PORT_B_address_reg = DFFE(AB1_ram_block1a7_PORT_B_address, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a7_PORT_A_write_enable, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_PORT_B_read_enable = VCC;
AB1_ram_block1a7_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a7_PORT_B_read_enable, AB1_ram_block1a7_clock_0, , , AB1_ram_block1a7_clock_enable_0);
AB1_ram_block1a7_clock_0 = L1__clk0;
AB1_ram_block1a7_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a7_PORT_B_data_out = MEMORY(AB1_ram_block1a7_PORT_A_data_in_reg, , AB1_ram_block1a7_PORT_A_address_reg, AB1_ram_block1a7_PORT_B_address_reg, AB1_ram_block1a7_PORT_A_write_enable_reg, AB1_ram_block1a7_PORT_B_read_enable_reg, , , AB1_ram_block1a7_clock_0, , AB1_ram_block1a7_clock_enable_0, , , );
AB1_ram_block1a7 = AB1_ram_block1a7_PORT_B_data_out[0];


--CB1L8 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result246w~10
--operation mode is normal

CB1L8 = AB1_ram_block1a15 & (AB1_ram_block1a7 # AB1_address_reg_b[0]) # !AB1_ram_block1a15 & AB1_ram_block1a7 & !AB1_address_reg_b[0];


--Y1_s_ir_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir_2
--operation mode is normal

Y1_s_ir_2_lut_out = E1_prog_data_o_2;
Y1_s_ir_2 = DFFEA(Y1_s_ir_2_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--E1_prog_data_o_2 is mc8051_datamux:i_mc8051_datamux|prog_data_o_2
--operation mode is normal

E1_prog_data_o_2_lut_out = CB3L3 & (CB1L3 # C1_rom_en_o_0_a2) # !CB3L3 & CB1L3 & !C1_rom_en_o_0_a2;
E1_prog_data_o_2 = DFFEA(E1_prog_data_o_2_lut_out, !L1__clk0, VCC, , , , );


--X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1_0_0_a[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1_0_0_a[3] = Y1_state_o_3 & !E1_prog_data_o_5 # !Y1_state_o_3 & !Y1_s_ir_5 # !Y1_state_o_1;


--X1_N_2399_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2399_i_i_o2
--operation mode is normal

X1_N_2399_i_i_o2 = !Y1_command_o_4 & (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--X1_bdata_mux_o_1_iv_0_a2_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_a[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_a[3] = Y1_state_o_2 & !Y1_command_o_6 & Y1_command_o_0 # !Y1_state_o_2 & (!Y1_command_o_0 # !Y1_command_o_6);


--X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i_o2[1]
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & (Y1_state_o_3 & !E1_prog_data_o_2 # !Y1_state_o_3 & !Y1_s_ir_2);


--X1_bdata_mux_o_1_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_a[3]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_a[3] = Y1_state_o_1 & Y1_command_o_5 & Y1_command_o_4 & !Y1_command_o_0;


--X1_adrx_mux_o_0_a2_0_a3_1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_1_i[1]
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_1_i[1] = X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & (Y1_state_o_3 & E1_prog_data_o_6 # !Y1_state_o_3 & Y1_s_ir_6);


--Y1_s_ram_adr_i_i_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ram_adr_i_i_1
--operation mode is normal

Y1_s_ram_adr_i_i_1 = !Y1_s_adr_1_iv[4];

--Y1_s_preadr[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[4]
--operation mode is normal

Y1_s_preadr[4] = DFFEA(Y1_s_ram_adr_i_i_1, L1__clk0, reset_n, , , , );


--Y1_s_ram_adr_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ram_adr_i_i_0
--operation mode is normal

Y1_s_ram_adr_i_i_0 = !Y1_s_adr_1_iv_7[3];

--Y1_s_preadr[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[3]
--operation mode is normal

Y1_s_preadr[3] = DFFEA(Y1_s_ram_adr_i_i_0, L1__clk0, reset_n, , , , );


--Y1_un52_s_preadr is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un52_s_preadr
--operation mode is normal

Y1_un52_s_preadr = !Y1_s_preadr[0] & Y1_s_preadr[1] & Y1_s_preadr[3] & Y1_un52_s_preadr_a;


--Y1_s_ram_adr_i_i_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ram_adr_i_i_3
--operation mode is normal

Y1_s_ram_adr_i_i_3 = !Y1_s_adr_1_iv_0_0;

--Y1_s_preadr[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[6]
--operation mode is normal

Y1_s_preadr[6] = DFFEA(Y1_s_ram_adr_i_i_3, L1__clk0, reset_n, , , , );


--Y1_bit_data_o_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_5
--operation mode is normal

Y1_bit_data_o_5 = Y1_s_preadr[4] & !Y1_bit_data_o_5_a # !Y1_s_preadr[4] & Y1_s_bit_data_8_7_0;


--Y1_bit_data_o_11_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_11_a
--operation mode is normal

Y1_bit_data_o_11_a = Y1_s_preadr[4] & (Y1_s_preadr[3] & !Y1_s_bit_data_5_7_0 # !Y1_s_preadr[3] & !Y1_bit_data_o_1) # !Y1_s_preadr[4] & !Y1_bit_data_o_1;


--Y1_bit_data_o_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_10_a
--operation mode is normal

Y1_bit_data_o_10_a = Y1_s_preadr[4] & !Y1_s_preadr[3];


--Y1_bit_data_o_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_7
--operation mode is normal

Y1_bit_data_o_7 = Y1_s_preadr[6] & Y1_bit_data_o_4 # !Y1_s_preadr[6] & Y1_bit_data_o_2;


--Y1_bit_data_o_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_8
--operation mode is normal

Y1_bit_data_o_8 = Y1_s_preadr[7] & !Y1_bit_data_o_8_a # !Y1_s_preadr[7] & Y1_s_bit_data_16_7_0;


--U1_cy_o_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_0
--operation mode is normal

U1_cy_o_iv_0_a2_0 = !U1_cy_o_0_iv_0_o2_0_0 & (T1_result_o_sn_m13 & !U1_cy_o_iv_0_a2_a[1] # !T1_result_o_sn_m13 & T1_un1_op_a_i & U1_cy_o_iv_0_a2_a[1]);


--U1_cy_o_iv_0_a_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a_0
--operation mode is normal

U1_cy_o_iv_0_a_0 = Y1_psw_o_7 & !U1_opb_o_iv_0_a2_2_0 & (U1_opa_o_1_0_o2_s_0_0 # !W1_v_lresult_1_1) # !Y1_psw_o_7 & (U1_opa_o_1_0_o2_s_0_0 # !W1_v_lresult_1_1);


--X1_state_i_m_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_0
--operation mode is normal

X1_state_i_m_4_0 = Y1_state_o_2 & X1_N_2380_i_i_o2 & X1_state_i_m_4_a[2] & X1_un4_s_intblock_0_0;


--Y1_un1_psw_o_m_d_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c[7]
--operation mode is normal

Y1_un1_psw_o_m_d_c[7] = !Y1_psw_o_7 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_psw_o_m_d_c_a[7] & Y1_un1_gprbit_1528_46_0_a2_0_s;


--Y1_un1_psw_o_m_d_0_2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2[7]
--operation mode is normal

Y1_un1_psw_o_m_d_0_2[7] = Y1_un1_psw_o_m_d_0_0[7] & !Y1_un1_psw_o_m_d_0_2_a[7] & (Y1_s_data_15_0_3 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_un1_psw_o_m_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_c[7]
--operation mode is normal

Y1_un1_psw_o_m_c[7] = !Y1_psw_o_7 & Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_un1_gprbit_1527_27_0_a2 & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--Y1_un1_psw_o_m_d_d[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_d[7]
--operation mode is normal

Y1_un1_psw_o_m_d_d[7] = !Y1_psw_o_7 & (Y1_un1_gprbit_1528_75_0_a2 # Y1_un1_gprbit_1528_55_0_a2 # !Y1_psw_31_1_s_0[7]);


--X1_bdata_mux_o_1_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a[0] = X1_bdata_mux_o_1_iv_0_1[0] & !X1_bdata_mux_o_1_iv_0_a2_0[3] & (U1_result_a_o_iv_0_0_5 # !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0);


--X1_data_mux_o_1_iv_0_a2_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_8[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_8[3] = !Y1_command_o_5 & (Y1_state_o_3 & E1_prog_data_o_6 # !Y1_state_o_3 & Y1_s_ir_6);


--X1_bdata_mux_o_1_iv_0_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_0_a2_a[1]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_0_a2_a[1] = !Y1_state_o_2 & !Y1_command_o_0 # !X1_N_2380_i_i_o2;


--X1_data_mux_o_1_iv_0_a2_2_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_2_1[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_2_1[3] = E1_prog_data_o_4 & Y1_state_o_3 & X1_data_mux_o_1_iv_0_a2_10[3];


--X1_un1_s_intblock_81_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_81_a
--operation mode is normal

X1_un1_s_intblock_81_a = !X1_un1_s_intblock_38_0 & !Y1_un9_s_command & !I_203_0 # !Y1_state_o_2;


--X1_regs_wr_en_o_3_iv_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_7[2] = X1_un4_s_intblock_0 & (Y1_b41_i_o3 # !X1_un4_s_intblock_0_0) # !X1_un4_s_intblock_0 & X1_regs_wr_en_o_3_iv_7_a[2] & (Y1_b41_i_o3 # !X1_un4_s_intblock_0_0);


--X1_un1_state_i_24_i_a2_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0
--operation mode is normal

X1_un1_state_i_24_i_a2_i_a2_0 = !X1_un1_state_i_24_i_a2_i_a2_0_a & X1_data_mux_o_1_iv_0_a2_8[3] & X1_N_2380_i_i_o2;


--X1_un1_un1178_s_instr_category_2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1178_s_instr_category_2_0_0
--operation mode is normal

X1_un1_un1178_s_instr_category_2_0_0 = X1_un1_state_i_39_0_0_o2_0_o2 # X1_un1_un1178_s_instr_category_2_0_0_a & (X1_N_2380_i_i_o2 # !X1_un1_un294_s_instr_category_1_0_a2_1_1);


--X1_un1_state_i_54_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_54_a
--operation mode is normal

X1_un1_state_i_54_a = !X1_wrx_mux_o_0_a2_0_a2 # !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1_command_o_0 # !Y1_command_o_2;


--X1_regs_wr_en_o_3_iv_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_3[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_3[2] = !X1_un1_s_intblock_10 & !X1_alu_cmd_o_2_iv_0_a4_0[5] & !X1_state_i_m_3[1];


--X1_regs_wr_en_o_3_iv_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_4[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_4[2] = !X1_un1_state_i_9_m_3_0_a2 & X1_regs_wr_en_o_3_iv_2[2] & (!X1_un1_s_intblock_47_1 # !X1_un12926_s_instr_category_0_a3_0_a2);


--X1_N_2386_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2386_i_i_o2
--operation mode is normal

X1_N_2386_i_i_o2 = !Y1_command_o_5 & Y1_command_o_4 & !Y1_command_o_7;


--X1_N_2435_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2435_i_i_o2
--operation mode is normal

X1_N_2435_i_i_o2 = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & (Y1_state_o_3 & E1_prog_data_o_2 # !Y1_state_o_3 & Y1_s_ir_2);


--X1_data_mux_o_1_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_0[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_0[3] = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2399_i_i_o2 & !X1_data_mux_o_1_iv_0_a2_0_a[3] & X1_un4_s_intblock_0_0;


--X1_data_mux_o_1_iv_0_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_1_a[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_1_a[3] = !X1_data_mux_o_1_iv_0_a2_3_0[3] & (!X1_N_2435_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3] # !Y1_command_o_7);


--X1_un1_state_i_133_0_a2_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_133_0_a2_0_a2_1
--operation mode is normal

X1_un1_state_i_133_0_a2_0_a2_1 = !Y1_command_o_1 & X1_N_2377_i_0_a2_s & X1_un1_state_i_227_0_0_a3_1_0 & X1_un4_s_intblock_0_0;


--X1_un7186_s_instr_category_i_i_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3_1 = X1_un7186_s_instr_category_i_i_a3_1_s & (Y1_state_o_3 & !E1_prog_data_o_7 # !Y1_state_o_3 & !Y1_s_ir_7);


--X1_un1_un2025_s_instr_category_0_a2_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_a2_1_0_a2
--operation mode is normal

X1_un1_un2025_s_instr_category_0_a2_1_0_a2 = Y1_state_o_0 & X1_un145_state_0_a2;


--X1_alu_cmd_o_2_iv_0_a4_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_0_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_0_a[5] = !Y1_command_o_2 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--Y1_un1_command_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4
--operation mode is normal

Y1_un1_command_o_4 = Y1_command_o_4 & Y1_un1_command_o_4_a & Y1_un1_command_o_4_2 & Y1_un1_command_o_4_2_0;


--X1_un1_s_intblock_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_10
--operation mode is normal

X1_un1_s_intblock_10 = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_N_2399_i_i_o2 & X1_un1_s_intblock_10_a & !X1_un4_s_intblock_0;


--X1_un9547_s_instr_category_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9547_s_instr_category_0_a2_0
--operation mode is normal

X1_un9547_s_instr_category_0_a2_0 = Y1_command_o_5 & !Y1_command_o_4 & !Y1_command_o_7;


--X1_un611_s_instr_category_2_0_a2_0_0_a2_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un611_s_instr_category_2_0_a2_0_0_a2_i
--operation mode is normal

X1_un611_s_instr_category_2_0_a2_0_0_a2_i = Y1_command_o_5 & (Y1_state_o_3 & E1_prog_data_o_4 # !Y1_state_o_3 & Y1_s_ir_4);


--X1_alu_cmd_o_2_iv_0_o2_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_0_a[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_0_a[4] = !Y1_command_o_2 & !Y1_command_o_6 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] = X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] # X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] & X1_N_2433_i_i);


--X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1_4_m2
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_1_4_m2 = !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !Y1_state_o_1) # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4];


--X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_a[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_a[4] = !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & (!X1_N_2438_i_i_o2 # !Y1_state_o_1) # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_state_i_m_23_i_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_5[2]
--operation mode is normal

X1_state_i_m_23_i_5[2] = X1_state_i_m_23_i_5_a[2] & X1_state_i_m_23_i_3[2] & (Y1_command_o_3 # !Y1_un1_command_o_4_2);


--X1_data_mux_o_2_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_a[0]
--operation mode is normal

X1_data_mux_o_2_iv_0_a[0] = !X1_un1_un15_s_instr_category_1_0_a3 & (!X1_un1_un15_s_instr_category_1_0_a3_0_1 # !X1_un7558_s_instr_category_0_a2_0_a2_s) # !Y1_state_o_1;


--X1_data_mux_o_2_iv_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_0_a[1]
--operation mode is normal

X1_data_mux_o_2_iv_0_a[1] = !Y1_command_o_3 & Y1_command_o_2 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un8929_s_instr_category_0_a3_1;


--X1_data_mux_o_2_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_Z[1]
--operation mode is normal

X1_data_mux_o_2_iv_2_Z[1] = X1_data_mux_o_2_iv_2_a[1] & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1_state_o_2);


--Y1_pc_comb_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[1]
--operation mode is normal

Y1_pc_comb_11_a[1] = Y1_pc_comb_5[1] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[1] # !Y1_pc_comb_5[1] & (!Y1_pc_comb_3[1] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[1]
--operation mode is normal

Y1_pc_comb_10[1] = Y1_pc[1] & (Y1_pc_comb_9[1] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[1] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[1];


--EB1_ram_block1a9 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a9
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a9_PORT_A_data_in = Y1_acc_1;
EB1_ram_block1a9_PORT_A_data_in_reg = DFFE(EB1_ram_block1a9_PORT_A_data_in, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a9_PORT_A_address_reg = DFFE(EB1_ram_block1a9_PORT_A_address, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a9_PORT_B_address_reg = DFFE(EB1_ram_block1a9_PORT_B_address, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a9_PORT_A_write_enable, EB1_ram_block1a9_clock_0, , , EB1_ram_block1a9_clock_enable_0);
EB1_ram_block1a9_clock_0 = L1__clk0;
EB1_ram_block1a9_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a9_PORT_A_data_out = MEMORY(EB1_ram_block1a9_PORT_A_data_in_reg, , EB1_ram_block1a9_PORT_A_address_reg, EB1_ram_block1a9_PORT_B_address_reg, EB1_ram_block1a9_PORT_A_write_enable_reg, , , , EB1_ram_block1a9_clock_0, , EB1_ram_block1a9_clock_enable_0, , , );
EB1_ram_block1a9 = EB1_ram_block1a9_PORT_A_data_out[0];


--EB1_ram_block1a1 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a1
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a1_PORT_A_data_in = Y1_acc_1;
EB1_ram_block1a1_PORT_A_data_in_reg = DFFE(EB1_ram_block1a1_PORT_A_data_in, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a1_PORT_A_address_reg = DFFE(EB1_ram_block1a1_PORT_A_address, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a1_PORT_B_address_reg = DFFE(EB1_ram_block1a1_PORT_B_address, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a1_PORT_A_write_enable, EB1_ram_block1a1_clock_0, , , EB1_ram_block1a1_clock_enable_0);
EB1_ram_block1a1_clock_0 = L1__clk0;
EB1_ram_block1a1_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a1_PORT_A_data_out = MEMORY(EB1_ram_block1a1_PORT_A_data_in_reg, , EB1_ram_block1a1_PORT_A_address_reg, EB1_ram_block1a1_PORT_B_address_reg, EB1_ram_block1a1_PORT_A_write_enable_reg, , , , EB1_ram_block1a1_clock_0, , EB1_ram_block1a1_clock_enable_0, , , );
EB1_ram_block1a1 = EB1_ram_block1a1_PORT_A_data_out[0];


--CB2L2 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result174w~10
--operation mode is normal

CB2L2 = EB1_ram_block1a9 & (EB1_ram_block1a1 # EB1_address_reg_a[0]) # !EB1_ram_block1a9 & EB1_ram_block1a1 & !EB1_address_reg_a[0];


--Y1_s_help_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_1
--operation mode is normal

Y1_s_help_1_lut_out = Y1_s_help_11_a[1] & Y1_s_help_11_sn_m7_i & Y1_s_help_11_3[1] # !Y1_s_help_11_a[1] & (Y1_s_help_11_3[1] # !Y1_s_help_11_sn_m7_i);
Y1_s_help_1 = DFFEA(Y1_s_help_1_lut_out, L1__clk0, reset_n, , Y1_s_help32_i, , );


--Y1_s_help16[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[1]
--operation mode is normal

Y1_s_help16[1]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[1] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[1]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[1];
Y1_s_help16[1] = DFFEA(Y1_s_help16[1]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[1]
--operation mode is normal

Y1_s_data_5_0_c[1] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_1 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[9] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[9]
--operation mode is normal

Y1_pc_comb_6_a[9] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add9) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[9];


--Y1_pc_comb_3[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[9]
--operation mode is normal

Y1_pc_comb_3[9] = Y1_pc_comb_3_c[9] & (Y1_pc[9] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[9] & Y1_s_help_1 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[9]
--operation mode is normal

Y1_pc_comb_9[9] = Y1_pc_comb_9_c[9] & (Y1_s_ir_6 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[9] & Y1_un33_pc_comb_add9 & X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_un1_regs_wr_en_i_5_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_1_a
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_1_a = !Y1_un1_command_o_2 & !Y1_b42 & !Y1_un1_command_o_4;


--Y1_un1_regs_wr_en_i_5_0_a2_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_5_0_a2_2_1
--operation mode is normal

Y1_un1_regs_wr_en_i_5_0_a2_2_1 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_s_adr_17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_17
--operation mode is normal

Y1_un1_s_adr_17 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1528_38_3_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_38_3_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1528_38_3_i_i_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_82_i_i_a4;


--Y1_pc_comb_11_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_2
--operation mode is normal

Y1_pc_comb_11_2 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[2] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[2];

--Y1_pc[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[2]
--operation mode is normal

Y1_pc[2] = DFFEA(Y1_pc_comb_11_2, L1__clk0, reset_n, , , , );


--EB1_ram_block1a10 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a10
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a10_PORT_A_data_in = Y1_acc_2;
EB1_ram_block1a10_PORT_A_data_in_reg = DFFE(EB1_ram_block1a10_PORT_A_data_in, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a10_PORT_A_address_reg = DFFE(EB1_ram_block1a10_PORT_A_address, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a10_PORT_B_address_reg = DFFE(EB1_ram_block1a10_PORT_B_address, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a10_PORT_A_write_enable, EB1_ram_block1a10_clock_0, , , EB1_ram_block1a10_clock_enable_0);
EB1_ram_block1a10_clock_0 = L1__clk0;
EB1_ram_block1a10_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a10_PORT_A_data_out = MEMORY(EB1_ram_block1a10_PORT_A_data_in_reg, , EB1_ram_block1a10_PORT_A_address_reg, EB1_ram_block1a10_PORT_B_address_reg, EB1_ram_block1a10_PORT_A_write_enable_reg, , , , EB1_ram_block1a10_clock_0, , EB1_ram_block1a10_clock_enable_0, , , );
EB1_ram_block1a10 = EB1_ram_block1a10_PORT_A_data_out[0];


--EB1_ram_block1a2 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a2
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a2_PORT_A_data_in = Y1_acc_2;
EB1_ram_block1a2_PORT_A_data_in_reg = DFFE(EB1_ram_block1a2_PORT_A_data_in, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a2_PORT_A_address_reg = DFFE(EB1_ram_block1a2_PORT_A_address, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a2_PORT_B_address_reg = DFFE(EB1_ram_block1a2_PORT_B_address, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a2_PORT_A_write_enable, EB1_ram_block1a2_clock_0, , , EB1_ram_block1a2_clock_enable_0);
EB1_ram_block1a2_clock_0 = L1__clk0;
EB1_ram_block1a2_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a2_PORT_A_data_out = MEMORY(EB1_ram_block1a2_PORT_A_data_in_reg, , EB1_ram_block1a2_PORT_A_address_reg, EB1_ram_block1a2_PORT_B_address_reg, EB1_ram_block1a2_PORT_A_write_enable_reg, , , , EB1_ram_block1a2_clock_0, , EB1_ram_block1a2_clock_enable_0, , , );
EB1_ram_block1a2 = EB1_ram_block1a2_PORT_A_data_out[0];


--CB2L3 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result186w~10
--operation mode is normal

CB2L3 = EB1_ram_block1a10 & (EB1_ram_block1a2 # EB1_address_reg_a[0]) # !EB1_ram_block1a10 & EB1_ram_block1a2 & !EB1_address_reg_a[0];


--Y1_s_help16[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[2]
--operation mode is normal

Y1_s_help16[2]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[2] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[2]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[2];
Y1_s_help16[2] = DFFEA(Y1_s_help16[2]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[2]
--operation mode is normal

Y1_s_data_5_0_c[2] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_2 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[10] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[10]
--operation mode is normal

Y1_pc_comb_6_a[10] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add10) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[10];


--Y1_pc_comb_3[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[10]
--operation mode is normal

Y1_pc_comb_3[10] = Y1_pc_comb_3_c[10] & (Y1_pc[10] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[10] & Y1_s_help_2 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[10]
--operation mode is normal

Y1_pc_comb_9[10] = Y1_pc_comb_9_c[10] & (Y1_s_ir_7 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[10] & Y1_un33_pc_comb_add10 & X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_N_3447_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3447_i_0_a2
--operation mode is normal

Y1_N_3447_i_0_a2 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_pc_comb_11_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_3
--operation mode is normal

Y1_pc_comb_11_3 = X1_pc_inc_en_o_1_iv_i_i_1 & !Y1_pc_comb_11_a[3] # !X1_pc_inc_en_o_1_iv_i_i_1 & Y1_pc_comb_10[3];

--Y1_pc[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[3]
--operation mode is normal

Y1_pc[3] = DFFEA(Y1_pc_comb_11_3, L1__clk0, reset_n, , , , );


--Y1_un4_pc_plus2_cout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[1]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[1] = CARRY(Y1_pc[1] & Y1_pc[2]);


--EB1_ram_block1a11 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a11
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a11_PORT_A_data_in = Y1_acc_3;
EB1_ram_block1a11_PORT_A_data_in_reg = DFFE(EB1_ram_block1a11_PORT_A_data_in, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a11_PORT_A_address_reg = DFFE(EB1_ram_block1a11_PORT_A_address, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a11_PORT_B_address_reg = DFFE(EB1_ram_block1a11_PORT_B_address, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a11_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a11_PORT_A_write_enable, EB1_ram_block1a11_clock_0, , , EB1_ram_block1a11_clock_enable_0);
EB1_ram_block1a11_clock_0 = L1__clk0;
EB1_ram_block1a11_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a11_PORT_A_data_out = MEMORY(EB1_ram_block1a11_PORT_A_data_in_reg, , EB1_ram_block1a11_PORT_A_address_reg, EB1_ram_block1a11_PORT_B_address_reg, EB1_ram_block1a11_PORT_A_write_enable_reg, , , , EB1_ram_block1a11_clock_0, , EB1_ram_block1a11_clock_enable_0, , , );
EB1_ram_block1a11 = EB1_ram_block1a11_PORT_A_data_out[0];


--EB1_ram_block1a3 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a3
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a3_PORT_A_data_in = Y1_acc_3;
EB1_ram_block1a3_PORT_A_data_in_reg = DFFE(EB1_ram_block1a3_PORT_A_data_in, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a3_PORT_A_address_reg = DFFE(EB1_ram_block1a3_PORT_A_address, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a3_PORT_B_address_reg = DFFE(EB1_ram_block1a3_PORT_B_address, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a3_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a3_PORT_A_write_enable, EB1_ram_block1a3_clock_0, , , EB1_ram_block1a3_clock_enable_0);
EB1_ram_block1a3_clock_0 = L1__clk0;
EB1_ram_block1a3_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a3_PORT_A_data_out = MEMORY(EB1_ram_block1a3_PORT_A_data_in_reg, , EB1_ram_block1a3_PORT_A_address_reg, EB1_ram_block1a3_PORT_B_address_reg, EB1_ram_block1a3_PORT_A_write_enable_reg, , , , EB1_ram_block1a3_clock_0, , EB1_ram_block1a3_clock_enable_0, , , );
EB1_ram_block1a3 = EB1_ram_block1a3_PORT_A_data_out[0];


--CB2L4 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result198w~10
--operation mode is normal

CB2L4 = EB1_ram_block1a11 & (EB1_ram_block1a3 # EB1_address_reg_a[0]) # !EB1_ram_block1a11 & EB1_ram_block1a3 & !EB1_address_reg_a[0];


--Y1_s_help16[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[3]
--operation mode is normal

Y1_s_help16[3]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[3] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[3]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[3];
Y1_s_help16[3] = DFFEA(Y1_s_help16[3]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_s_data_5_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_5_0_c[3]
--operation mode is normal

Y1_s_data_5_0_c[3] = X1_data_mux_o_1_iv_0_0 & (E1_prog_data_o_3 # X1_data_mux_o_2_iv_0) # !X1_data_mux_o_1_iv_0_0 & Y1_s_help16[11] & !X1_data_mux_o_2_iv_0;


--Y1_pc_comb_6_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[11]
--operation mode is normal

Y1_pc_comb_6_a[11] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add11) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[11];


--Y1_pc_comb_3[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[11]
--operation mode is normal

Y1_pc_comb_3[11] = Y1_pc_comb_3_c[11] & (Y1_pc[11] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[11] & Y1_s_help_3 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[11]
--operation mode is normal

Y1_pc_comb_9[11] = X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_9_a[11] # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[11] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_s_help_3);


--Y1_N_3445_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3445_i_0_a2
--operation mode is normal

Y1_N_3445_i_0_a2 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_b42 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b42
--operation mode is normal

Y1_b42 = Y1_command_o_2 & Y1_command_o_7 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & Y1_b42_a;


--X1_data_mux_o_2_iv_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[0]
--operation mode is normal

X1_data_mux_o_2_iv_2_a[0] = Y1_state_o_1 & !X1_un4_s_intblock_0 & X1_un12926_s_instr_category_0_a3_0_a2 # !X1_data_mux_o_2_iv_0_Z[0];


--Y1_s_help_11_3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[4]
--operation mode is normal

Y1_s_help_11_3_a[4] = Y1_psw_o[4] & !E1_prog_data_o_4 & !X1_help_en_o_1_iv_0_0 # !Y1_psw_o[4] & (X1_help_en_o_1_iv_0_0 # !E1_prog_data_o_4);


--Y1_s_help_11_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_2[4]
--operation mode is normal

Y1_s_help_11_2[4] = Y1_s_help32_2 & !U1_result_a_o_iv_0_0_1_0 # !Y1_s_help32_2 & (X1_help_en_o_1_iv_0_0 $ !X1_help_en_o_1_iv_0);


--Y1_un4_pc_plus1_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[4]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[4]_carry_eqn = Y1_un4_pc_plus1_cout[2];
Y1_un4_pc_plus1_combout[4] = Y1_pc[4] $ !Y1_un4_pc_plus1_combout[4]_carry_eqn;

--Y1_un4_pc_plus1_cout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[4]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[4] = CARRY(Y1_pc[4] & Y1_pc[5] & !Y1_un4_pc_plus1_cout[2]);


--Y1_s_help16_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[4]
--operation mode is normal

Y1_s_help16_6_a[4] = Y1_un7_s_help16_combout[4] & !Y1_un4_pc_plus2_combout[4] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[4] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[4]);


--X1_state_i_m_4_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_1_0
--operation mode is normal

X1_state_i_m_4_1_0 = Y1_state_o_3 & X1_un4_s_intblock_0_0;


--Y1_N_3453_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3453_i_0_a2
--operation mode is normal

Y1_N_3453_i_0_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_pc_comb_6[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[12]
--operation mode is normal

Y1_pc_comb_6[12] = Y1_pc_comb_6_a[12] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[12] # !Y1_pc_comb_6_a[12] & (Y1_pc_comb_3[12] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[12]
--operation mode is normal

Y1_pc_comb_11_a[12] = Y1_pc[12] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[12] # !Y1_pc[12] & (!Y1_pc_comb_9[12] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_11_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[4]
--operation mode is normal

Y1_pc_comb_11_a[4] = Y1_pc_comb_5[4] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[4] # !Y1_pc_comb_5[4] & (!Y1_pc_comb_3[4] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[4]
--operation mode is normal

Y1_pc_comb_10[4] = Y1_pc[4] & (Y1_pc_comb_9[4] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[4] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[4];


--Y1_s_help16[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[12]
--operation mode is normal

Y1_s_help16[12]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[12] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[12]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[12];
Y1_s_help16[12] = DFFEA(Y1_s_help16[12]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a12 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a12
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a12_PORT_A_data_in = Y1_acc_4;
EB1_ram_block1a12_PORT_A_data_in_reg = DFFE(EB1_ram_block1a12_PORT_A_data_in, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a12_PORT_A_address_reg = DFFE(EB1_ram_block1a12_PORT_A_address, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a12_PORT_B_address_reg = DFFE(EB1_ram_block1a12_PORT_B_address, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a12_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a12_PORT_A_write_enable, EB1_ram_block1a12_clock_0, , , EB1_ram_block1a12_clock_enable_0);
EB1_ram_block1a12_clock_0 = L1__clk0;
EB1_ram_block1a12_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a12_PORT_A_data_out = MEMORY(EB1_ram_block1a12_PORT_A_data_in_reg, , EB1_ram_block1a12_PORT_A_address_reg, EB1_ram_block1a12_PORT_B_address_reg, EB1_ram_block1a12_PORT_A_write_enable_reg, , , , EB1_ram_block1a12_clock_0, , EB1_ram_block1a12_clock_enable_0, , , );
EB1_ram_block1a12 = EB1_ram_block1a12_PORT_A_data_out[0];


--EB1_ram_block1a4 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a4
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a4_PORT_A_data_in = Y1_acc_4;
EB1_ram_block1a4_PORT_A_data_in_reg = DFFE(EB1_ram_block1a4_PORT_A_data_in, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a4_PORT_A_address_reg = DFFE(EB1_ram_block1a4_PORT_A_address, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a4_PORT_B_address_reg = DFFE(EB1_ram_block1a4_PORT_B_address, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a4_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a4_PORT_A_write_enable, EB1_ram_block1a4_clock_0, , , EB1_ram_block1a4_clock_enable_0);
EB1_ram_block1a4_clock_0 = L1__clk0;
EB1_ram_block1a4_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a4_PORT_A_data_out = MEMORY(EB1_ram_block1a4_PORT_A_data_in_reg, , EB1_ram_block1a4_PORT_A_address_reg, EB1_ram_block1a4_PORT_B_address_reg, EB1_ram_block1a4_PORT_A_write_enable_reg, , , , EB1_ram_block1a4_clock_0, , EB1_ram_block1a4_clock_enable_0, , , );
EB1_ram_block1a4 = EB1_ram_block1a4_PORT_A_data_out[0];


--CB2L5 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result210w~10
--operation mode is normal

CB2L5 = EB1_ram_block1a12 & (EB1_ram_block1a4 # EB1_address_reg_a[0]) # !EB1_ram_block1a12 & EB1_ram_block1a4 & !EB1_address_reg_a[0];


--Y1_s_help_11_3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[5]
--operation mode is normal

Y1_s_help_11_3_a[5] = Y1_s_help32_2 & !U1_result_a_o_iv_0_0_5 # !Y1_s_help32_2 & !X1_un1_state_i_4_0 & X1_un4_s_intblock_0;


--Y1_un4_pc_plus1_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[5]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[5]_carry_eqn = Y1_un4_pc_plus1_cout[3];
Y1_un4_pc_plus1_combout[5] = Y1_pc[5] $ (Y1_pc[4] & !Y1_un4_pc_plus1_combout[5]_carry_eqn);

--Y1_un4_pc_plus1_cout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[5]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[5] = CARRY(Y1_pc[4] & Y1_pc[5] & !Y1_un4_pc_plus1_cout[3]);


--Y1_s_help16_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[5]
--operation mode is normal

Y1_s_help16_6_a[5] = Y1_un7_s_help16_combout[5] & !Y1_un4_pc_plus2_combout[5] & X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[5] & (!X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[5]);


--Y1_un1_gprbit_1528_70_3_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_70_3_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_70_3_0_a3_0_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_pc_comb_6[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[13]
--operation mode is normal

Y1_pc_comb_6[13] = Y1_pc_comb_6_a[13] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[13] # !Y1_pc_comb_6_a[13] & (Y1_pc_comb_3[13] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[13]
--operation mode is normal

Y1_pc_comb_11_a[13] = Y1_pc[13] & X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_9[13] # !Y1_pc[13] & (!Y1_pc_comb_9[13] # !X1_pc_inc_en_o_0_iv_0_0);


--Y1_pc_comb_11_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[5]
--operation mode is normal

Y1_pc_comb_11_a[5] = Y1_pc_comb_5[5] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[5] # !Y1_pc_comb_5[5] & (!Y1_pc_comb_3[5] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[5]
--operation mode is normal

Y1_pc_comb_10[5] = Y1_pc[5] & (Y1_pc_comb_9[5] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[5] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[5];


--Y1_s_help16[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[13]
--operation mode is normal

Y1_s_help16[13]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[13] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[13]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[13];
Y1_s_help16[13] = DFFEA(Y1_s_help16[13]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a13 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a13
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a13_PORT_A_data_in = Y1_acc_5;
EB1_ram_block1a13_PORT_A_data_in_reg = DFFE(EB1_ram_block1a13_PORT_A_data_in, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a13_PORT_A_address_reg = DFFE(EB1_ram_block1a13_PORT_A_address, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a13_PORT_B_address_reg = DFFE(EB1_ram_block1a13_PORT_B_address, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a13_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a13_PORT_A_write_enable, EB1_ram_block1a13_clock_0, , , EB1_ram_block1a13_clock_enable_0);
EB1_ram_block1a13_clock_0 = L1__clk0;
EB1_ram_block1a13_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a13_PORT_A_data_out = MEMORY(EB1_ram_block1a13_PORT_A_data_in_reg, , EB1_ram_block1a13_PORT_A_address_reg, EB1_ram_block1a13_PORT_B_address_reg, EB1_ram_block1a13_PORT_A_write_enable_reg, , , , EB1_ram_block1a13_clock_0, , EB1_ram_block1a13_clock_enable_0, , , );
EB1_ram_block1a13 = EB1_ram_block1a13_PORT_A_data_out[0];


--EB1_ram_block1a5 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a5
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a5_PORT_A_data_in = Y1_acc_5;
EB1_ram_block1a5_PORT_A_data_in_reg = DFFE(EB1_ram_block1a5_PORT_A_data_in, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a5_PORT_A_address_reg = DFFE(EB1_ram_block1a5_PORT_A_address, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a5_PORT_B_address_reg = DFFE(EB1_ram_block1a5_PORT_B_address, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a5_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a5_PORT_A_write_enable, EB1_ram_block1a5_clock_0, , , EB1_ram_block1a5_clock_enable_0);
EB1_ram_block1a5_clock_0 = L1__clk0;
EB1_ram_block1a5_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a5_PORT_A_data_out = MEMORY(EB1_ram_block1a5_PORT_A_data_in_reg, , EB1_ram_block1a5_PORT_A_address_reg, EB1_ram_block1a5_PORT_B_address_reg, EB1_ram_block1a5_PORT_A_write_enable_reg, , , , EB1_ram_block1a5_clock_0, , EB1_ram_block1a5_clock_enable_0, , , );
EB1_ram_block1a5 = EB1_ram_block1a5_PORT_A_data_out[0];


--CB2L6 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result222w~10
--operation mode is normal

CB2L6 = EB1_ram_block1a13 & (EB1_ram_block1a5 # EB1_address_reg_a[0]) # !EB1_ram_block1a13 & EB1_ram_block1a5 & !EB1_address_reg_a[0];


--Y1_s_help_11_3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[6]
--operation mode is normal

Y1_s_help_11_3_a[6] = E1_prog_data_o_6 & !X1_help_en_o_1_iv_0_0;


--Y1_un4_pc_plus1_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[6]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[6]_carry_eqn = Y1_un4_pc_plus1_cout[4];
Y1_un4_pc_plus1_combout[6] = Y1_pc[6] $ Y1_un4_pc_plus1_combout[6]_carry_eqn;

--Y1_un4_pc_plus1_cout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[6]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[6] = CARRY(!Y1_un4_pc_plus1_cout[4] # !Y1_pc[7] # !Y1_pc[6]);


--Y1_s_help16_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[6]
--operation mode is normal

Y1_s_help16_6_a[6] = Y1_un7_s_help16_combout[6] & !Y1_un4_pc_plus2_combout[6] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[6] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[6]);


--Y1_s_reg_data_30[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[6]
--operation mode is normal

Y1_s_reg_data_30[6] = Y1_s_reg_data_sn_m29 & Y1_s_reg_data_28[6] # !Y1_s_reg_data_sn_m29 & !Y1_s_reg_data_30_a[6] & Y1_s_reg_data_sn_m23_1;


--Y1_s_reg_data_u_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[6]
--operation mode is normal

Y1_s_reg_data_u_a[6] = Y1_s_preadr[7] & (Y1_s_preadr[3] & !Y1_s_reg_data_21[6] # !Y1_s_preadr[3] & !Y1_s_reg_data_18[6]) # !Y1_s_preadr[7] & !Y1_s_reg_data_21[6];


--Y1_un1_gprbit_1528_58_3_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_3_0_a3_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_58_3_0_a3_0_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & Y1_un1_gprbit_1527_4_i_2;


--Y1_pc_comb_10[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[14]
--operation mode is normal

Y1_pc_comb_10[14] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_10_a[14] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_10_d[14]) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_10_d[14];


--Y1_pc_comb_6[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[14]
--operation mode is normal

Y1_pc_comb_6[14] = Y1_pc_comb_6_a[14] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[14] # !Y1_pc_comb_6_a[14] & (Y1_pc_comb_3[14] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[6]
--operation mode is normal

Y1_pc_comb_11_a[6] = Y1_pc_comb_5[6] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[6] # !Y1_pc_comb_5[6] & (!Y1_pc_comb_3[6] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[6]
--operation mode is normal

Y1_pc_comb_10[6] = Y1_pc[6] & (Y1_pc_comb_9[6] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[6] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[6];


--Y1_s_help16[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[14]
--operation mode is normal

Y1_s_help16[14]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[14] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[14]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[14];
Y1_s_help16[14] = DFFEA(Y1_s_help16[14]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a14 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a14
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a14_PORT_A_data_in = Y1_acc_6;
EB1_ram_block1a14_PORT_A_data_in_reg = DFFE(EB1_ram_block1a14_PORT_A_data_in, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a14_PORT_A_address_reg = DFFE(EB1_ram_block1a14_PORT_A_address, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a14_PORT_B_address_reg = DFFE(EB1_ram_block1a14_PORT_B_address, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a14_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a14_PORT_A_write_enable, EB1_ram_block1a14_clock_0, , , EB1_ram_block1a14_clock_enable_0);
EB1_ram_block1a14_clock_0 = L1__clk0;
EB1_ram_block1a14_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a14_PORT_A_data_out = MEMORY(EB1_ram_block1a14_PORT_A_data_in_reg, , EB1_ram_block1a14_PORT_A_address_reg, EB1_ram_block1a14_PORT_B_address_reg, EB1_ram_block1a14_PORT_A_write_enable_reg, , , , EB1_ram_block1a14_clock_0, , EB1_ram_block1a14_clock_enable_0, , , );
EB1_ram_block1a14 = EB1_ram_block1a14_PORT_A_data_out[0];


--EB1_ram_block1a6 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a6
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a6_PORT_A_data_in = Y1_acc_6;
EB1_ram_block1a6_PORT_A_data_in_reg = DFFE(EB1_ram_block1a6_PORT_A_data_in, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a6_PORT_A_address_reg = DFFE(EB1_ram_block1a6_PORT_A_address, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a6_PORT_B_address_reg = DFFE(EB1_ram_block1a6_PORT_B_address, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a6_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a6_PORT_A_write_enable, EB1_ram_block1a6_clock_0, , , EB1_ram_block1a6_clock_enable_0);
EB1_ram_block1a6_clock_0 = L1__clk0;
EB1_ram_block1a6_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a6_PORT_A_data_out = MEMORY(EB1_ram_block1a6_PORT_A_data_in_reg, , EB1_ram_block1a6_PORT_A_address_reg, EB1_ram_block1a6_PORT_B_address_reg, EB1_ram_block1a6_PORT_A_write_enable_reg, , , , EB1_ram_block1a6_clock_0, , EB1_ram_block1a6_clock_enable_0, , , );
EB1_ram_block1a6 = EB1_ram_block1a6_PORT_A_data_out[0];


--CB2L7 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result234w~10
--operation mode is normal

CB2L7 = EB1_ram_block1a14 & (EB1_ram_block1a6 # EB1_address_reg_a[0]) # !EB1_ram_block1a14 & EB1_ram_block1a6 & !EB1_address_reg_a[0];


--Y1_s_help_11_3_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[7]
--operation mode is normal

Y1_s_help_11_3_a[7] = E1_prog_data_o_7 & !X1_help_en_o_1_iv_0_0;


--Y1_un4_pc_plus1_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[7]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[7]_carry_eqn = Y1_un4_pc_plus1_cout[5];
Y1_un4_pc_plus1_combout[7] = Y1_pc[7] $ (Y1_pc[6] & Y1_un4_pc_plus1_combout[7]_carry_eqn);

--Y1_un4_pc_plus1_cout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[7]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[7] = CARRY(!Y1_un4_pc_plus1_cout[5] # !Y1_pc[7] # !Y1_pc[6]);


--Y1_s_help16_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[7]
--operation mode is normal

Y1_s_help16_6_a[7] = Y1_un7_s_help16_combout[7] & !Y1_un4_pc_plus2_combout[7] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[7] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[7]);


--Y1_s_reg_data_u_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[7]
--operation mode is normal

Y1_s_reg_data_u_a[7] = Y1_s_preadr[5] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_31[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[7]
--operation mode is normal

Y1_s_reg_data_31[7] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[7] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[7];


--Y1_pc_comb_10[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[15]
--operation mode is normal

Y1_pc_comb_10[15] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_10_a[15] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_10_d[15]) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_10_d[15];


--Y1_pc_comb_6[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6[15]
--operation mode is normal

Y1_pc_comb_6[15] = Y1_pc_comb_6_a[15] & X1_pc_inc_en_o_1_iv_i_i_0 & Y1_pc_comb_3[15] # !Y1_pc_comb_6_a[15] & (Y1_pc_comb_3[15] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[7]
--operation mode is normal

Y1_pc_comb_11_a[7] = Y1_pc_comb_5[7] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[7] # !Y1_pc_comb_5[7] & (!Y1_pc_comb_3[7] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[7]
--operation mode is normal

Y1_pc_comb_10[7] = Y1_pc[7] & (Y1_pc_comb_9[7] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[7] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[7];


--Y1_s_help16[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[15]
--operation mode is normal

Y1_s_help16[15]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[15] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[15]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[15];
Y1_s_help16[15] = DFFEA(Y1_s_help16[15]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--EB1_ram_block1a15 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a15
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a15_PORT_A_data_in = Y1_acc_7;
EB1_ram_block1a15_PORT_A_data_in_reg = DFFE(EB1_ram_block1a15_PORT_A_data_in, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a15_PORT_A_address_reg = DFFE(EB1_ram_block1a15_PORT_A_address, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a15_PORT_B_address_reg = DFFE(EB1_ram_block1a15_PORT_B_address, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_PORT_A_write_enable = BB1_eq_node[1];
EB1_ram_block1a15_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a15_PORT_A_write_enable, EB1_ram_block1a15_clock_0, , , EB1_ram_block1a15_clock_enable_0);
EB1_ram_block1a15_clock_0 = L1__clk0;
EB1_ram_block1a15_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a15_PORT_A_data_out = MEMORY(EB1_ram_block1a15_PORT_A_data_in_reg, , EB1_ram_block1a15_PORT_A_address_reg, EB1_ram_block1a15_PORT_B_address_reg, EB1_ram_block1a15_PORT_A_write_enable_reg, , , , EB1_ram_block1a15_clock_0, , EB1_ram_block1a15_clock_enable_0, , , );
EB1_ram_block1a15 = EB1_ram_block1a15_PORT_A_data_out[0];


--EB1_ram_block1a7 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|ram_block1a7
--RAM Block Operation Mode: Single Port
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
EB1_ram_block1a7_PORT_A_data_in = Y1_acc_7;
EB1_ram_block1a7_PORT_A_data_in_reg = DFFE(EB1_ram_block1a7_PORT_A_data_in, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a7_PORT_A_address_reg = DFFE(EB1_ram_block1a7_PORT_A_address, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_PORT_B_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
EB1_ram_block1a7_PORT_B_address_reg = DFFE(EB1_ram_block1a7_PORT_B_address, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_PORT_A_write_enable = BB1_eq_node[0];
EB1_ram_block1a7_PORT_A_write_enable_reg = DFFE(EB1_ram_block1a7_PORT_A_write_enable, EB1_ram_block1a7_clock_0, , , EB1_ram_block1a7_clock_enable_0);
EB1_ram_block1a7_clock_0 = L1__clk0;
EB1_ram_block1a7_clock_enable_0 = C1_ramx_en_o_0_a2;
EB1_ram_block1a7_PORT_A_data_out = MEMORY(EB1_ram_block1a7_PORT_A_data_in_reg, , EB1_ram_block1a7_PORT_A_address_reg, EB1_ram_block1a7_PORT_B_address_reg, EB1_ram_block1a7_PORT_A_write_enable_reg, , , , EB1_ram_block1a7_clock_0, , EB1_ram_block1a7_clock_enable_0, , , );
EB1_ram_block1a7 = EB1_ram_block1a7_PORT_A_data_out[0];


--CB2L8 is mc8051_ramx:i_mc8051_ramx|altsyncram:altsyncram_component|altsyncram_rgv:auto_generated|mux_vab:mux2|w_result246w~10
--operation mode is normal

CB2L8 = EB1_ram_block1a15 & (EB1_ram_block1a7 # EB1_address_reg_a[0]) # !EB1_ram_block1a15 & EB1_ram_block1a7 & !EB1_address_reg_a[0];


--M1_s_tran_sh_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_2
--operation mode is normal

M1_s_tran_sh_2_lut_out = Y1_scon_0_7 & !I_298_a # !Y1_scon_0_7 & !I_288;
M1_s_tran_sh_2 = DFFEA(M1_s_tran_sh_2_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_256_a is I_256_a
--operation mode is normal

I_256_a = Y1_scon_0_6 & !M1_s_tran_sh_2 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_2 # !I_211 & !M1_s_tran_sh_2);


--M1_s_txpre_count[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_txpre_count[5]
--operation mode is normal

M1_s_txpre_count[5]_carry_eqn = M1_s_txpre_count_cout[4];
M1_s_txpre_count[5]_lut_out = M1_s_txpre_count[5] $ M1_s_txpre_count[5]_carry_eqn;
M1_s_txpre_count[5]_sload_eqn = (Y1_all_trans_o_0 & ~GND) # (!Y1_all_trans_o_0 & M1_s_txpre_count[5]_lut_out);
M1_s_txpre_count[5] = DFFEA(M1_s_txpre_count[5]_sload_eqn, L1__clk0, reset_n, , , , );


--M1_v_txstep_45_iv_i_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_a2_1[0]
--operation mode is normal

M1_v_txstep_45_iv_i_a2_1[0] = !M1_s_trans & M1_s_tran_state_3 & M1_s_tran_state_1;


--M1_v_txstep_45_iv_i_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_2_a[0]
--operation mode is normal

M1_v_txstep_45_iv_i_2_a[0] = M1_s_tran_state_1 & !M1_s_tran_state_0 & Y1_scon_0_7 # !M1_s_tran_state_1 & !Y1_scon_0_7 & (M1_s_tran_state_0 $ !Y1_scon_0_6);


--M1_v_txstep_45_iv_i_1_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_1_a[0]
--operation mode is normal

M1_v_txstep_45_iv_i_1_a[0] = !Y1_scon_0_6 & (M1_v_txstep_45_iv_i_o3_0[0] # !Y1_scon_0_7 # !M1_s_txpre_count[4]);


--M1_v_txstep_45_iv_i_4_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_txstep_45_iv_i_4_a[0]
--operation mode is normal

M1_v_txstep_45_iv_i_4_a[0] = Y1_scon_0_6 & !M1_s_txm13_ff1 & (M1_s_trans # !M1_v_txstep_45_iv_i_o3[0]) # !Y1_scon_0_6 & !M1_s_trans & M1_v_txstep_45_iv_i_o3[0];


--M1_un1_un22_s_mode_28_0_a3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_0_a
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_0_a = M1_s_txm13_ff0 & !M1_s_txm13_ff1 & (M1_s_tran_state_0 $ M1_s_tran_state_1);


--M1_un1_un22_s_mode_28_0_a3_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_28_0_a3_a
--operation mode is normal

M1_un1_un22_s_mode_28_0_a3_a = M1_s_tran_state_1 & M1_s_txpre_count[4] & Y1_scon_0_7 & !M1_v_txstep_45_iv_i_o3_0[0] # !M1_s_tran_state_1 & !Y1_scon_0_7;


--M1_un1_un22_s_mode_48_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_a2_1
--operation mode is normal

M1_un1_un22_s_mode_48_0_a2_1 = !M1_s_tran_state_3 & (M1_s_tran_state_2 # M1_s_tran_state_0 # M1_s_tran_state_1);


--M1_un1_un22_s_mode_48_0_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_2
--operation mode is normal

M1_un1_un22_s_mode_48_0_2 = !Y1_scon_0_7 & (M1_s_tran_state_0 # !Y1_scon_0_6) # !M1_un1_un22_s_mode_48_0_2_a;


--M1_un1_un22_s_mode_48_0_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_1
--operation mode is normal

M1_un1_un22_s_mode_48_0_1 = M1_s_trans # !M1_s_tran_state_2 & M1_s_tran_state_3 & M1_un1_un22_s_mode_48_0_1_a;


--M1_s_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_ff0
--operation mode is normal

M1_s_ff0_lut_out = N1_tf1_o;
M1_s_ff0 = DFFEA(M1_s_ff0_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_tf1_h2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_h2_0
--operation mode is normal

Y1_s_tf1_h2_0_lut_out = M1_s_ff0;
Y1_s_tf1_h2_0 = DFFEA(Y1_s_tf1_h2_0_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_state_2_0_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3[0]
--operation mode is normal

M1_s_recv_state_2_0_o3[0] = !M1_s_recv_state_2_0_a3_1[0] & !M1_s_recv_state_2_0_a3_2[0] & M1_s_recv_state_2_0_o3_2[0];


--M1_s_recv_state_2_0_a2_a[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a2_a[2]
--operation mode is normal

M1_s_recv_state_2_0_a2_a[2] = !M1_v_rxstep_62_0_iv_0_a2[0] & !M1_v_rxstep_62_0_iv_0_m2[0] # !M1_s_recv_state[0];


--M1_v_rxstep_62_0_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_a2[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_a2[0] = M1_s_recv_state[3] & Y1_scon_0_7 & M1_v_rxstep_62_0_iv_0_a2_a[0] & Y1_scon_0_6;


--M1_v_rxstep_62_0_iv_0_m2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_m2[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_m2[0] = Y1_scon_0_6 & (M1_un1_un22_s_mode_38_0_a3 # M1_v_rxstep_62_0_iv_0_m2_a[0]) # !Y1_scon_0_6 & !M1_v_rxstep_62_0_iv_0_o3[0];


--M1_s_recv_state_2_0_a2_a[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a2_a[3]
--operation mode is normal

M1_s_recv_state_2_0_a2_a[3] = !M1_v_rxstep_62_0_iv_0_a2[0] & !M1_v_rxstep_62_0_iv_0_m2[0] # !M1_s_recv_state[1] # !M1_s_recv_state[0];


--Y1_s_reg_data_sn_b11_0_a5_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_a5_0_3
--operation mode is normal

Y1_s_reg_data_sn_b11_0_a5_0_3 = Y1_s_preadr[5] & !Y1_s_preadr[2] & !Y1_s_preadr[0] & !Y1_s_preadr[1];


--Y1_s_reg_data_sn_m37_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m37_1_a
--operation mode is normal

Y1_s_reg_data_sn_m37_1_a = !Y1_s_preadr[1] & Y1_s_reg_data_sn_m18_1 & (Y1_s_preadr[4] # !Y1_s_preadr[7]);


--Y1_s_reg_data_30_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[4]
--operation mode is normal

Y1_s_reg_data_30_a[4] = Y1_s_preadr[7] & (Y1_s_preadr[3] & !Y1_s_reg_data_22[4] # !Y1_s_preadr[3] & !Y1_s_reg_data_23[4]) # !Y1_s_preadr[7] & !Y1_s_reg_data_23[4];


--Y1_s_reg_data_sn_m29 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29
--operation mode is normal

Y1_s_reg_data_sn_m29 = Y1_s_preadr[7] & !Y1_s_preadr[4] & !Y1_s_reg_data_sn_m29_a # !Y1_s_preadr[7] & (Y1_s_preadr[4] # Y1_s_preadr[3]);


--Y1_s_reg_data_sn_m23_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1
--operation mode is normal

Y1_s_reg_data_sn_m23_1 = Y1_s_reg_data_sn_m23_1_a & (Y1_s_preadr[3] # Y1_s_reg_data_sn_m11) # !Y1_s_preadr[7];


--Y1_s_reg_data_28[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[4]
--operation mode is normal

Y1_s_reg_data_28[4] = Y1_s_reg_data_28_a[4] & Y1_s_reg_data_25[4] & !Y1_s_reg_data_sn_m13 # !Y1_s_reg_data_28_a[4] & (Y1_s_reg_data_25[4] # Y1_s_reg_data_sn_m13);


--Y1_s_reg_data_18[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[4]
--operation mode is normal

Y1_s_reg_data_18[4] = Y1_s_reg_data_18_c[4] & (Y1_b[4] # !Y1_s_preadr[6]) # !Y1_s_reg_data_18_c[4] & Y1_acc_4 & Y1_s_preadr[6];


--Y1_s_reg_data_21[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[4]
--operation mode is normal

Y1_s_reg_data_21[4] = Y1_s_preadr[7] & !Y1_s_reg_data_21_a[4] # !Y1_s_preadr[7] & Y1_s_reg_data_4[4];


--X1_adr_mux_o_2_iv_3_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_1[0]
--operation mode is normal

X1_adr_mux_o_2_iv_3_1[0] = X1_un1_s_intblock_68_0 & !X1_data_mux_o_1_iv_0_a2_10[3] & (X1_un4_s_intblock_0 # X1_adr_mux_o_2_iv_3_1_a[0]) # !X1_un1_s_intblock_68_0 & (X1_un4_s_intblock_0 # X1_adr_mux_o_2_iv_3_1_a[0]);


--X1_adr_mux_o_2_iv_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_a[0]
--operation mode is normal

X1_adr_mux_o_2_iv_3_a[0] = !I_203_0 & !X1_un4_s_intblock_0 & !X1_un8929_s_instr_category_0_a3 # !Y1_state_o_1;


--X1_un1_s_intblock_92_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_a
--operation mode is normal

X1_un1_s_intblock_92_a = Y1_state_o_2 & !X1_un12684_s_instr_category_0_a3_0_a2 & !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1_state_o_2 & (!X1_un12684_s_instr_category_0_a3_0_a2 & !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1_state_o_3);


--X1_un1_s_intblock_92_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_4
--operation mode is normal

X1_un1_s_intblock_92_4 = X1_un1_s_intblock_92_2 & (X1_un4_s_intblock_0 # !X1_un12926_s_instr_category_0_a3_0_a2 # !Y1_state_o_1);


--X1_un1_s_intblock_92_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_1
--operation mode is normal

X1_un1_s_intblock_92_1 = X1_un1_s_intblock_92_0 & (!X1_un4_s_intblock_0_0 # !X1_wrx_mux_o_0_a2_0_a2 # !X1_N_2435_i_i_o2);


--X1_un100_s_intblock is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock
--operation mode is normal

X1_un100_s_intblock = !Y1_state_o_1 & !Y1_state_o_2 & !Y1_state_o_3;


--X1_un10_s_intblock_m_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_2
--operation mode is normal

X1_un10_s_intblock_m_2 = Y1_state_o_2 & (X1_un1_state_i_13 # !X1_adr_mux_o_1_0[2]) # !Y1_state_o_2 & Y1_state_o_3 & (X1_un1_state_i_13 # !X1_adr_mux_o_1_0[2]);


--X1_state_i_m_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4[3]
--operation mode is normal

X1_state_i_m_4[3] = Y1_state_o_3 & X1_un4_s_intblock_0_0 & (!X1_state_i_m_4_a[3] # !X1_un1_un26_s_instr_category_4);


--X1_un1_s_intblock_107 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_107
--operation mode is normal

X1_un1_s_intblock_107 = X1_un4_s_intblock_0 & (X1_un1_state_i_225_0_a3 # Y1_intpre_o_1_0_a4_3 & X1_un1_state_i_4_0_a2_1);


--X1_un1_s_intblock_87 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87
--operation mode is normal

X1_un1_s_intblock_87 = X1_un1_s_intblock_87_3 & (X1_un4_s_intblock_0 # !X1_data_mux_o_1_iv_0_a2_3_0[3] # !Y1_state_o_2);


--X1_adr_mux_o_2_iv_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[2]
--operation mode is normal

X1_adr_mux_o_2_iv_5[2] = !X1_un1_s_intblock_72 & (X1_un4_s_intblock_0 # X1_un1_un2025_s_instr_category_0_0 & !X1_un1_un6645_s_instr_category_1_0_a2);


--X1_state_i_m_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3[3]
--operation mode is normal

X1_state_i_m_3[3] = Y1_state_o_3 & X1_un4_s_intblock_0_0 & (!X1_state_i_m_3_a[3] # !X1_un1_state_i_27_i_a2_2);


--X1_adr_mux_o_2_iv_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_6[1]
--operation mode is normal

X1_adr_mux_o_2_iv_6[1] = !X1_state_i_m[1] & (X1_un4_s_intblock_0 # X1_un1_un2025_s_instr_category_0_0 & !X1_un1_un6645_s_instr_category_1_0_a2);


--X1_adr_mux_o_2_iv_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_5[1]
--operation mode is normal

X1_adr_mux_o_2_iv_5[1] = X1_un1_s_intblock_92 & (!X1_un1_state_i_2_0_a2 & !X1_un1_state_i_224_0_a3 # !X1_un4_s_intblock_0);


--X1_adr_mux_o_2_iv_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_7[1]
--operation mode is normal

X1_adr_mux_o_2_iv_7[1] = X1_un1_s_intblock_87 & X1_adr_mux_o_2_iv_1_Z[1] & X1_adr_mux_o_2_iv_7_a[1] & X1_adr_mux_o_2_iv_2_Z[1];


--Y1_adrx_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_4
--operation mode is normal

Y1_adrx_o_4 = Y1_dph[4] & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--X1_wrx_mux_o_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a3_0_a2
--operation mode is normal

X1_wrx_mux_o_0_a3_0_a2 = !X1_wrx_mux_o_0_a3_0_a2_a & X1_N_2453_i_i_o2 & X1_un4_s_intblock_0_0 & X1_wrx_mux_o_0_a2_0_a2;


--BB1_eq_node[1] is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[1]
--operation mode is normal

BB1_eq_node[1] = Y1_adrx_o_4 & X1_wrx_mux_o_0_a3_0_a2;


--C1_pram_en_o_0 is mc8051_chipsel:i_mc8051_chipsel|pram_en_o_0
--operation mode is normal

C1_pram_en_o_0 = C1_pram_en_o_0_a # !Y1_pc_comb_11_15 & !Y1_pc_comb_11_14 & Y1_pc_comb_11_13;


--Y1_adrx_o_3_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_d0
--operation mode is normal

Y1_adrx_o_3_0_d0 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_dpl[0] & !X1_adrx_mux_o_0_a2_0_a3_0_a2_0 # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_ramout_7[0] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_0_d0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_d0
--operation mode is normal

Y1_adrx_o_3_0_0_d0 = Y1_dpl[1] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # !Y1_adrx_o_3_0_a[1] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[1] & !Y1_adrx_o_3_0_a[1] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_2
--operation mode is normal

Y1_adrx_o_3_2 = X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_dpl[2] & !X1_adrx_mux_o_0_a2_0_a3_0_a2_0 # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0 & Y1_ramout_7[2] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_2
--operation mode is normal

Y1_adrx_o_3_0_2 = Y1_dpl[3] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # Y1_ramout_7[3] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[3] & Y1_ramout_7[3] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_0
--operation mode is normal

Y1_adrx_o_3_0_0_0 = Y1_dpl[4] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # Y1_ramout_7[4] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[4] & Y1_ramout_7[4] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_4
--operation mode is normal

Y1_adrx_o_3_0_4 = Y1_dpl[5] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # !Y1_adrx_o_3_0_a[5] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[5] & !Y1_adrx_o_3_0_a[5] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_0_2
--operation mode is normal

Y1_adrx_o_3_0_0_2 = Y1_dpl[6] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # Y1_ramout_7[6] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[6] & Y1_ramout_7[6] & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_3_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_6
--operation mode is normal

Y1_adrx_o_3_0_6 = Y1_dpl[7] & (X1_adrx_mux_o_0_a2_1_a2_0_a2_0 # Y1_ramout_7_7 & X1_adrx_mux_o_0_a2_0_a3_0_a2_0) # !Y1_dpl[7] & Y1_ramout_7_7 & X1_adrx_mux_o_0_a2_0_a3_0_a2_0;


--Y1_adrx_o_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_0
--operation mode is normal

Y1_adrx_o_0 = Y1_dph[0] & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_1
--operation mode is normal

Y1_adrx_o_1 = Y1_dph[1] & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_2
--operation mode is normal

Y1_adrx_o_2 = Y1_dph[2] & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_adrx_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3
--operation mode is normal

Y1_adrx_o_3 = Y1_dph[3] & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--BB1_eq_node[0] is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|decode_fga:decode2|eq_node[0]
--operation mode is normal

BB1_eq_node[0] = X1_wrx_mux_o_0_a3_0_a2 & !Y1_adrx_o_4;


--Y1_sp_4_Z[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[4]
--operation mode is arithmetic

Y1_sp_4_Z[4]_carry_eqn = Y1_sp_4_cout[2];
Y1_sp_4_Z[4] = Y1_sp[4] $ Y1_sp_4_Z[4]_carry_eqn;

--Y1_sp_4_cout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[4]
--operation mode is arithmetic

Y1_sp_4_cout[4] = CARRY(Y1_sp[4] # Y1_sp[5] # !Y1_sp_4_cout[2]);


--Y1_un1_gprbit_1524_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1524_2
--operation mode is normal

Y1_un1_gprbit_1524_2 = Y1_un9_s_command & (Y1_sp17 # !Y1_gprbit_1524) # !Y1_un9_s_command & !Y1_un1_s_regs_wr_en & (Y1_sp17 # !Y1_gprbit_1524);


--Y1_un1_regs_wr_en_i_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_4_a
--operation mode is normal

Y1_un1_regs_wr_en_i_4_a = Y1_un9_s_command & !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_44_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_44_i_o3_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_44_i_o3_i_a2 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_2_0_a2_0_0;


--Y1_un1_un49_sp_1_0_a5_2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_1
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_1 = !Y1_un1_un49_sp_1_0_a5_2_1_a & (Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 # !X1_regs_wr_en_o_2_iv_0);


--Y1_un1_un49_sp_1_0_a5_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_a
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_a = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_2_0_a2_0_0;


--Y1_psw_31_2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2[7]
--operation mode is normal

Y1_psw_31_2[7] = Y1_s_adr_0_iv_5_m8_0_a2 # Y1_psw_31_2_a[7] # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_un1_gprbit_1528_56_3_i_o3_i_a3;


--Y1_psw_31_1_513_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_513_0_a2
--operation mode is normal

Y1_psw_31_1_513_0_a2 = Y1_un1_gprbit_1528_46_0_a2_0_s & Y1_un1_gprbit_1527_82_i_o3_i_a4 & (Y1_un1_s_adr_3_i_i_a3 # Y1_un1_gprbit_1527_4_i_2);


--Y1_psw_o_i_m_0_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_0[4]
--operation mode is normal

Y1_psw_o_i_m_0_0[4] = Y1_s_data_15_0_0 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_46_0_a2) # !Y1_s_data_15_0_0 & !Y1_un1_gprbit_1527_27_0_a2 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_46_0_a2);


--Y1_psw_31_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[1]
--operation mode is normal

Y1_psw_31_1[1] = X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0;


--Y1_un1_regs_wr_en_i_6_i_o2_d_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_d_s
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_d_s = Y1_un1_regs_wr_en_i_6_i_o2_1_0 & (!Y1_psw_31_0_iv_0_o3_s[3] # !Y1_un1_regs_wr_en_i_6_i_o2_d_s_a # !Y1_s_adr_2_iv_i_a3_0);


--Y1_un1_regs_wr_en_i_6_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_a2_0 = Y1_gprbit_1529_0_a2_0 & !Y1_s_adr_1_iv[4] & Y1_un1_regs_wr_en_i_6_i_a2_0_a & !Y1_un92_s_adr_5_i_i_o3;


--Y1_un1_regs_wr_en_i_6_i_o2_c_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_c_s
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_c_s = X1_regs_wr_en_o_2_iv_0 & (X1_regs_wr_en_o_3_iv_1 # !Y1_un1_gprbit_1527_67_0_o4 & !X1_regs_wr_en_o_3_iv_0) # !X1_regs_wr_en_o_2_iv_0 & X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1528_89 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89
--operation mode is normal

Y1_un1_gprbit_1528_89 = Y1_gprbit_1528_0_a5_0_a2_0_a2 & (Y1_un1_gprbit_1527_67_0_o4 # Y1_un1_gprbit_1528_89_a & Y1_un1_gprbit_1520_1_0_a5_3);


--Y1_un1_gprbit_1528_44 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_44
--operation mode is normal

Y1_un1_gprbit_1528_44 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1528_44_0;


--Y1_un43_s_adr_cout[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[0]
--operation mode is arithmetic

Y1_un43_s_adr_cout[0] = CARRY(!Y1_sp_i_0[0] & !Y1_sp_i_0[1]);


--Y1_s_r1_b3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[4]
--operation mode is normal

Y1_s_r1_b3[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r1_b3[4] = DFFEA(Y1_s_r1_b3[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[4]
--operation mode is normal

Y1_s_r0_b3[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r0_b3[4] = DFFEA(Y1_s_r0_b3[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[4]
--operation mode is normal

Y1_ramout_6_c[4] = Y1_command_o_0 & (Y1_s_r1_b2[4] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[4] & !Y1_psw_o[3];


--Y1_s_r1_b1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[4]
--operation mode is normal

Y1_s_r1_b1[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r1_b1[4] = DFFEA(Y1_s_r1_b1[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[4]
--operation mode is normal

Y1_s_r0_b1[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r0_b1[4] = DFFEA(Y1_s_r0_b1[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[4]
--operation mode is normal

Y1_ramout_3_c[4] = Y1_command_o_0 & (Y1_s_r1_b0[4] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[4] & !Y1_psw_o[3];


--Y1_s_ir[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ir[1]
--operation mode is normal

Y1_s_ir[1]_lut_out = E1_prog_data_o_1;
Y1_s_ir[1] = DFFEA(Y1_s_ir[1]_lut_out, L1__clk0, reset_n, , Y1_state_o_0_Z[3], , );


--X1_un1_state_i_227_0_0_o2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2 = !X1_un1_s_intblock_102_i_a6_1 & X1_un1_state_i_227_0_0_o2_2_a & X1_un1_state_i_227_0_0_o2_2_0 & X1_un1_state_i_227_0_0_o2_2_2;


--X1_un1_state_i_227_0_0_8_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_8_a
--operation mode is normal

X1_un1_state_i_227_0_0_8_a = !X1_un1_state_i_227_0_0_a3_2_0 & (!X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2 # !X1_un1_state_i_227_0_0_a3_1_1_0) # !X1_un1_state_i_227_0_0_a2;


--X1_un1_state_i_46_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_46_i
--operation mode is normal

X1_un1_state_i_46_i = !Y1_command_o_7 & X1_un1_state_i_46_i_a & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_un4_s_intblock_0_0;


--Y1_un1_command_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2
--operation mode is normal

Y1_un1_command_o_2 = !Y1_command_o_6 & !Y1_command_o_7 & Y1_command_o_0 & Y1_un1_command_o_2_a;


--X1_un1_state_i_227_0_0_a3_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_0
--operation mode is normal

X1_un1_state_i_227_0_0_a3_1_0 = Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un52_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un52_s_instr_category_0_a3
--operation mode is normal

X1_un52_s_instr_category_0_a3 = Y1_command_o_5 & Y1_command_o_3 & !Y1_command_o_7 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un37_s_instr_category_0_a2_1_a3_0_a2_1
--operation mode is normal

X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 = !Y1_command_o_4 & !Y1_command_o_7 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_un11060_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11060_s_instr_category_0_a3
--operation mode is normal

X1_un11060_s_instr_category_0_a3 = Y1_command_o_3 & !Y1_command_o_6 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_un109_s_instr_category_0_a2_1_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un109_s_instr_category_0_a2_1_a3
--operation mode is normal

X1_un109_s_instr_category_0_a2_1_a3 = Y1_command_o_5 & !Y1_command_o_7 & X1_un1_un781_s_instr_category_1_0_a6_4 & X1_N_2377_i_0_a2_s;


--X1_un1_s_instr_category_5_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_1
--operation mode is normal

X1_un1_s_instr_category_5_1 = !X1_un1_s_instr_category_5_1_a & (!X1_N_2435_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2);


--X1_un88_s_instr_category_0_a2_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un88_s_instr_category_0_a2_0_a3
--operation mode is normal

X1_un88_s_instr_category_0_a2_0_a3 = Y1_command_o_5 & !Y1_command_o_7 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & X1_N_2435_i_i_o2;


--X1_un11512_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un11512_s_instr_category_0_a3
--operation mode is normal

X1_un11512_s_instr_category_0_a3 = !Y1_command_o_6 & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & X1_N_2435_i_i_o2;


--Y1_sp_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4
--operation mode is normal

Y1_sp_4_lut_out = Y1_s_data_15_0_3 & (!Y1_un1_regs_wr_en_i_4 # !Y1_sp_11_a[7]) # !Y1_s_data_15_0_3 & !Y1_sp_11_a[7] & Y1_un1_regs_wr_en_i_4;
Y1_sp_4 = DFFEA(Y1_sp_4_lut_out, L1__clk0, reset_n, , Y1_un1_un49_sp_1_0_a5_2, , );


--Y1_ramout_7_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7_7
--operation mode is normal

Y1_ramout_7_7 = Y1_psw_o[4] & Y1_ramout_6[7] # !Y1_psw_o[4] & Y1_ramout_3[7];


--Y1_s_reg_data_u_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[1]
--operation mode is normal

Y1_s_reg_data_u_a[1] = Y1_s_preadr[5] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_31[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[1]
--operation mode is normal

Y1_s_reg_data_31[1] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[1] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[1];


--Y1_un43_s_adr_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_combout[1]
--operation mode is arithmetic

Y1_un43_s_adr_combout[1] = Y1_sp_i_0[0] $ Y1_sp_i_0[1];

--Y1_un43_s_adr_cout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un43_s_adr_cout[1]
--operation mode is arithmetic

Y1_un43_s_adr_cout[1] = CARRY(!Y1_sp_i_0[0] & !Y1_sp_i_0[1]);


--Y1_s_adr_2_iv_i_a3_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_2_iv_i_a3_7_0[1]
--operation mode is normal

Y1_s_adr_2_iv_i_a3_7_0[1] = !X1_adr_mux_o_2_iv_2 & (Y1_psw_o[4] & !Y1_ramout_6[1] # !Y1_psw_o[4] & !Y1_ramout_3[1]);


--FB1_ram_block1a9 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a9
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a9_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a9_PORT_A_address_reg = DFFE(FB1_ram_block1a9_PORT_A_address, FB1_ram_block1a9_clock_0, , , FB1_ram_block1a9_clock_enable_0);
FB1_ram_block1a9_clock_0 = L1__clk0;
FB1_ram_block1a9_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a9_PORT_A_data_out = MEMORY(, , FB1_ram_block1a9_PORT_A_address_reg, , , , , , FB1_ram_block1a9_clock_0, , FB1_ram_block1a9_clock_enable_0, , , );
FB1_ram_block1a9 = FB1_ram_block1a9_PORT_A_data_out[0];


--FB1_ram_block1a1 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a1
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a1_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a1_PORT_A_address_reg = DFFE(FB1_ram_block1a1_PORT_A_address, FB1_ram_block1a1_clock_0, , , FB1_ram_block1a1_clock_enable_0);
FB1_ram_block1a1_clock_0 = L1__clk0;
FB1_ram_block1a1_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a1_PORT_A_data_out = MEMORY(, , FB1_ram_block1a1_PORT_A_address_reg, , , , , , FB1_ram_block1a1_clock_0, , FB1_ram_block1a1_clock_enable_0, , , );
FB1_ram_block1a1 = FB1_ram_block1a1_PORT_A_data_out[0];


--CB3L2 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result174w~10
--operation mode is normal

CB3L2 = FB1_ram_block1a9 & (FB1_ram_block1a1 # FB1_address_reg_a[0]) # !FB1_ram_block1a9 & FB1_ram_block1a1 & !FB1_address_reg_a[0];


--AB1_ram_block1a9 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a9
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a9_PORT_A_data_in = Y1_acc_1;
AB1_ram_block1a9_PORT_A_data_in_reg = DFFE(AB1_ram_block1a9_PORT_A_data_in, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a9_PORT_A_address_reg = DFFE(AB1_ram_block1a9_PORT_A_address, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a9_PORT_B_address_reg = DFFE(AB1_ram_block1a9_PORT_B_address, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a9_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a9_PORT_A_write_enable, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_PORT_B_read_enable = VCC;
AB1_ram_block1a9_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a9_PORT_B_read_enable, AB1_ram_block1a9_clock_0, , , AB1_ram_block1a9_clock_enable_0);
AB1_ram_block1a9_clock_0 = L1__clk0;
AB1_ram_block1a9_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a9_PORT_B_data_out = MEMORY(AB1_ram_block1a9_PORT_A_data_in_reg, , AB1_ram_block1a9_PORT_A_address_reg, AB1_ram_block1a9_PORT_B_address_reg, AB1_ram_block1a9_PORT_A_write_enable_reg, AB1_ram_block1a9_PORT_B_read_enable_reg, , , AB1_ram_block1a9_clock_0, , AB1_ram_block1a9_clock_enable_0, , , );
AB1_ram_block1a9 = AB1_ram_block1a9_PORT_B_data_out[0];


--AB1_ram_block1a1 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a1
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a1_PORT_A_data_in = Y1_acc_1;
AB1_ram_block1a1_PORT_A_data_in_reg = DFFE(AB1_ram_block1a1_PORT_A_data_in, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a1_PORT_A_address_reg = DFFE(AB1_ram_block1a1_PORT_A_address, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a1_PORT_B_address_reg = DFFE(AB1_ram_block1a1_PORT_B_address, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a1_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a1_PORT_A_write_enable, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_PORT_B_read_enable = VCC;
AB1_ram_block1a1_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a1_PORT_B_read_enable, AB1_ram_block1a1_clock_0, , , AB1_ram_block1a1_clock_enable_0);
AB1_ram_block1a1_clock_0 = L1__clk0;
AB1_ram_block1a1_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a1_PORT_B_data_out = MEMORY(AB1_ram_block1a1_PORT_A_data_in_reg, , AB1_ram_block1a1_PORT_A_address_reg, AB1_ram_block1a1_PORT_B_address_reg, AB1_ram_block1a1_PORT_A_write_enable_reg, AB1_ram_block1a1_PORT_B_read_enable_reg, , , AB1_ram_block1a1_clock_0, , AB1_ram_block1a1_clock_enable_0, , , );
AB1_ram_block1a1 = AB1_ram_block1a1_PORT_B_data_out[0];


--CB1L2 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result174w~10
--operation mode is normal

CB1L2 = AB1_ram_block1a9 & (AB1_ram_block1a1 # AB1_address_reg_b[0]) # !AB1_ram_block1a9 & AB1_ram_block1a1 & !AB1_address_reg_b[0];


--Y1_sp_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[1]
--operation mode is normal

Y1_sp_11_a[1] = Y1_sp_4_Z[1] & !Y1_un43_s_adr_combout[1] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[1] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[1]);


--Y1_sp_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[2]
--operation mode is normal

Y1_sp_11_a[2] = Y1_sp_4_Z[2] & !Y1_un43_s_adr_combout[2] & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[2] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout[2]);


--Y1_s_reg_data_u_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_u_a[2]
--operation mode is normal

Y1_s_reg_data_u_a[2] = Y1_s_preadr[5] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_31[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_31[2]
--operation mode is normal

Y1_s_reg_data_31[2] = Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_29[2] # !Y1_s_reg_data_sn_m38_0_2 & Y1_s_reg_data_30[2];


--Y1_s_help_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[2]
--operation mode is normal

Y1_s_help_11_a[2] = Y1_acc_2 & !Y1_s_reg_data_u_2 & X1_help_en_o_1_iv_2 # !Y1_acc_2 & (!X1_help_en_o_1_iv_2 # !Y1_s_reg_data_u_2);


--Y1_s_help_11_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[2]
--operation mode is normal

Y1_s_help_11_3[2] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_2 # !Y1_s_help_11_sn_m4_0_a3 & Y1_s_help32_2 & !U1_result_a_o_iv_0_0_2_m5_0_a2;


--Y1_ramout_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_7[2]
--operation mode is normal

Y1_ramout_7[2] = Y1_psw_o[4] & Y1_ramout_6[2] # !Y1_psw_o[4] & Y1_ramout_3[2];


--X1_adr_mux_o_2_iv_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_4[3]
--operation mode is normal

X1_adr_mux_o_2_iv_4[3] = X1_un1_un145_state_m_1_0 & X1_adr_mux_o_2_iv_1_Z[3] & !X1_state_i_m_1[2] & !X1_un1_s_intblock_84;


--X1_s_adr_mux_91_m[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_adr_mux_91_m[3]
--operation mode is normal

X1_s_adr_mux_91_m[3] = Y1_state_o_1 & (X1_un1_state_i_26 # X1_un1_state_i_29) # !Y1_state_o_1 & Y1_state_o_2 & (X1_un1_state_i_26 # X1_un1_state_i_29);


--X1_un1_s_intblock_72 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_72
--operation mode is normal

X1_un1_s_intblock_72 = !X1_un4_s_intblock_0 & (X1_un1_un6645_s_instr_category_2_0_a2 # !X1_un1_s_intblock_72_a & X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_adr_mux_o_2_iv_2_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2_Z[0]
--operation mode is normal

X1_adr_mux_o_2_iv_2_Z[0] = X1_adr_mux_o_2_iv_1_Z[0] & (!X1_un1_state_i_4_0_a2 & !X1_un1_state_i_220_0_a3 # !X1_un4_s_intblock_0);


--FB1_ram_block1a8 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a8
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a8_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a8_PORT_A_address_reg = DFFE(FB1_ram_block1a8_PORT_A_address, FB1_ram_block1a8_clock_0, , , FB1_ram_block1a8_clock_enable_0);
FB1_ram_block1a8_clock_0 = L1__clk0;
FB1_ram_block1a8_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a8_PORT_A_data_out = MEMORY(, , FB1_ram_block1a8_PORT_A_address_reg, , , , , , FB1_ram_block1a8_clock_0, , FB1_ram_block1a8_clock_enable_0, , , );
FB1_ram_block1a8 = FB1_ram_block1a8_PORT_A_data_out[0];


--FB1_ram_block1a0 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a0
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a0_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a0_PORT_A_address_reg = DFFE(FB1_ram_block1a0_PORT_A_address, FB1_ram_block1a0_clock_0, , , FB1_ram_block1a0_clock_enable_0);
FB1_ram_block1a0_clock_0 = L1__clk0;
FB1_ram_block1a0_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a0_PORT_A_data_out = MEMORY(, , FB1_ram_block1a0_PORT_A_address_reg, , , , , , FB1_ram_block1a0_clock_0, , FB1_ram_block1a0_clock_enable_0, , , );
FB1_ram_block1a0 = FB1_ram_block1a0_PORT_A_data_out[0];


--CB3L1 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result160w~10
--operation mode is normal

CB3L1 = FB1_ram_block1a8 & (FB1_ram_block1a0 # FB1_address_reg_a[0]) # !FB1_ram_block1a8 & FB1_ram_block1a0 & !FB1_address_reg_a[0];


--AB1_ram_block1a8 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a8
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a8_PORT_A_data_in = Y1_acc_0;
AB1_ram_block1a8_PORT_A_data_in_reg = DFFE(AB1_ram_block1a8_PORT_A_data_in, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a8_PORT_A_address_reg = DFFE(AB1_ram_block1a8_PORT_A_address, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a8_PORT_B_address_reg = DFFE(AB1_ram_block1a8_PORT_B_address, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a8_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a8_PORT_A_write_enable, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_PORT_B_read_enable = VCC;
AB1_ram_block1a8_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a8_PORT_B_read_enable, AB1_ram_block1a8_clock_0, , , AB1_ram_block1a8_clock_enable_0);
AB1_ram_block1a8_clock_0 = L1__clk0;
AB1_ram_block1a8_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a8_PORT_B_data_out = MEMORY(AB1_ram_block1a8_PORT_A_data_in_reg, , AB1_ram_block1a8_PORT_A_address_reg, AB1_ram_block1a8_PORT_B_address_reg, AB1_ram_block1a8_PORT_A_write_enable_reg, AB1_ram_block1a8_PORT_B_read_enable_reg, , , AB1_ram_block1a8_clock_0, , AB1_ram_block1a8_clock_enable_0, , , );
AB1_ram_block1a8 = AB1_ram_block1a8_PORT_B_data_out[0];


--AB1_ram_block1a0 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a0
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a0_PORT_A_data_in = Y1_acc_0;
AB1_ram_block1a0_PORT_A_data_in_reg = DFFE(AB1_ram_block1a0_PORT_A_data_in, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a0_PORT_A_address_reg = DFFE(AB1_ram_block1a0_PORT_A_address, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a0_PORT_B_address_reg = DFFE(AB1_ram_block1a0_PORT_B_address, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a0_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a0_PORT_A_write_enable, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_PORT_B_read_enable = VCC;
AB1_ram_block1a0_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a0_PORT_B_read_enable, AB1_ram_block1a0_clock_0, , , AB1_ram_block1a0_clock_enable_0);
AB1_ram_block1a0_clock_0 = L1__clk0;
AB1_ram_block1a0_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a0_PORT_B_data_out = MEMORY(AB1_ram_block1a0_PORT_A_data_in_reg, , AB1_ram_block1a0_PORT_A_address_reg, AB1_ram_block1a0_PORT_B_address_reg, AB1_ram_block1a0_PORT_A_write_enable_reg, AB1_ram_block1a0_PORT_B_read_enable_reg, , , AB1_ram_block1a0_clock_0, , AB1_ram_block1a0_clock_enable_0, , , );
AB1_ram_block1a0 = AB1_ram_block1a0_PORT_B_data_out[0];


--CB1L1 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result160w~10
--operation mode is normal

CB1L1 = AB1_ram_block1a8 & (AB1_ram_block1a0 # AB1_address_reg_b[0]) # !AB1_ram_block1a8 & AB1_ram_block1a0 & !AB1_address_reg_b[0];


--Y1_s_preadr[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[0]
--operation mode is normal

Y1_s_preadr[0]_lut_out = Y1_s_adr_2_iv_0;
Y1_s_preadr[0] = DFFEA(Y1_s_preadr[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_sn_m11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m11
--operation mode is normal

Y1_s_reg_data_sn_m11 = !Y1_s_preadr[2] & !Y1_s_preadr[1];


--Y1_s_reg_data_sn_b14_0_a5_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_0_3
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5_0_3 = !Y1_s_preadr[2] & Y1_s_preadr[3] & Y1_un52_s_preadr_4 & !Y1_s_reg_data_sn_b14_0_o5;


--Y1_s_reg_data_sn_b14_0_a5_2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_2_3
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5_2_3 = Y1_s_preadr[4] & !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_sn_m11;


--Y1_s_reg_data_sn_b14_0_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_2_2
--operation mode is normal

Y1_s_reg_data_sn_b14_0_2_2 = !Y1_s_reg_data_sn_b14_0_a5 & (Y1_s_preadr[6] # Y1_s_preadr[0] # !Y1_s_reg_data_sn_m11);


--Y1_s_reg_data_sn_m38_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2
--operation mode is normal

Y1_s_reg_data_sn_m38_0_2 = !Y1_s_reg_data_sn_m38_0_a5_0_3 & Y1_s_reg_data_sn_m38_0_2_0 & (!Y1_s_reg_data_sn_m38_0_a5_0 # !Y1_s_reg_data_sn_m38_0_a5_1_0);


--Y1_s_reg_data_30[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[0]
--operation mode is normal

Y1_s_reg_data_30[0] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[0] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[0];


--Y1_s_reg_data_29[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[0]
--operation mode is normal

Y1_s_reg_data_29[0] = Y1_s_reg_data_sn_b11_0_2 & !Y1_s_reg_data_29_a[0] # !Y1_s_reg_data_sn_b11_0_2 & Y1_s_reg_data_27_i_m2[0];


--Y1_ramout_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[0]
--operation mode is normal

Y1_ramout_6[0] = Y1_ramout_6_c[0] & (Y1_s_r1_b3[0] # !Y1_psw_o[3]) # !Y1_ramout_6_c[0] & Y1_s_r0_b3[0] & Y1_psw_o[3];


--Y1_ramout_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[0]
--operation mode is normal

Y1_ramout_3[0] = Y1_ramout_3_c[0] & (Y1_s_r1_b1[0] # !Y1_psw_o[3]) # !Y1_ramout_3_c[0] & Y1_s_r0_b1[0] & Y1_psw_o[3];


--Y1_psw_31_0_iv_0_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_8[3]
--operation mode is normal

Y1_psw_31_0_iv_0_8[3] = Y1_psw_31_0_iv_0_6[3] & Y1_psw_31_0_iv_0_5[3] & (Y1_s_data_14_0_3 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_s_help_11_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3_a[3]
--operation mode is normal

Y1_s_help_11_3_a[3] = X1_help_en_o_1_iv_0_0 & !Y1_psw_o[3] & Y1_s_help_11_sn_m4_0_a3 # !X1_help_en_o_1_iv_0_0 & (!Y1_s_help_11_sn_m4_0_a3 # !E1_prog_data_o_3);


--Y1_sp_4_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[3]
--operation mode is arithmetic

Y1_sp_4_Z[3]_carry_eqn = Y1_sp_4_cout[1];
Y1_sp_4_Z[3] = Y1_sp[3] $ (Y1_sp_i[2] & !Y1_sp_4_Z[3]_carry_eqn);

--Y1_sp_4_cout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[3]
--operation mode is arithmetic

Y1_sp_4_cout[3] = CARRY(Y1_sp_i[2] & !Y1_sp[3] & !Y1_sp_4_cout[1]);


--Y1_s_reg_data_30[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[3]
--operation mode is normal

Y1_s_reg_data_30[3] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[3] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[3];


--Y1_s_reg_data_29[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[3]
--operation mode is normal

Y1_s_reg_data_29[3] = Y1_s_reg_data_sn_b11_0_2 & !Y1_s_reg_data_29_a[3] # !Y1_s_reg_data_sn_b11_0_2 & Y1_s_reg_data_27[3];


--Y1_s_r1_b3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[3]
--operation mode is normal

Y1_s_r1_b3[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r1_b3[3] = DFFEA(Y1_s_r1_b3[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[3]
--operation mode is normal

Y1_s_r0_b3[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r0_b3[3] = DFFEA(Y1_s_r0_b3[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[3]
--operation mode is normal

Y1_ramout_6_c[3] = Y1_command_o_0 & (Y1_s_r1_b2[3] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[3] & !Y1_psw_o[3];


--Y1_s_r1_b1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[3]
--operation mode is normal

Y1_s_r1_b1[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r1_b1[3] = DFFEA(Y1_s_r1_b1[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[3]
--operation mode is normal

Y1_s_r0_b1[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r0_b1[3] = DFFEA(Y1_s_r0_b1[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[3]
--operation mode is normal

Y1_ramout_3_c[3] = Y1_command_o_0 & (Y1_s_r1_b0[3] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[3] & !Y1_psw_o[3];


--Y1_s_reg_data_30_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[5]
--operation mode is normal

Y1_s_reg_data_30_a[5] = Y1_s_preadr[3] & !Y1_s_reg_data_22[5] # !Y1_s_preadr[3] & !Y1_s_reg_data_23[5];


--Y1_s_reg_data_28[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[5]
--operation mode is normal

Y1_s_reg_data_28[5] = Y1_s_reg_data_28_a[5] & Y1_s_reg_data_25[5] & !Y1_s_reg_data_sn_m13 # !Y1_s_reg_data_28_a[5] & (Y1_s_reg_data_25[5] # Y1_s_reg_data_sn_m13);


--Y1_s_reg_data_18[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[5]
--operation mode is normal

Y1_s_reg_data_18[5] = Y1_s_reg_data_18_c[5] & (Y1_b[5] # !Y1_s_preadr[6]) # !Y1_s_reg_data_18_c[5] & Y1_acc_5 & Y1_s_preadr[6];


--Y1_s_reg_data_21[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[5]
--operation mode is normal

Y1_s_reg_data_21[5] = Y1_s_preadr[7] & !Y1_s_reg_data_21_a[5] # !Y1_s_preadr[7] & Y1_s_reg_data_4[5];


--Y1_sp_4_Z[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[5]
--operation mode is arithmetic

Y1_sp_4_Z[5]_carry_eqn = Y1_sp_4_cout[3];
Y1_sp_4_Z[5] = Y1_sp[5] $ (!Y1_sp[4] & Y1_sp_4_Z[5]_carry_eqn);

--Y1_sp_4_cout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[5]
--operation mode is arithmetic

Y1_sp_4_cout[5] = CARRY(Y1_sp[4] # Y1_sp[5] # !Y1_sp_4_cout[3]);


--Y1_un1_gprbit_1527_23_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i
--operation mode is normal

Y1_un1_gprbit_1527_23_i = Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_23_i_2;


--Y1_un1_gprbit_1527_29_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_29_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_29_i_i_a2 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un92_s_adr_5_i_i_o3;


--Y1_s_r1_b0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[5]
--operation mode is normal

Y1_s_r1_b0[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r1_b0[5] = DFFEA(Y1_s_r1_b0[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[5]
--operation mode is normal

Y1_s_r0_b0[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r0_b0[5] = DFFEA(Y1_s_r0_b0[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_un1_gprbit_1527_33_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_33_i_i_a2 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_33_i_i_a2_a & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_un1_gprbit_1527_26_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_26_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_26_i_i_a2 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un92_s_adr_5_i_i_o3;


--Y1_s_r1_b2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[5]
--operation mode is normal

Y1_s_r1_b2[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r1_b2[5] = DFFEA(Y1_s_r1_b2[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[5]
--operation mode is normal

Y1_s_r0_b2[5]_lut_out = Y1_s_data_15_0_1;
Y1_s_r0_b2[5] = DFFEA(Y1_s_r0_b2[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[6]
--operation mode is normal

Y1_s_r1_b2[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r1_b2[6] = DFFEA(Y1_s_r1_b2[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[6]
--operation mode is normal

Y1_s_r0_b2[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r0_b2[6] = DFFEA(Y1_s_r0_b2[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[6]
--operation mode is normal

Y1_s_r1_b0[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r1_b0[6] = DFFEA(Y1_s_r1_b0[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[6]
--operation mode is normal

Y1_s_r0_b0[6]_lut_out = Y1_s_data_15_0_2;
Y1_s_r0_b0[6] = DFFEA(Y1_s_r0_b0[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_sp_4_Z[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[6]
--operation mode is normal

Y1_sp_4_Z[6]_carry_eqn = Y1_sp_4_cout[4];
Y1_sp_4_Z[6] = Y1_sp[6] $ !Y1_sp_4_Z[6]_carry_eqn;


--X1_un1_un9339_s_instr_category_2_0_a12_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0_1
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0_1 = !Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_2 & Y1_command_o_0;


--X1_un7558_s_instr_category_0_a2_0_a2_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7558_s_instr_category_0_a2_0_a2_s
--operation mode is normal

X1_un7558_s_instr_category_0_a2_0_a2_s = Y1_command_o_6 & (Y1_state_o_3 & !E1_prog_data_o_7 # !Y1_state_o_3 & !Y1_s_ir_7);


--X1_N_2442_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2442_i_i_o2
--operation mode is normal

X1_N_2442_i_i_o2 = !Y1_command_o_4 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_un4987_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2
--operation mode is normal

X1_un4987_s_instr_category_0_a2 = Y1_command_o_1 & Y1_command_o_7 & X1_un4987_s_instr_category_0_a2_1_1;


--X1_un1_un4253_s_instr_category_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category_a
--operation mode is normal

X1_un1_un4253_s_instr_category_a = X1_un1_un781_s_instr_category_1_0_a2_2_0 & !X1_N_2399_i_i_o2 & (!X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !X1_un1_un781_s_instr_category_1_0_a2_2_0 & (!X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--X1_un4253_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4253_s_instr_category_0_a3
--operation mode is normal

X1_un4253_s_instr_category_0_a3 = Y1_command_o_3 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2442_i_i_o2;


--X1_un1_un4253_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un4253_s_instr_category_0
--operation mode is normal

X1_un1_un4253_s_instr_category_0 = !X1_un3214_s_instr_category_0_a3 & !Y1_un9_s_command;


--Y1_un9_s_command_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command_1
--operation mode is normal

Y1_un9_s_command_1 = Y1_command_o_4 & (Y1_state_o_3 & E1_prog_data_o_6 # !Y1_state_o_3 & Y1_s_ir_6);


--X1_un1_state_i_34_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_0_a
--operation mode is normal

X1_un1_state_i_34_0_0_a = Y1_command_o_5 & !Y1_command_o_7 & Y1_un9_s_command_1;


--X1_un1_state_i_34_0_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_34_0_a2_1_0
--operation mode is normal

X1_un1_state_i_34_0_a2_1_0 = Y1_command_o_3 & X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s;


--Y1_un3_s_ieip_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a2
--operation mode is normal

Y1_un3_s_ieip_0_a2 = Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0 & Y1_un3_s_ieip_0_a4 & Y1_un1_s_adr_9_1;


--Y1_intblock_o_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intblock_o_0_a
--operation mode is normal

Y1_intblock_o_0_a = !Y1_un1_s_reti & (Y1_s_adr_2_iv_0 # !Y1_un1_gprbit_1527_44_i_o3_i_a2 # !Y1_un1_gprbit_1528_4_2);


--X1_un12444_s_instr_category_0_a3_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2_1
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2_1 = !Y1_command_o_4 & Y1_command_o_0 & !X1_un12444_s_instr_category_0_a3_0_a2_1_a & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un1_state_i_195_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_195_0
--operation mode is normal

X1_un1_state_i_195_0 = Y1_command_o_3 & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2380_i_i_o2;


--X1_un1_state_i_184_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_184_0
--operation mode is normal

X1_un1_state_i_184_0 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2380_i_i_o2 & X1_N_2435_i_i_o2;


--X1_un1_s_intblock_88_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_88_0_a
--operation mode is normal

X1_un1_s_intblock_88_0_a = Y1_state_o_2 & X1_N_2438_i_i_o2 & X1_wrx_mux_o_0_a2_0_a2 & !X1_un4_s_intblock_0;


--X1_un1_state_i_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0
--operation mode is normal

X1_un1_state_i_4_0 = X1_un1_state_i_4_0_a & (Y1_intpre_o_1_0_a4_3 # !X1_un1_state_i_4_0_a2_1 # !X1_un56_s_intblock);


--X1_un1_state_i_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_2_0_a2
--operation mode is normal

X1_un1_state_i_2_0_a2 = X1_un1_state_i_11_i_0_a2 & Y1_state_o_2 & X1_un1_state_i_6_i_0_o2;


--X1_help_en_o_1_iv_2_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_Z[2]
--operation mode is normal

X1_help_en_o_1_iv_2_Z[2] = X1_help_en_o_1_iv_0_Z[2] & (!X1_un1_state_i_220_0_a3 & X1_help_en_o_1_iv_2_a[2] # !X1_un4_s_intblock_0);


--X1_un1_state_i_4_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a2
--operation mode is normal

X1_un1_state_i_4_0_a2 = Y1_ip_0 & Y1_ie_0 & Y1_tcon_0_1 & Y1_state_o_2;


--X1_help_en_o_1_iv_0_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_7[0]
--operation mode is normal

X1_help_en_o_1_iv_0_7[0] = !X1_help_en_o_1_iv_0_7_a[0] & X1_help_en_o_1_iv_0_1[0] & !X1_help_en_o_1_iv_0_a2[0] & X1_help_en_o_1_iv_0_4[0];


--X1_un1_state_i_50_0_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_50_0_0_a2
--operation mode is normal

X1_un1_state_i_50_0_0_a2 = X1_un4_s_intblock_0_0 & X1_N_2413_i_i_o2 & (X1_un1_state_i_50_0_0_a2_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_help_en_o_1_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_Z[1]
--operation mode is normal

X1_help_en_o_1_iv_2_Z[1] = !X1_un1_s_intblock_10 & X1_help_en_o_1_iv_0_o2[0] & (X1_help_en_o_1_iv_2_a[1] # X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_a[1]
--operation mode is normal

X1_help_en_o_1_iv_a[1] = X1_help_en_o_1_iv_1_Z[1] & (!X1_un1_state_i_5_0_a2 & !X1_un1_state_i_222_0_a3 # !X1_un4_s_intblock_0);


--X1_un1_s_intblock_86_0_o2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_86_0_o2_0_o2
--operation mode is normal

X1_un1_s_intblock_86_0_o2_0_o2 = X1_un1_s_intblock_86_0_o2_0_o2_a & (!X1_N_2380_i_i_o2 # !X1_un1_un294_s_instr_category_1_0_a2_1_1 # !Y1_state_o_3);


--Y1_pc_comb_3_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_a[0]
--operation mode is normal

Y1_pc_comb_3_a[0] = Y1_pc[0] & !Y1_un51_pc_comb_add0 & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[0] & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_un51_pc_comb_add0);


--X1_pc_inc_en_o_2_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0
--operation mode is normal

X1_pc_inc_en_o_2_iv_0 = X1_pc_inc_en_o_2_iv_10[0] & X1_pc_inc_en_o_2_iv_9[0] & !X1_un131_state_m & X1_pc_inc_en_o_2_iv_a[0];


--X1_pc_inc_en_o_1_iv_i_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2[1] = !X1_pc_inc_en_o_1_iv_i_i_a2_5[1] & X1_pc_inc_en_o_1_iv_i_i_o2_3[1] & (X1_pc_inc_en_o_1_iv_i_i_o2_a[1] # X1_pc_inc_en_o_1_iv_i_i_o2_0[1]);


--X1_pc_inc_en_o_1_iv_i_i_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_1_Z[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_1_Z[1] = X1_pc_inc_en_o_1_iv_i_i_m2[1] & !X1_pc_inc_en_o_1_iv_i_i_a2_1[1] & !X1_pc_inc_en_o_1_iv_i_i_a2[1];


--Y1_pc_comb_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_2[0]
--operation mode is normal

Y1_pc_comb_2[0] = Y1_s_help_0 & (Y1_un5_pc_comb_add0 # !X1_pc_inc_en_o_2_iv_0) # !Y1_s_help_0 & Y1_un5_pc_comb_add0 & X1_pc_inc_en_o_2_iv_0;


--X1_pc_inc_en_o_0_iv_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a[3]
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a[3] = Y1_state_o_3 & !X1_un4_s_intblock_0 & X1_N_2442_i_i_o2 & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--Y1_pc_comb_9_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[0]
--operation mode is normal

Y1_pc_comb_9_a[0] = Y1_s_help16[0] & !Y1_un33_pc_comb_add0 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[0] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add0);


--Y1_un1_gprbit_1528_90_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_90_a
--operation mode is normal

Y1_un1_gprbit_1528_90_a = !Y1_un92_s_adr_5_i_i_o3 # !Y1_un1_gprbit_1528_23_0 # !Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_adr_1_iv_7[3];


--C1_ramx_en_o_0_a2 is mc8051_chipsel:i_mc8051_chipsel|ramx_en_o_0_a2
--operation mode is normal

C1_ramx_en_o_0_a2 = !Y1_dph_6 & !Y1_dph_7 & !Y1_dph_5 # !X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--X1_help16_en_o_1_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0_0
--operation mode is normal

X1_help16_en_o_1_iv_0_0_0 = !X1_help16_en_o_1_iv_0_0_a[1] & !X1_data_mux_o_1_iv_0_a2_10[3] # !X1_un4_s_intblock_0_0 # !Y1_state_o_3;


--X1_help16_en_o_1_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0
--operation mode is normal

X1_help16_en_o_1_iv_0_0 = !X1_help16_en_o_1_iv_0_a2[0] & (!X1_un1_state_i_34_0_a2_2_0 # !X1_un4_s_intblock_0_0 # !Y1_state_o_3);


--Y1_un4_pc_plus1_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[8]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[8]_carry_eqn = Y1_un4_pc_plus1_cout[6];
Y1_un4_pc_plus1_combout[8] = Y1_pc[8] $ !Y1_un4_pc_plus1_combout[8]_carry_eqn;

--Y1_un4_pc_plus1_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[8]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[8] = CARRY(Y1_pc[8] & Y1_pc[9] & !Y1_un4_pc_plus1_cout[6]);


--Y1_s_help16_6_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[8]
--operation mode is normal

Y1_s_help16_6_a[8] = Y1_un4_pc_plus2_combout[8] & !Y1_un7_s_help16_combout[8] & !X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[8] & (X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[8]);


--Y1_pc_comb_6_a[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[8]
--operation mode is normal

Y1_pc_comb_6_a[8] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add8) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[8];


--Y1_pc_comb_3[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[8]
--operation mode is normal

Y1_pc_comb_3[8] = Y1_pc_comb_3_c[8] & (Y1_pc[8] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[8] & Y1_s_help_0 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[8]
--operation mode is normal

Y1_pc_comb_9[8] = Y1_pc_comb_9_c[8] & (Y1_s_ir_5 # !X1_pc_inc_en_o_1_iv_i_i_0) # !Y1_pc_comb_9_c[8] & Y1_un33_pc_comb_add8 & X1_pc_inc_en_o_1_iv_i_i_0;


--X1_alu_cmd_o_2_iv_0_o2_3_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_3[4] = !X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e & X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] & (X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0);


--X1_alu_cmd_o_2_iv_0_o2_3_4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_4[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_4[4] = !X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 & !X1_alu_cmd_o_2_iv_i_i_a2_11[2] & !X1_alu_cmd_o_2_iv_0_a2_12[4] & !X1_alu_cmd_o_2_iv_0_a2_10[4];


--X1_alu_cmd_o_2_iv_0_2_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_2_a[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_2_a[4] = !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_0_o2_2_0[4]);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3 = X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] & X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 & (X1_un1_state_i_40_i_a2 # !Y1_state_o_2);


--X1_alu_cmd_o_2_iv_i_i_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_4[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_4[2] = !X1_alu_cmd_o_2_iv_i_i_a2_1[2] & !X1_alu_cmd_o_2_iv_i_i_a2_3[2] & !X1_alu_cmd_o_2_iv_i_i_a2_6[2];


--X1_alu_cmd_o_2_iv_i_i_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_5[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_5[2] = !X1_alu_cmd_o_2_iv_i_i_a2_4[2] & X1_alu_cmd_o_2_iv_i_i_1[2] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_o2_2[2]);


--X1_alu_cmd_o_2_iv_0_5_m6_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m6_i = !Y1_command_o_3 & !X1_un4_s_intblock_0 & !X1_alu_cmd_o_2_iv_0_5_m1_e # !X1_alu_cmd_o_2_iv_0_5_m6_i_0;


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 = X1_un4_s_intblock_0_0 & !X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1];


--X1_alu_cmd_o_3_iv_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_0
--operation mode is normal

X1_alu_cmd_o_3_iv_0 = !X1_alu_cmd_o_3_iv_9[0] # !X1_alu_cmd_o_3_iv_8[0] # !X1_alu_cmd_o_3_iv_10[0] # !X1_alu_cmd_o_3_iv_12[0];


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3 = !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 & X1_regs_wr_en_o_3_iv_0_Z[1] & !X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a;


--X1_alu_cmd_o_3_iv_i_a2_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c[3] = X1_alu_cmd_o_3_iv_i_a2_1_10[3] & X1_alu_cmd_o_3_iv_i_a2_c_1[3] & (X1_un4_s_intblock_0 # !Y1_state_o_2);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2 = !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e & !X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e;


--U1_ov_o_iv_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_o2_0
--operation mode is normal

U1_ov_o_iv_0_o2_0 = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (X1_alu_cmd_o_2_iv_0_0 # !X1_alu_cmd_o_2_iv_i_i_0) # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_i_i_0;


--U1_cy_o_0_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_3[0]
--operation mode is normal

U1_cy_o_0_iv_0_a2_3[0] = U1_opb_o_iv_0_a2_3[0] & (X1_alu_cmd_o_2_iv_i_i_0 $ (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_0));


--U1_opb_o_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_0
--operation mode is normal

U1_opb_o_iv_0_0 = !U1_opb_o_iv_0_a2[0] & !U1_opb_o_iv_0_a2_2_0 & (U1_opb_o_iv_0_a[0] # !U1_opb_o_iv_0_a2_3[0]);


--U1_opa_o_1_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_3_0
--operation mode is normal

U1_opa_o_1_0_a2_3_0 = !U1_opa_o_1_0_a2_0[0] & !U1_opa_o_1_0_a2_c[0] & (U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_0);


--V1_un3_v_result_add1_start_cout is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add1_start_cout
--operation mode is arithmetic

V1_un3_v_result_add1_start_cout = CARRY(U1_addsub_cy_o_0);


--X1_alu_cmd_o_2_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_0 = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_2_0;


--U1_cy_o_0_iv_0_o2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_a[0]
--operation mode is normal

U1_cy_o_0_iv_0_o2_0_a[0] = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (!X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_2_iv_0_0);


--U1_cy_o_0_iv_0_o2_0_0_Z[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_o2_0_0_Z[0]
--operation mode is normal

U1_cy_o_0_iv_0_o2_0_0_Z[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_0_0 # X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1_alu_cmd_o_1_3_0__rom_1_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_1_x
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_1_x = X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__rom_1_c_x # !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_7 & !U1_alu_cmd_o_1_3_0__rom_1_c_x;


--U1_alu_cmd_o_1_3_0__rom_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_2
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_2 = !X1_alu_cmd_o_2_iv_0_0 & (X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_alu_cmd_o_1_3_0__romlut_10 # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_alu_cmd_o_1_3_0__romlut_9);


--U1_alu_cmd_o_1_3_0__rom is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom = U1_alu_cmd_o_1_3_0__rom_c & (X1_alu_cmd_o_2_iv_0_0 # U1_alu_cmd_o_1_3_0__romlut_10) # !U1_alu_cmd_o_1_3_0__rom_c & !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_0;


--U1_alu_cmd_o_1_3_0__rom_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_0
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_0 = U1_alu_cmd_o_1_3_0__rom_0_c & (X1_alu_cmd_o_2_iv_0_0 # U1_alu_cmd_o_1_3_0__romlut_10) # !U1_alu_cmd_o_1_3_0__rom_0_c & !X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_4;


--T1_result_o_sn_m9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m9
--operation mode is normal

T1_result_o_sn_m9 = U1_alu_cmd_o_1_3_0__rom_1_x & (!U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom # !U1_alu_cmd_o_1_3_0__rom_0) # !U1_alu_cmd_o_1_3_0__rom_1_x & !U1_alu_cmd_o_1_3_0__rom_2;


--T1_result_o_5[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[0]
--operation mode is normal

T1_result_o_5[0] = U1_op_a_o_iv_0_0_0_m5 & (T1_result_o_5_a[0] & !U1_op_b_o_1_0_0_0 # !T1_result_o_5_a[0] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_0_m5 & (T1_result_o_5_a[0] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_0_0));


--T1_result_o_6[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6[0]
--operation mode is normal

T1_result_o_6[0] = U1_alu_cmd_o_1_3_0__rom_2 & T1_result_o_6_a[0] # !U1_alu_cmd_o_1_3_0__rom_2 & (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_6 # !U1_alu_cmd_o_1_3_0__rom_0 & T1_result_o_6_a[0]);


--T1_lt7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt7
--operation mode is normal

T1_lt7 = T1_I_8 & T1_lt6;


--X1_un1_s_intblock_85_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_85_0_a2_0_2_a
--operation mode is normal

X1_un1_s_intblock_85_0_a2_0_2_a = !Y1_command_o_4 & Y1_command_o_2 & Y1_command_o_0;


--X1_un1_un9339_s_instr_category_2_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_0 = !X1_un1_un9339_s_instr_category_2_0_a12_0 & (Y1_command_o_3 # Y1_command_o_0 # !X1_un1_un9339_s_instr_category_2_0_a12_1_1);


--X1_un1_un9339_s_instr_category_2_0_o2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_1
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_1 = !X1_un1_un9339_s_instr_category_2_0_o2_1_a & (X1_un4685_s_instr_category_0_a2_0 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1) # !Y1_command_o_7;


--X1_un1_un9339_s_instr_category_2_0_o2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_4
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_4 = Y1_command_o_7 & X1_un1_un9339_s_instr_category_2_0_o2_4_a & (!X1_un1_un9339_s_instr_category_2_0_a12_0_1 # !X1_un1_un294_s_instr_category_1_0_a2_1_1) # !Y1_command_o_7 & !X1_un1_un9339_s_instr_category_2_0_a12_0_1;


--X1_un1_un9339_s_instr_category_2_0_o2_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_6
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_6 = !X1_un1_un9339_s_instr_category_2_0_a12_2 & X1_un1_un9339_s_instr_category_2_0_o2_3 & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un1_un9339_s_instr_category_2_0_a12_9_1);


--X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2
--operation mode is normal

X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 = Y1_command_o_4 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_un7186_s_instr_category_i_i_a3_1_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3_1_s
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3_1_s = !Y1_command_o_5 & (Y1_state_o_3 & !E1_prog_data_o_4 # !Y1_state_o_3 & !Y1_s_ir_4);


--X1_un1_state_i_52_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1
--operation mode is normal

X1_un1_state_i_52_0_a2_1 = !Y1_command_o_0 & X1_un1_state_i_52_0_a2_1_a & X1_N_2453_i_i_o2 & X1_un4_s_intblock_0_0;


--X1_un1_state_i_52_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_0
--operation mode is normal

X1_un1_state_i_52_0_a2_0 = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_un1_state_i_52_0_a2_0_a & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un4_s_intblock_0_0;


--X1_un1_state_i_52_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_2
--operation mode is normal

X1_un1_state_i_52_0_a2_2 = Y1_command_o_4 & !Y1_command_o_7 & X1_un1_state_i_52_0_a2_2_a & X1_un4_s_intblock_0_0;


--X1_un1_state_i_106_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_106_1
--operation mode is normal

X1_un1_state_i_106_1 = !Y1_command_o_4 & Y1_command_o_6 & X1_N_2433_i_i & X1_un1_un781_s_instr_category_1_0_a6_0_4;


--X1_un1_state_i_9_m_3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_9_m_3_0_a2_a
--operation mode is normal

X1_un1_state_i_9_m_3_0_a2_a = !X1_un145_state_0_a2 & (Y1_command_o_2 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_regs_wr_en_o_3_iv_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_6_a[1]
--operation mode is normal

X1_regs_wr_en_o_3_iv_6_a[1] = Y1_b41_i_o3 & (!X1_un8929_s_instr_category_0_a3_1 # !X1_un1_un781_s_instr_category_1_0_a6_0_4) # !X1_un4_s_intblock_0_0;


--X1_un1_state_i_51_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0_a2_0_1
--operation mode is normal

X1_un1_state_i_51_0_a2_0_1 = !Y1_command_o_5 & Y1_command_o_6 & !Y1_command_o_0 & X1_N_2399_i_i_o2;


--X1_un1_state_i_51_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_51_0_a
--operation mode is normal

X1_un1_state_i_51_0_a = X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_un1_un161_s_instr_category_1_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2 = X1_un1_un161_s_instr_category_1_0_2_a # X1_un611_s_instr_category_2_0_a2_0_0_a2_i # X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !Y1_command_o_6;


--X1_un1_un161_s_instr_category_1_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_1
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_1 = !X1_un1_un161_s_instr_category_1_0_2_0_a2 & (X1_un1_un161_s_instr_category_1_0_1_a # !X1_N_2399_i_i_o2 # !Y1_command_o_6);


--Y1_ie_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_1
--operation mode is normal

Y1_ie_1_lut_out = Y1_p0_8_i_m4[1];
Y1_ie_1 = DFFEA(Y1_ie_1_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_72_i_i_a2, , );


--Y1_tcon_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5
--operation mode is normal

Y1_tcon_0_5_lut_out = Y1_s_data_15_0_1 & (Y1_tcon_0_13_0[5] # Y1_un1_gprbit_1527_1) # !Y1_s_data_15_0_1 & Y1_tcon_0_13_0[5] & !Y1_un1_gprbit_1527_1;
Y1_tcon_0_5 = DFFEA(Y1_tcon_0_5_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_state_i_5_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_5_0_a2_a
--operation mode is normal

X1_un1_state_i_5_0_a2_a = Y1_ip_1 & (!Y1_tcon_0_1 # !Y1_ie_0 # !Y1_ip_0);


--Y1_intpre_o_1_0_a4_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_3
--operation mode is normal

Y1_intpre_o_1_0_a4_3 = Y1_ie_3 & Y1_tcon_0_7 & Y1_ip[3];


--X1_un1_state_i_11_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_11_i_0_o2
--operation mode is normal

X1_un1_state_i_11_i_0_o2 = !X1_un1_state_i_11_i_0_a2 & !Y1_intpre_o_1_0_a4_0 & (!X1_un1_state_i_226_i_0_o2_0 # !Y1_ip_1);


--Y1_ie_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_0
--operation mode is normal

Y1_ie_0_lut_out = Y1_p2_7_i_m4[0];
Y1_ie_0 = DFFEA(Y1_ie_0_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_105_i_i_a2, , );


--Y1_tcon_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_1
--operation mode is normal

Y1_tcon_0_1_lut_out = Y1_s_data_14_0_1 & (Y1_un1_gprbit_1527_1 # !Y1_tcon_0_13_a[1]) # !Y1_s_data_14_0_1 & !Y1_tcon_0_13_a[1] & !Y1_un1_gprbit_1527_1;
Y1_tcon_0_1 = DFFEA(Y1_tcon_0_1_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_state_i_226_i_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o3_0
--operation mode is normal

X1_un1_state_i_226_i_0_o3_0 = !Y1_intpre_o_1_0_a4_3 & !X1_un56_s_intblock & Y1_state_o_2 & X1_un1_state_i_11_i_0_o2;


--X1_un1_state_i_226_i_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_0
--operation mode is normal

X1_un1_state_i_226_i_0_0 = Y1_ie_1 & !Y1_tcon_0_5 & (!Y1_tcon_0_1 # !Y1_ie_0) # !Y1_ie_1 & (!Y1_tcon_0_1 # !Y1_ie_0);


--X1_un1_state_i_225_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_225_0_a3
--operation mode is normal

X1_un1_state_i_225_0_a3 = Y1_tcon_0_7 & X1_un1_state_i_225_0_a3_a & X1_un1_state_i_226_i_0_0 & X1_un1_state_i_226_i_0_o3_0;


--X1_un1_state_i_222_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_222_0_a3
--operation mode is normal

X1_un1_state_i_222_0_a3 = X1_un1_state_i_226_i_0_o2_0 & X1_un1_state_i_226_i_0_o3_0 & (!Y1_tcon_0_1 # !Y1_ie_0);


--X1_un1_s_intblock_111_5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_111_5_a
--operation mode is normal

X1_un1_s_intblock_111_5_a = !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] # !X1_bdata_mux_o_1_iv_0_a2_0_0[0] # !Y1_command_o_0 # !Y1_command_o_7;


--U1_addsub_o_1_rom_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_rom_x
--operation mode is normal

U1_addsub_o_1_rom_x = X1_alu_cmd_o_2_iv_0_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_addsub_o_1_romlut # !X1_alu_cmd_o_2_iv_0_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_addsub_o_1_romlut_0;


--W1_un4_v_result_sum2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_sum2_0
--operation mode is normal

W1_un4_v_result_sum2_0 = U1_opa_o_1_0_1 $ (W1_un4_v_result_sum2_0_a & (U1_opb_o_0_iv_0_o2_0 # !E1_prog_data_o_5));


--W1_un4_v_result_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c1
--operation mode is normal

W1_un4_v_result_c1 = U1_opb_o_0_iv_0_1 & (U1_opa_o_1_0_0 # W1_un4_v_result_c1_a) # !U1_opb_o_0_iv_0_1 & U1_opa_o_1_0_0 & W1_un4_v_result_c1_a;


--W1_v_result_2_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c1
--operation mode is normal

W1_v_result_2_c1 = U1_opb_o_0_iv_0_1 & U1_opa_o_1_0_0 & !W1_v_result_2_c1_a # !U1_opb_o_0_iv_0_1 & (U1_opa_o_1_0_0 # !W1_v_result_2_c1_a);


--T1_result_o_7_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_5
--operation mode is normal

T1_result_o_7_5 = T1_result_o_sn_m9 & T1_result_o_5[5] # !T1_result_o_sn_m9 & T1_result_o_7_a[5];


--R1_un17_v_tmpda_sum2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum2_a
--operation mode is normal

R1_un17_v_tmpda_sum2_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_3 # !Y1_acc_4;


--R1_un17_v_tmpda_sum1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum1_a
--operation mode is normal

R1_un17_v_tmpda_sum1_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_3;


--R1_un17_v_tmpda_anc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_anc2
--operation mode is normal

R1_un17_v_tmpda_anc2 = Y1_acc_6 & Y1_acc_5 & !R1_un17_v_tmpda_anc2_a & U1_cy_o_0_iv_0_a2_4_0;


--R1_un28_v_tmpda_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un28_v_tmpda_c1
--operation mode is normal

R1_un28_v_tmpda_c1 = Y1_acc_6 & Y1_acc_5 & !R1_un28_v_tmpda_c1_a # !Y1_acc_6 & !Y1_acc_5 & R1_un28_v_tmpda_c1_a # !U1_cy_o_0_iv_0_a2_4_0;


--U1_dcml_data_o_0_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|dcml_data_o_0_a2_0_a2_0
--operation mode is normal

U1_dcml_data_o_0_a2_0_a2_0 = Y1_acc_7 & U1_cy_o_0_iv_0_a2_4_0;


--U1_opb_o_0_iv_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_0
--operation mode is normal

U1_opb_o_0_iv_0_a2_3_0 = !X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_3_iv_0 & U1_opb_o_iv_0_a2_3[0] # !X1_alu_cmd_o_3_iv_0 & U1_opb_o_0_iv_0_a2_3_a[1]);


--U1_opb_o_0_iv_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_o2_0
--operation mode is normal

U1_opb_o_0_iv_0_o2_0 = X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_opb_o_0_iv_0_a2_5[1]) # !X1_alu_cmd_o_3_iv_0 & !U1_cy_o_0_iv_0_a2_3[0];


--U1_opa_o_1_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2[0]
--operation mode is normal

U1_opa_o_1_0_a2_2[0] = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_opa_o_1_0_a2_2_a[0] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--U1_opa_o_1_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2[0]
--operation mode is normal

U1_opa_o_1_0_o2[0] = U1_opa_o_1_0_o2_s_0_0 & (X1_alu_cmd_o_3_iv_0 # !U1_opa_o_1_0_o2_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--W1_un4_v_result_anc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_anc2
--operation mode is normal

W1_un4_v_result_anc2 = !U1_opb_o_0_iv_0_2 & (U1_opb_o_0_iv_0_1 & !U1_opa_o_1_0_0 & V1_v_result_1_0 # !U1_opb_o_0_iv_0_1 & (V1_v_result_1_0 # !U1_opa_o_1_0_0));


--W1_v_result_2_c2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c2
--operation mode is normal

W1_v_result_2_c2 = W1_v_result_2_bnc2 & !W1_v_result_2_bnc2_d & (W1_v_result_2_c1 # !U1_opb_o_0_iv_0_2);


--W1_un4_v_result_bnc2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0
--operation mode is normal

W1_un4_v_result_bnc2_0 = U1_opa_o_1_0_1 # U1_opb_o_0_iv_0_2 & !W1_un4_v_result_bnc2_0_a;


--d_m6_0_m4 is d_m6_0_m4
--operation mode is normal

d_m6_0_m4 = U1_op_a_o_iv_0_0_3 & (d_m6_0_m4_a & !U1_op_b_o_1_0_3 # !d_m6_0_m4_a & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_3 & (d_m6_0_m4_a $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_3));


--d_m6_0_a3_a is d_m6_0_a3_a
--operation mode is normal

d_m6_0_a3_a = U1_op_a_o_iv_0_0_4 & !U1_op_a_o_iv_0_0_2 & T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_4 & (!T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_2);


--U1_result_a_o_iv_0_0_a2_1[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_a2_1[4]
--operation mode is normal

U1_result_a_o_iv_0_0_a2_1[4] = U1_cy_o_0_iv_0_a2_4_0 & (Y1_acc_4 $ (Y1_acc_3 & !R1_un9_v_tmpda1_c1));


--U1_opb_o_0_iv_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_1
--operation mode is normal

U1_opb_o_0_iv_0_1 = E1_prog_data_o_4 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_4) # !E1_prog_data_o_4 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_4);


--U1_result_a_o_iv_0_0_0_a[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_0_a[4]
--operation mode is normal

U1_result_a_o_iv_0_0_0_a[4] = U1_opa_o_1_0_0 $ (U1_addsub_o_1_rom_x & V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & !V1_v_result_2_carry_4);


--U1_result_a_o_iv_0_0_3_m5_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_3_m5_0_a2_0_a
--operation mode is normal

U1_result_a_o_iv_0_0_3_m5_0_a2_0_a = Y1_acc_3 $ (R1_un5_v_cy # !Y1_acc_2 & !Y1_acc_1);


--U1_result_a_o_iv_0_0tt_3_m3_0_m2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0tt_3_m3_0_m2
--operation mode is normal

U1_result_a_o_iv_0_0tt_3_m3_0_m2 = U1_addsub_o_1_rom_x & V1_un3_v_result_add4 # !U1_addsub_o_1_rom_x & V1_v_result_2_add4;


--T1_result_o_7_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_3
--operation mode is normal

T1_result_o_7_3 = T1_result_o_sn_m9 & T1_result_o_5[3] # !T1_result_o_sn_m9 & T1_result_o_7_a[3];


--T1_result_o_7_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_6
--operation mode is normal

T1_result_o_7_6 = T1_result_o_sn_m9 & T1_result_o_5[6] # !T1_result_o_sn_m9 & T1_result_o_7_a[6];


--T1_result_o_7_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_1
--operation mode is normal

T1_result_o_7_1 = T1_result_o_sn_m9 & !T1_result_o_7_a[1] # !T1_result_o_sn_m9 & (T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_0_m5 # !T1_result_o_sn_m6 & T1_result_o_7_a[1]);


--R1_un5_v_cy is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un5_v_cy
--operation mode is normal

R1_un5_v_cy = !Y1_psw_o_6 & (R1_un9_v_tmpda1_c1 # !U1_cy_o_0_iv_0_a2_4_0 # !Y1_acc_3);


--U1_result_a_o_iv_0_0_1_m5_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|result_a_o_iv_0_0_1_m5_0_a2_0_a
--operation mode is normal

U1_result_a_o_iv_0_0_1_m5_0_a2_0_a = !U1_ov_o_iv_0_o2 & (U1_addsub_o_1_rom_x & V1_un3_v_result_add2 # !U1_addsub_o_1_rom_x & V1_v_result_2_add2);


--V1_un3_v_result_add3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add3
--operation mode is arithmetic

V1_un3_v_result_add3_carry_eqn = V1_un3_v_result_carry_2;
V1_un3_v_result_add3 = U1_opb_o_0_iv_0_0_1 $ U1_opa_o_1_0_a2_1_1_1 $ !V1_un3_v_result_add3_carry_eqn;

--V1_un3_v_result_carry_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_3
--operation mode is arithmetic

V1_un3_v_result_carry_3 = CARRY(U1_opb_o_0_iv_0_0_1 & !U1_opa_o_1_0_a2_1_1_1 & !V1_un3_v_result_carry_2 # !U1_opb_o_0_iv_0_0_1 & (!V1_un3_v_result_carry_2 # !U1_opa_o_1_0_a2_1_1_1));


--V1_v_result_2_add3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add3
--operation mode is arithmetic

V1_v_result_2_add3_carry_eqn = V1_v_result_2_carry_2;
V1_v_result_2_add3 = U1_opb_o_0_iv_0_0_1 $ U1_opa_o_1_0_a2_1_1_1 $ !V1_v_result_2_add3_carry_eqn;

--V1_v_result_2_carry_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_3
--operation mode is arithmetic

V1_v_result_2_carry_3 = CARRY(U1_opb_o_0_iv_0_0_1 & U1_opa_o_1_0_a2_1_1_1 & !V1_v_result_2_carry_2 # !U1_opb_o_0_iv_0_0_1 & (U1_opa_o_1_0_a2_1_1_1 # !V1_v_result_2_carry_2));


--T1_result_o_7_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_2
--operation mode is normal

T1_result_o_7_2 = T1_result_o_sn_m9 & T1_result_o_5[2] # !T1_result_o_sn_m9 & T1_result_o_7_a[2];


--R1_un17_v_tmpda_sum3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_sum3
--operation mode is normal

R1_un17_v_tmpda_sum3 = R1_un17_v_tmpda_anc2 $ (Y1_acc_7 & U1_cy_o_0_iv_0_a2_4_0);


--T1_result_o_7_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_7
--operation mode is normal

T1_result_o_7_7 = T1_result_o_sn_m9 & T1_result_o_5[7] # !T1_result_o_sn_m9 & T1_result_o_6[7];


--W1_v_lresult_2_sum1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_2_sum1_0
--operation mode is normal

W1_v_lresult_2_sum1_0 = U1_opb_o_0_iv_0_0_6 $ U1_opa_o_1_0_3;


--W1_v_result_2_c3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c3
--operation mode is normal

W1_v_result_2_c3 = U1_opb_o_0_iv_0_0_5 & U1_opa_o_1_0_2 & !W1_v_result_2_bnc2_d & !W1_v_result_2_c3_a # !U1_opb_o_0_iv_0_0_5 & (U1_opa_o_1_0_2 # !W1_v_result_2_bnc2_d & !W1_v_result_2_c3_a);


--W1_un4_v_result_c3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c3
--operation mode is normal

W1_un4_v_result_c3 = U1_opb_o_0_iv_0_0_5 & (U1_opa_o_1_0_2 # !W1_un4_v_result_anc2 & W1_un4_v_result_bnc2_0) # !U1_opb_o_0_iv_0_0_5 & U1_opa_o_1_0_2 & !W1_un4_v_result_anc2 & W1_un4_v_result_bnc2_0;


--Y1_p0_8_i_m4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[2]
--operation mode is normal

Y1_p0_8_i_m4[2] = Y1_s_data_14_0_2 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_14_0_2 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_2
--operation mode is normal

Y1_ip_2 = DFFEA(Y1_p0_8_i_m4[2], L1__clk0, reset_n, , Y1_N_3150_i, , );


--Y1_un1_gprbit_1527_102_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i
--operation mode is normal

Y1_un1_gprbit_1527_102_i = !Y1_s_adr_2_iv_0 & !Y1_un1_gprbit_1527_102_i_a & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1528_4_2;


--Y1_un1_gprbit_1527_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_1
--operation mode is normal

Y1_un1_gprbit_1527_1 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_1_1_2 & Y1_un1_gprbit_1527_3_4_i_i_a2_0;


--Y1_tcon_0_13_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[3]
--operation mode is normal

Y1_tcon_0_13_0[3] = Y1_un1_gprbit_1528_68_s & (Y1_tcon_0_13_0_a[3] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[3] & !Y1_tcon_0_5_Z[3]) # !Y1_un1_gprbit_1528_68_s & !Y1_tcon_0_5_Z[3];


--Y1_ie[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[7]
--operation mode is normal

Y1_ie[7]_lut_out = Y1_p0_8_i_m4[7];
Y1_ie[7] = DFFEA(Y1_ie[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_52_i, , );


--Y1_s_inthigh_d_2_m_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_inthigh_d_2_m_0_a2
--operation mode is normal

Y1_s_inthigh_d_2_m_0_a2 = Y1_state_o_i_0 & Y1_state_o_2 & !X1_un1_state_i_226_i_0_o3_0 & X1_un4_s_intblock_0;

--Y1_inthigh_o is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|inthigh_o
--operation mode is normal

Y1_inthigh_o = DFFEA(Y1_s_inthigh_d_2_m_0_a2, L1__clk0, reset_n, , X1_inthigh_en_o_0_iv_i, , );


--Y1_intlow_en_o_0_iv_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_en_o_0_iv_0_a3
--operation mode is normal

Y1_intlow_en_o_0_iv_0_a3 = Y1_state_o_i_0 & !sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a & X1_un1_state_i_226_i_0_o3_0 & X1_un4_s_intblock_0;

--Y1_intlow_o is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intlow_o
--operation mode is normal

Y1_intlow_o = DFFEA(Y1_intlow_en_o_0_iv_0_a3, L1__clk0, reset_n, , X1_N_3184_i, , );


--Y1_intpre_o_1_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_0_2
--operation mode is normal

Y1_intpre_o_1_0_a2_0_2 = !Y1_inthigh_o & Y1_ie[7];


--Y1_intpre_o_1_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_0
--operation mode is normal

Y1_intpre_o_1_0_a4_0 = Y1_ip_0 & Y1_ie_0 & Y1_tcon_0_1;


--Y1_intpre_o_1_0_a4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_1
--operation mode is normal

Y1_intpre_o_1_0_a4_1 = !Y1_intlow_o & (X1_un1_state_i_226_1 # X1_un1_state_i_226_i_0_o2_0 # !Y1_intpre_o_1_0_a4_1_a);


--Y1_intpre_o_1_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a2_a
--operation mode is normal

Y1_intpre_o_1_0_a2_a = !X1_un56_s_intblock & !Y1_intpre_o_1_0_a4_3 & (!X1_un1_state_i_226_i_0_o2_0 # !Y1_ip_1);


--X1_s_nextstate_iv_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_nextstate_iv_0_a[3]
--operation mode is normal

X1_s_nextstate_iv_0_a[3] = !Y1_state_o_0 & Y1_state_o_i_0 & !X1_un1_s_intblock_85_0;


--FB1_ram_block1a10 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a10
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a10_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a10_PORT_A_address_reg = DFFE(FB1_ram_block1a10_PORT_A_address, FB1_ram_block1a10_clock_0, , , FB1_ram_block1a10_clock_enable_0);
FB1_ram_block1a10_clock_0 = L1__clk0;
FB1_ram_block1a10_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a10_PORT_A_data_out = MEMORY(, , FB1_ram_block1a10_PORT_A_address_reg, , , , , , FB1_ram_block1a10_clock_0, , FB1_ram_block1a10_clock_enable_0, , , );
FB1_ram_block1a10 = FB1_ram_block1a10_PORT_A_data_out[0];


--FB1_ram_block1a2 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|ram_block1a2
--RAM Block Operation Mode: ROM
--Port A Depth: 4096, Port A Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
FB1_ram_block1a2_PORT_A_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
FB1_ram_block1a2_PORT_A_address_reg = DFFE(FB1_ram_block1a2_PORT_A_address, FB1_ram_block1a2_clock_0, , , FB1_ram_block1a2_clock_enable_0);
FB1_ram_block1a2_clock_0 = L1__clk0;
FB1_ram_block1a2_clock_enable_0 = C1_rom_en_o_0_a2;
FB1_ram_block1a2_PORT_A_data_out = MEMORY(, , FB1_ram_block1a2_PORT_A_address_reg, , , , , , FB1_ram_block1a2_clock_0, , FB1_ram_block1a2_clock_enable_0, , , );
FB1_ram_block1a2 = FB1_ram_block1a2_PORT_A_data_out[0];


--CB3L3 is mc8051_rom:i_mc8051_rom|altsyncram:altsyncram_component|altsyncram_gdp:auto_generated|mux_vab:mux2|w_result186w~10
--operation mode is normal

CB3L3 = FB1_ram_block1a10 & (FB1_ram_block1a2 # FB1_address_reg_a[0]) # !FB1_ram_block1a10 & FB1_ram_block1a2 & !FB1_address_reg_a[0];


--AB1_ram_block1a10 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a10
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a10_PORT_A_data_in = Y1_acc_2;
AB1_ram_block1a10_PORT_A_data_in_reg = DFFE(AB1_ram_block1a10_PORT_A_data_in, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a10_PORT_A_address_reg = DFFE(AB1_ram_block1a10_PORT_A_address, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a10_PORT_B_address_reg = DFFE(AB1_ram_block1a10_PORT_B_address, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_A_write_enable = BB1_eq_node[1];
AB1_ram_block1a10_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a10_PORT_A_write_enable, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_PORT_B_read_enable = VCC;
AB1_ram_block1a10_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a10_PORT_B_read_enable, AB1_ram_block1a10_clock_0, , , AB1_ram_block1a10_clock_enable_0);
AB1_ram_block1a10_clock_0 = L1__clk0;
AB1_ram_block1a10_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a10_PORT_B_data_out = MEMORY(AB1_ram_block1a10_PORT_A_data_in_reg, , AB1_ram_block1a10_PORT_A_address_reg, AB1_ram_block1a10_PORT_B_address_reg, AB1_ram_block1a10_PORT_A_write_enable_reg, AB1_ram_block1a10_PORT_B_read_enable_reg, , , AB1_ram_block1a10_clock_0, , AB1_ram_block1a10_clock_enable_0, , , );
AB1_ram_block1a10 = AB1_ram_block1a10_PORT_B_data_out[0];


--AB1_ram_block1a2 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|ram_block1a2
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 4096, Port A Width: 1, Port B Depth: 4096, Port B Width: 1
--Port A Logical Depth: 8192, Port A Logical Width: 8, Port B Logical Depth: 8192, Port B Logical Width: 8
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
AB1_ram_block1a2_PORT_A_data_in = Y1_acc_2;
AB1_ram_block1a2_PORT_A_data_in_reg = DFFE(AB1_ram_block1a2_PORT_A_data_in, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_A_address = BUS(Y1_adrx_o_3_0_d0, Y1_adrx_o_3_0_0_d0, Y1_adrx_o_3_2, Y1_adrx_o_3_0_2, Y1_adrx_o_3_0_0_0, Y1_adrx_o_3_0_4, Y1_adrx_o_3_0_0_2, Y1_adrx_o_3_0_6, Y1_adrx_o_0, Y1_adrx_o_1, Y1_adrx_o_2, Y1_adrx_o_3);
AB1_ram_block1a2_PORT_A_address_reg = DFFE(AB1_ram_block1a2_PORT_A_address, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_B_address = BUS(Y1_pc_comb_11_0, Y1_pc_comb_11_1, Y1_pc_comb_11_2, Y1_pc_comb_11_3, Y1_pc_comb_11_4, Y1_pc_comb_11_5, Y1_pc_comb_11_6, Y1_pc_comb_11_7, Y1_pc_comb_11_8, Y1_pc_comb_11_9, Y1_pc_comb_11_10, Y1_pc_comb_11_11);
AB1_ram_block1a2_PORT_B_address_reg = DFFE(AB1_ram_block1a2_PORT_B_address, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_A_write_enable = BB1_eq_node[0];
AB1_ram_block1a2_PORT_A_write_enable_reg = DFFE(AB1_ram_block1a2_PORT_A_write_enable, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_PORT_B_read_enable = VCC;
AB1_ram_block1a2_PORT_B_read_enable_reg = DFFE(AB1_ram_block1a2_PORT_B_read_enable, AB1_ram_block1a2_clock_0, , , AB1_ram_block1a2_clock_enable_0);
AB1_ram_block1a2_clock_0 = L1__clk0;
AB1_ram_block1a2_clock_enable_0 = C1_pram_en_o_0;
AB1_ram_block1a2_PORT_B_data_out = MEMORY(AB1_ram_block1a2_PORT_A_data_in_reg, , AB1_ram_block1a2_PORT_A_address_reg, AB1_ram_block1a2_PORT_B_address_reg, AB1_ram_block1a2_PORT_A_write_enable_reg, AB1_ram_block1a2_PORT_B_read_enable_reg, , , AB1_ram_block1a2_clock_0, , AB1_ram_block1a2_clock_enable_0, , , );
AB1_ram_block1a2 = AB1_ram_block1a2_PORT_B_data_out[0];


--CB1L3 is mc8051_pram:i_mc8051_pram|altsyncram:altsyncram_component|altsyncram_07c1:auto_generated|mux_vab:mux3|w_result186w~10
--operation mode is normal

CB1L3 = AB1_ram_block1a10 & (AB1_ram_block1a2 # AB1_address_reg_b[0]) # !AB1_ram_block1a10 & AB1_ram_block1a2 & !AB1_address_reg_b[0];


--Y1_s_adr_i_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_adr_i_i_0
--operation mode is normal

Y1_s_adr_i_i_0 = !Y1_s_adr_2_iv_i_a3_0;

--Y1_s_preadr[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_preadr[1]
--operation mode is normal

Y1_s_preadr[1] = DFFEA(Y1_s_adr_i_i_0, L1__clk0, reset_n, , , , );


--Y1_un52_s_preadr_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un52_s_preadr_a
--operation mode is normal

Y1_un52_s_preadr_a = !Y1_s_preadr[6] & Y1_s_preadr[4] & !Y1_s_preadr[5] & !Y1_s_preadr[2];


--Y1_s_bit_data_8_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_7_0
--operation mode is normal

Y1_s_bit_data_8_7_0 = Y1_s_preadr[1] & Y1_s_bit_data_8_6_0 # !Y1_s_preadr[1] & Y1_s_bit_data_8_3_0_i_m3;


--Y1_bit_data_o_5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_5_a
--operation mode is normal

Y1_bit_data_o_5_a = Y1_s_preadr[2] & !Y1_s_bit_data_10_6_0 # !Y1_s_preadr[2] & !Y1_s_bit_data_10_3_0;


--Y1_s_bit_data_5_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_7_0
--operation mode is normal

Y1_s_bit_data_5_7_0 = Y1_s_preadr[2] & Y1_s_bit_data_5_6_0 # !Y1_s_preadr[2] & Y1_s_bit_data_5_3_0;


--Y1_bit_data_o_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_1
--operation mode is normal

Y1_bit_data_o_1 = Y1_bit_data_o_1_c & (Y1_s_bit_data_2_6_0 # !Y1_s_preadr[2]) # !Y1_bit_data_o_1_c & Y1_s_preadr[2] & Y1_s_bit_data_1_6_0;


--Y1_bit_data_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_2
--operation mode is normal

Y1_bit_data_o_2 = Y1_bit_data_o_2_c & (Y1_s_bit_data_9_6_0 # !Y1_s_preadr[1]) # !Y1_bit_data_o_2_c & Y1_s_preadr[1] & Y1_s_bit_data_3_6_0;


--Y1_bit_data_o_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_4
--operation mode is normal

Y1_bit_data_o_4 = Y1_s_preadr[2] & !Y1_bit_data_o_4_a # !Y1_s_preadr[2] & Y1_s_bit_data_11_7_0;


--Y1_bit_data_o_8_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_8_a
--operation mode is normal

Y1_bit_data_o_8_a = M1_s_rb8 & !Y1_un52_s_preadr & !Y1_bit_data_o_3 # !M1_s_rb8 & (Y1_un52_s_preadr # !Y1_bit_data_o_3);


--Y1_s_bit_data_16_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_7_0
--operation mode is normal

Y1_s_bit_data_16_7_0 = Y1_s_bit_data_16_7_0_c & (Y1_s_bit_data_16_5_0 # !Y1_s_preadr[0]) # !Y1_s_bit_data_16_7_0_c & Y1_s_preadr[0] & Y1_s_bit_data_16_2_0;


--T1_un1_op_a_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|un1_op_a_i
--operation mode is normal

T1_un1_op_a_i_carry_eqn = T1_I_8_cout;
T1_un1_op_a_i = !T1_un1_op_a_i_carry_eqn;


--U1_cy_o_iv_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_iv_0_a2_a[1]
--operation mode is normal

U1_cy_o_iv_0_a2_a[1] = T1_result_o_sn_m13 & !T1_cy_o_2_0 # !T1_result_o_sn_m13 & !U1_alu_cmd_o_1_3_0__rom_1_x & U1_alu_cmd_o_1_3_0__rom_2;


--U1_opb_o_iv_0_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_2_0
--operation mode is normal

U1_opb_o_iv_0_a2_2_0 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_opb_o_iv_0_a2_2_a[0] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--U1_opa_o_1_0_o2_s_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_s_0_0
--operation mode is normal

U1_opa_o_1_0_o2_s_0_0 = !U1_cy_o_0_iv_0_a2_3[0] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !U1_opb_o_0_iv_0_a2_5[1]);


--W1_v_lresult_1_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_1
--operation mode is normal

W1_v_lresult_1_1 = U1_addsub_o_1_rom_x & (U1_opa_o_1_0_3 & !W1_un4_v_result_c3 & W1_v_lresult_1_a[2] # !U1_opa_o_1_0_3 & (W1_v_lresult_1_a[2] # !W1_un4_v_result_c3)) # !U1_addsub_o_1_rom_x & (U1_opa_o_1_0_3 $ W1_v_lresult_1_a[2]);


--X1_state_i_m_4_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_a[2]
--operation mode is normal

X1_state_i_m_4_a[2] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (Y1_command_o_2 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--Y1_un1_psw_o_m_d_c_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_c_a[7]
--operation mode is normal

Y1_un1_psw_o_m_d_c_a[7] = !Y1_s_adr_1_iv_7[3] # !Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1528_46_0_a2_0_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2_0_s
--operation mode is normal

Y1_un1_gprbit_1528_46_0_a2_0_s = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_psw_o_m_d_0_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_0[7]
--operation mode is normal

Y1_un1_psw_o_m_d_0_0[7] = X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0 # !Y1_un1_psw_o_m_d_0_0_a[7];


--Y1_un1_gprbit_1527_27_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_27_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_27_0_a2 = !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_27_0_a2_0 & Y1_psw_31_0_iv_0_o3_s[3];


--Y1_un1_psw_o_m_d_0_2_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_2_a[7]
--operation mode is normal

Y1_un1_psw_o_m_d_0_2_a[7] = !Y1_s_bdata_12_0 & Y1_un1_gprbit_1528_89;


--Y1_un1_regs_wr_en_i_6_i_o2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_1_0
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_1_0 = X1_regs_wr_en_o_3_iv_0 # X1_regs_wr_en_o_2_iv_0 & (X1_regs_wr_en_o_3_iv_1 # !Y1_un1_gprbit_1527_67_0_o4);


--Y1_un1_gprbit_1528_75_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_75_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_75_0_a2 = !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_75_0_a2_0 & Y1_psw_31_0_iv_0_o3_s[3];


--Y1_un1_gprbit_1528_55_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_55_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_55_0_a2 = Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_psw_31_1_s_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0[7]
--operation mode is normal

Y1_psw_31_1_s_0[7] = !Y1_un1_gprbit_1528_58_0_a2 & (!Y1_un1_gprbit_1527_82_i_o3_i_a4 # !Y1_un1_gprbit_1528_44_0 # !Y1_un1_gprbit_1527_82_i_i_a4);


--X1_bdata_mux_o_1_iv_0_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_1[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_1[0] = !X1_bdata_mux_o_1_iv_0_a2_1[0] & (!X1_bdata_mux_o_1_iv_0_a2_0_2[0] & X1_bdata_mux_o_1_iv_0_1_a[0] # !X1_un4_s_intblock_0_0);


--X1_un1_s_intblock_38_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_38_0
--operation mode is normal

X1_un1_s_intblock_38_0 = Y1_command_o_4 & !Y1_command_o_2 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_un9_s_command is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command
--operation mode is normal

Y1_un9_s_command = Y1_command_o_7 & !Y1_command_o_0 & Y1_un9_s_command_a & Y1_un9_s_command_1;


--Y1_b41_i_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b41_i_o3
--operation mode is normal

Y1_b41_i_o3 = !Y1_un1_command_o_2 & !Y1_un1_command_o_4;


--X1_regs_wr_en_o_3_iv_7_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_7_a[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_7_a[2] = !X1_un1_un6645_s_instr_category_2_0_a2 & (!I_203_0 & !X1_un8929_s_instr_category_0_a3 # !Y1_state_o_1);


--X1_un1_state_i_24_i_a2_i_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i_a2_0_a
--operation mode is normal

X1_un1_state_i_24_i_a2_i_a2_0_a = Y1_s_ir_3 & !E1_prog_data_o_3 & Y1_state_o_3 # !Y1_s_ir_3 & (!Y1_state_o_3 # !E1_prog_data_o_3);


--X1_un1_un294_s_instr_category_1_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a2_1_1
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a2_1_1 = !Y1_command_o_5 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_un1_un1178_s_instr_category_2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1178_s_instr_category_2_0_0_a
--operation mode is normal

X1_un1_un1178_s_instr_category_2_0_0_a = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_wrx_mux_o_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a2_0_a2
--operation mode is normal

X1_wrx_mux_o_0_a2_0_a2 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_N_2380_i_i_o2;


--X1_state_i_m_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3[1]
--operation mode is normal

X1_state_i_m_3[1] = Y1_state_o_1 & X1_un4_s_intblock_0_0 & (X1_un1_un294_s_instr_category_1_0_a4 # !X1_un1_un294_s_instr_category_1_0_0);


--X1_un1_s_intblock_47_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_47_1
--operation mode is normal

X1_un1_s_intblock_47_1 = Y1_state_o_1 & !X1_un4_s_intblock_0;


--X1_regs_wr_en_o_3_iv_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_2[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_2[2] = X1_regs_wr_en_o_3_iv_2_a[2] & (X1_un4_s_intblock_0 # !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_1);


--X1_data_mux_o_1_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_0_a[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_0_a[3] = !Y1_command_o_1 & Y1_command_o_0 # !X1_N_2453_i_i_o2 # !Y1_state_o_2;


--X1_data_mux_o_1_iv_0_a2_3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_1_iv_0_a2_3_0[3]
--operation mode is normal

X1_data_mux_o_1_iv_0_a2_3_0[3] = Y1_command_o_3 & !Y1_command_o_4 & Y1_command_o_6 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_N_2377_i_0_a2_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2377_i_0_a2_s
--operation mode is normal

X1_N_2377_i_0_a2_s = !Y1_command_o_6 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--Y1_un1_command_o_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_a
--operation mode is normal

Y1_un1_command_o_4_a = !Y1_command_o_5 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--Y1_un1_command_o_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_2
--operation mode is normal

Y1_un1_command_o_4_2 = Y1_command_o_6 & (Y1_state_o_3 & E1_prog_data_o_7 # !Y1_state_o_3 & Y1_s_ir_7);


--Y1_un1_command_o_4_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_4_2_0
--operation mode is normal

Y1_un1_command_o_4_2_0 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & (Y1_state_o_3 & E1_prog_data_o_2 # !Y1_state_o_3 & Y1_s_ir_2);


--X1_un1_s_intblock_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_10_a
--operation mode is normal

X1_un1_s_intblock_10_a = Y1_state_o_2 & !Y1_command_o_2 & Y1_command_o_0 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_2_0[1] = Y1_command_o_1 & !Y1_command_o_2 & (Y1_state_o_2 # X1_un1_un2025_s_instr_category_0_a2_1_0_a2);


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0[1] = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a[1] & !Y1_command_o_3 & !Y1_command_o_4 & !Y1_command_o_6;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_a[1] = Y1_state_o_1 & !Y1_command_o_1 & Y1_command_o_2 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--X1_alu_cmd_o_2_iv_0_a2_12_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12_1[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_12_1[4] = Y1_state_o_2 & !Y1_command_o_3 & Y1_command_o_2 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0;


--X1_state_i_m_23_i_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_5_a[2]
--operation mode is normal

X1_state_i_m_23_i_5_a[2] = Y1_command_o_6 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1_command_o_6 & (!X1_un1_s_instr_category_7_i_a6_0_1 # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2);


--X1_state_i_m_23_i_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_3[2]
--operation mode is normal

X1_state_i_m_23_i_3[2] = !X1_N_2433_i_i & !X1_state_i_m_23_i_3_a[2] & !X1_N_2399_i_i_o2 & !X1_N_2453_i_i_o2;


--X1_un1_un15_s_instr_category_1_0_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3_0_1
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3_0_1 = Y1_command_o_1 & !Y1_command_o_3 & !Y1_command_o_2 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_un1_un15_s_instr_category_1_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3 = Y1_command_o_2 & Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_un15_s_instr_category_1_0_a3_a;


--X1_data_mux_o_2_iv_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|data_mux_o_2_iv_2_a[1]
--operation mode is normal

X1_data_mux_o_2_iv_2_a[1] = !Y1_state_o_1 & !Y1_state_o_2 # !X1_un4_s_intblock_0_0 # !Y1_b42;


--Y1_pc_comb_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[1]
--operation mode is normal

Y1_pc_comb_5[1] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add1 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[1]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[1];


--Y1_pc_comb_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[1]
--operation mode is normal

Y1_pc_comb_3[1] = Y1_pc_comb_3_c[1] & (Y1_pc[1] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[1] & Y1_s_reg_data_u_1 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[1]
--operation mode is normal

Y1_pc_comb_9[1] = E1_prog_data_o_1 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[1]) # !E1_prog_data_o_1 & !Y1_pc_comb_9_a[1] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_s_help_11_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_a[1]
--operation mode is normal

Y1_s_help_11_a[1] = Y1_acc_1 & X1_help_en_o_1_iv_2 & !Y1_s_reg_data_u_1 # !Y1_acc_1 & (!Y1_s_reg_data_u_1 # !X1_help_en_o_1_iv_2);


--Y1_s_help_11_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help_11_3[1]
--operation mode is normal

Y1_s_help_11_3[1] = Y1_s_help_11_sn_m4_0_a3 & E1_prog_data_o_1 # !Y1_s_help_11_sn_m4_0_a3 & (!U1_result_a_o_iv_0_0_1_m5_0_a2 # !Y1_s_help32_2);


--Y1_un4_pc_plus1_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[1]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[1] = Y1_pc[0] $ Y1_pc[1];

--Y1_un4_pc_plus1_cout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[1]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[1] = CARRY(Y1_pc[0] & Y1_pc[1]);


--Y1_s_help16_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[1]
--operation mode is normal

Y1_s_help16_6_a[1] = Y1_pc[1] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[1]) # !Y1_pc[1] & !Y1_un7_s_help16_combout[1] & X1_help16_en_o_1_iv_0_0_0;


--Y1_s_help16[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[9]
--operation mode is normal

Y1_s_help16[9]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[9] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[9]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[9];
Y1_s_help16[9] = DFFEA(Y1_s_help16[9]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add9
--operation mode is arithmetic

Y1_un5_pc_comb_add9_carry_eqn = Y1_un5_pc_comb_carry_8;
Y1_un5_pc_comb_add9 = Y1_un4_pc_plus1_combout[9] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add9_carry_eqn;

--Y1_un5_pc_comb_carry_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_9
--operation mode is arithmetic

Y1_un5_pc_comb_carry_9 = CARRY(Y1_un4_pc_plus1_combout[9] & !E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_8 # !Y1_un4_pc_plus1_combout[9] & (!Y1_un5_pc_comb_carry_8 # !E1_prog_data_o_7));


--Y1_pc_comb_3_c[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[9]
--operation mode is normal

Y1_pc_comb_3_c[9] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[9] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add9 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un33_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add9
--operation mode is arithmetic

Y1_un33_pc_comb_add9_carry_eqn = Y1_un33_pc_comb_carry_8;
Y1_un33_pc_comb_add9 = Y1_dph[1] $ Y1_un33_pc_comb_add9_carry_eqn;

--Y1_un33_pc_comb_carry_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_9
--operation mode is arithmetic

Y1_un33_pc_comb_carry_9 = CARRY(!Y1_un33_pc_comb_carry_8 # !Y1_dph[1]);


--Y1_pc_comb_9_c[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[9]
--operation mode is normal

Y1_pc_comb_9_c[9] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[9] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1_s_help_1 & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[2]
--operation mode is normal

Y1_pc_comb_11_a[2] = Y1_pc_comb_5[2] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[2] # !Y1_pc_comb_5[2] & (!Y1_pc_comb_3[2] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[2]
--operation mode is normal

Y1_pc_comb_10[2] = Y1_pc[2] & (Y1_pc_comb_9[2] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[2] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[2];


--Y1_un4_pc_plus1_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[2]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[2]_carry_eqn = Y1_un4_pc_plus1_cout[0];
Y1_un4_pc_plus1_combout[2] = Y1_pc[2] $ Y1_un4_pc_plus1_combout[2]_carry_eqn;

--Y1_un4_pc_plus1_cout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[2]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[2] = CARRY(!Y1_un4_pc_plus1_cout[0] # !Y1_pc[3] # !Y1_pc[2]);


--Y1_s_help16_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[2]
--operation mode is normal

Y1_s_help16_6_a[2] = Y1_un4_pc_plus2_combout[2] & !Y1_un7_s_help16_combout[2] & !X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[2] & (X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[2]);


--Y1_s_help16[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[10]
--operation mode is normal

Y1_s_help16[10]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[10] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[10]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[10];
Y1_s_help16[10] = DFFEA(Y1_s_help16[10]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add10
--operation mode is arithmetic

Y1_un5_pc_comb_add10_carry_eqn = Y1_un5_pc_comb_carry_9;
Y1_un5_pc_comb_add10 = Y1_un4_pc_plus1_combout[10] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add10_carry_eqn;

--Y1_un5_pc_comb_carry_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_10
--operation mode is arithmetic

Y1_un5_pc_comb_carry_10 = CARRY(Y1_un4_pc_plus1_combout[10] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_9) # !Y1_un4_pc_plus1_combout[10] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_9);


--Y1_pc_comb_3_c[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[10]
--operation mode is normal

Y1_pc_comb_3_c[10] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[10] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add10 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un33_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add10
--operation mode is arithmetic

Y1_un33_pc_comb_add10_carry_eqn = Y1_un33_pc_comb_carry_9;
Y1_un33_pc_comb_add10 = Y1_dph[2] $ !Y1_un33_pc_comb_add10_carry_eqn;

--Y1_un33_pc_comb_carry_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_10
--operation mode is arithmetic

Y1_un33_pc_comb_carry_10 = CARRY(Y1_dph[2] & !Y1_un33_pc_comb_carry_9);


--Y1_pc_comb_9_c[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[10]
--operation mode is normal

Y1_pc_comb_9_c[10] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[10] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1_s_help_2 & !X1_pc_inc_en_o_1_iv_i_i_0;


--Y1_pc_comb_11_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_11_a[3]
--operation mode is normal

Y1_pc_comb_11_a[3] = Y1_pc_comb_5[3] & X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_3[3] # !Y1_pc_comb_5[3] & (!Y1_pc_comb_3[3] # !X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_pc_comb_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10[3]
--operation mode is normal

Y1_pc_comb_10[3] = Y1_pc[3] & (Y1_pc_comb_9[3] # !X1_pc_inc_en_o_0_iv_0_0) # !Y1_pc[3] & X1_pc_inc_en_o_0_iv_0_0 & Y1_pc_comb_9[3];


--Y1_un4_pc_plus1_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[3]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[3]_carry_eqn = Y1_un4_pc_plus1_cout[1];
Y1_un4_pc_plus1_combout[3] = Y1_pc[3] $ (Y1_pc[2] & Y1_un4_pc_plus1_combout[3]_carry_eqn);

--Y1_un4_pc_plus1_cout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[3]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[3] = CARRY(!Y1_un4_pc_plus1_cout[1] # !Y1_pc[3] # !Y1_pc[2]);


--Y1_s_help16_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[3]
--operation mode is normal

Y1_s_help16_6_a[3] = Y1_un7_s_help16_combout[3] & !Y1_un4_pc_plus2_combout[3] & !X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[3] & (X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[3]);


--Y1_s_help16[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16[11]
--operation mode is normal

Y1_s_help16[11]_lut_out = X1_un1_state_i_34_0_a2_2_0 & (X1_state_i_m_4_1_0 & Y1_un4_pc_plus1_combout[11] # !X1_state_i_m_4_1_0 & !Y1_s_help16_6_a[11]) # !X1_un1_state_i_34_0_a2_2_0 & !Y1_s_help16_6_a[11];
Y1_s_help16[11] = DFFEA(Y1_s_help16[11]_lut_out, L1__clk0, reset_n, , Y1_un1_help16_en_i_1_i, , );


--Y1_un5_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add11
--operation mode is arithmetic

Y1_un5_pc_comb_add11_carry_eqn = Y1_un5_pc_comb_carry_10;
Y1_un5_pc_comb_add11 = Y1_un4_pc_plus1_combout[11] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add11_carry_eqn;

--Y1_un5_pc_comb_carry_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_11
--operation mode is arithmetic

Y1_un5_pc_comb_carry_11 = CARRY(Y1_un4_pc_plus1_combout[11] & !E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_10 # !Y1_un4_pc_plus1_combout[11] & (!Y1_un5_pc_comb_carry_10 # !E1_prog_data_o_7));


--Y1_pc_comb_3_c[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[11]
--operation mode is normal

Y1_pc_comb_3_c[11] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[11] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add11 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[11]
--operation mode is normal

Y1_pc_comb_9_a[11] = Y1_s_help16[11] & !Y1_un33_pc_comb_add11 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[11] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add11);


--Y1_b42_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b42_a
--operation mode is normal

Y1_b42_a = !Y1_command_o_3 & !Y1_command_o_4 & !Y1_command_o_6;


--Y1_un7_s_help16_combout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[4]
--operation mode is arithmetic

Y1_un7_s_help16_combout[4]_carry_eqn = Y1_un7_s_help16_cout[2];
Y1_un7_s_help16_combout[4] = Y1_pc[4] $ !Y1_un7_s_help16_combout[4]_carry_eqn;

--Y1_un7_s_help16_cout[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[4]
--operation mode is arithmetic

Y1_un7_s_help16_cout[4] = CARRY(Y1_pc[4] & Y1_pc[5] & !Y1_un7_s_help16_cout[2]);


--Y1_pc_comb_6_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[12]
--operation mode is normal

Y1_pc_comb_6_a[12] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add12) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[12];


--Y1_pc_comb_3[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[12]
--operation mode is normal

Y1_pc_comb_3[12] = Y1_pc_comb_3_c[12] & (Y1_pc[12] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[12] & Y1_s_help_4 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[12]
--operation mode is normal

Y1_pc_comb_9[12] = X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_9_a[12] # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[12] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_s_help_4);


--Y1_pc_comb_5[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[4]
--operation mode is normal

Y1_pc_comb_5[4] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add4 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[4]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[4];


--Y1_pc_comb_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[4]
--operation mode is normal

Y1_pc_comb_3[4] = Y1_pc_comb_3_c[4] & (Y1_pc[4] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[4] & Y1_s_reg_data_u_4 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[4]
--operation mode is normal

Y1_pc_comb_9[4] = E1_prog_data_o_4 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[4]) # !E1_prog_data_o_4 & !Y1_pc_comb_9_a[4] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[12]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[12]_carry_eqn = Y1_un4_pc_plus1_cout[10];
Y1_un4_pc_plus1_combout[12] = Y1_pc[12] $ !Y1_un4_pc_plus1_combout[12]_carry_eqn;

--Y1_un4_pc_plus1_cout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[12]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[12] = CARRY(Y1_pc[12] & Y1_pc[13] & !Y1_un4_pc_plus1_cout[10]);


--Y1_s_help16_6_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[12]
--operation mode is normal

Y1_s_help16_6_a[12] = Y1_un4_pc_plus2_combout[12] & !Y1_un7_s_help16_combout[12] & X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[12] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[12]);


--Y1_un7_s_help16_combout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[5]
--operation mode is arithmetic

Y1_un7_s_help16_combout[5]_carry_eqn = Y1_un7_s_help16_cout[3];
Y1_un7_s_help16_combout[5] = Y1_pc[5] $ (Y1_pc[4] & !Y1_un7_s_help16_combout[5]_carry_eqn);

--Y1_un7_s_help16_cout[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[5]
--operation mode is arithmetic

Y1_un7_s_help16_cout[5] = CARRY(Y1_pc[4] & Y1_pc[5] & !Y1_un7_s_help16_cout[3]);


--Y1_pc_comb_6_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[13]
--operation mode is normal

Y1_pc_comb_6_a[13] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add13) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[13];


--Y1_pc_comb_3[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[13]
--operation mode is normal

Y1_pc_comb_3[13] = Y1_pc_comb_3_c[13] & (Y1_pc[13] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[13] & Y1_s_help_5 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[13]
--operation mode is normal

Y1_pc_comb_9[13] = X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_9_a[13] # !X1_pc_inc_en_o_2_iv_0 & (X1_pc_inc_en_o_1_iv_i_i_0 & !Y1_pc_comb_9_a[13] # !X1_pc_inc_en_o_1_iv_i_i_0 & Y1_s_help_5);


--Y1_pc_comb_5[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[5]
--operation mode is normal

Y1_pc_comb_5[5] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add5 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[5]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[5];


--Y1_pc_comb_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[5]
--operation mode is normal

Y1_pc_comb_3[5] = Y1_pc_comb_3_c[5] & (Y1_pc[5] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[5] & Y1_s_reg_data_u_5 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[5]
--operation mode is normal

Y1_pc_comb_9[5] = E1_prog_data_o_5 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[5]) # !E1_prog_data_o_5 & !Y1_pc_comb_9_a[5] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[13]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[13]_carry_eqn = Y1_un4_pc_plus1_cout[11];
Y1_un4_pc_plus1_combout[13] = Y1_pc[13] $ (Y1_pc[12] & !Y1_un4_pc_plus1_combout[13]_carry_eqn);

--Y1_un4_pc_plus1_cout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[13]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[13] = CARRY(Y1_pc[12] & Y1_pc[13] & !Y1_un4_pc_plus1_cout[11]);


--Y1_s_help16_6_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[13]
--operation mode is normal

Y1_s_help16_6_a[13] = Y1_un7_s_help16_combout[13] & !Y1_un4_pc_plus2_combout[13] & X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[13] & (!X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[13]);


--Y1_un7_s_help16_combout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[6]
--operation mode is arithmetic

Y1_un7_s_help16_combout[6]_carry_eqn = Y1_un7_s_help16_cout[4];
Y1_un7_s_help16_combout[6] = Y1_pc[6] $ Y1_un7_s_help16_combout[6]_carry_eqn;

--Y1_un7_s_help16_cout[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[6]
--operation mode is arithmetic

Y1_un7_s_help16_cout[6] = CARRY(!Y1_un7_s_help16_cout[4] # !Y1_pc[7] # !Y1_pc[6]);


--Y1_s_reg_data_30_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[6]
--operation mode is normal

Y1_s_reg_data_30_a[6] = Y1_s_preadr[7] & (Y1_s_preadr[3] & !Y1_s_reg_data_22[6] # !Y1_s_preadr[3] & !Y1_s_reg_data_23[6]) # !Y1_s_preadr[7] & !Y1_s_reg_data_23[6];


--Y1_s_reg_data_28[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[6]
--operation mode is normal

Y1_s_reg_data_28[6] = Y1_s_reg_data_28_a[6] & Y1_s_reg_data_25[6] & !Y1_s_reg_data_sn_m13 # !Y1_s_reg_data_28_a[6] & (Y1_s_reg_data_25[6] # Y1_s_reg_data_sn_m13);


--Y1_s_reg_data_18[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[6]
--operation mode is normal

Y1_s_reg_data_18[6] = Y1_s_reg_data_18_c[6] & (Y1_b[6] # !Y1_s_preadr[6]) # !Y1_s_reg_data_18_c[6] & Y1_acc_6 & Y1_s_preadr[6];


--Y1_s_reg_data_21[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[6]
--operation mode is normal

Y1_s_reg_data_21[6] = Y1_s_preadr[7] & !Y1_s_reg_data_21_a[6] # !Y1_s_preadr[7] & Y1_s_reg_data_4[6];


--Y1_pc_comb_10_d[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d[14]
--operation mode is normal

Y1_pc_comb_10_d[14] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_help16[14] # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_10_d_a[14]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_10_d_a[14];


--Y1_pc_comb_10_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_a[14]
--operation mode is normal

Y1_pc_comb_10_a[14] = Y1_s_help16[14] & !Y1_un33_pc_comb_add14 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[14] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add14);


--Y1_pc_comb_6_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[14]
--operation mode is normal

Y1_pc_comb_6_a[14] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add14) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[14];


--Y1_pc_comb_3[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[14]
--operation mode is normal

Y1_pc_comb_3[14] = Y1_pc_comb_3_c[14] & (Y1_pc[14] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[14] & Y1_s_help_6 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_5[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[6]
--operation mode is normal

Y1_pc_comb_5[6] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add6 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[6]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[6];


--Y1_pc_comb_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[6]
--operation mode is normal

Y1_pc_comb_3[6] = Y1_pc_comb_3_c[6] & (Y1_pc[6] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[6] & Y1_s_reg_data_u_6 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[6]
--operation mode is normal

Y1_pc_comb_9[6] = E1_prog_data_o_6 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[6]) # !E1_prog_data_o_6 & !Y1_pc_comb_9_a[6] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[14]
--operation mode is normal

Y1_un4_pc_plus1_combout[14]_carry_eqn = Y1_un4_pc_plus1_cout[12];
Y1_un4_pc_plus1_combout[14] = Y1_pc[14] $ Y1_un4_pc_plus1_combout[14]_carry_eqn;


--Y1_s_help16_6_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[14]
--operation mode is normal

Y1_s_help16_6_a[14] = Y1_un4_pc_plus2_combout[14] & !Y1_un7_s_help16_combout[14] & X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[14] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[14]);


--Y1_un7_s_help16_combout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[7]
--operation mode is arithmetic

Y1_un7_s_help16_combout[7]_carry_eqn = Y1_un7_s_help16_cout[5];
Y1_un7_s_help16_combout[7] = Y1_pc[7] $ (Y1_pc[6] & Y1_un7_s_help16_combout[7]_carry_eqn);

--Y1_un7_s_help16_cout[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[7]
--operation mode is arithmetic

Y1_un7_s_help16_cout[7] = CARRY(!Y1_un7_s_help16_cout[5] # !Y1_pc[7] # !Y1_pc[6]);


--Y1_s_reg_data_30[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[7]
--operation mode is normal

Y1_s_reg_data_30[7] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[7] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[7];


--Y1_s_reg_data_29[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[7]
--operation mode is normal

Y1_s_reg_data_29[7] = Y1_s_reg_data_sn_b11_0_2 & !Y1_s_reg_data_29_a[7] # !Y1_s_reg_data_sn_b11_0_2 & Y1_s_reg_data_27[7];


--Y1_pc_comb_10_d[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d[15]
--operation mode is normal

Y1_pc_comb_10_d[15] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_s_help16[15] # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_10_d_a[15]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_10_d_a[15];


--Y1_pc_comb_10_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_a[15]
--operation mode is normal

Y1_pc_comb_10_a[15] = Y1_s_help16[15] & !Y1_un33_pc_comb_add15 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[15] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add15);


--Y1_pc_comb_6_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_6_a[15]
--operation mode is normal

Y1_pc_comb_6_a[15] = X1_pc_inc_en_o_0_iv_0_0 & (!X1_pc_inc_en_o_2_iv_0 # !Y1_un5_pc_comb_add15) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc[15];


--Y1_pc_comb_3[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[15]
--operation mode is normal

Y1_pc_comb_3[15] = Y1_pc_comb_3_c[15] & (Y1_pc[15] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[15] & Y1_s_help_7 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_5[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[7]
--operation mode is normal

Y1_pc_comb_5[7] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add7 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[7]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[7];


--Y1_pc_comb_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[7]
--operation mode is normal

Y1_pc_comb_3[7] = Y1_pc_comb_3_c[7] & (Y1_pc[7] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[7] & Y1_s_reg_data_u_7 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[7]
--operation mode is normal

Y1_pc_comb_9[7] = E1_prog_data_o_7 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[7]) # !E1_prog_data_o_7 & !Y1_pc_comb_9_a[7] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[15]
--operation mode is normal

Y1_un4_pc_plus1_combout[15]_carry_eqn = Y1_un4_pc_plus1_cout[13];
Y1_un4_pc_plus1_combout[15] = Y1_pc[15] $ (Y1_pc[14] & Y1_un4_pc_plus1_combout[15]_carry_eqn);


--Y1_s_help16_6_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[15]
--operation mode is normal

Y1_s_help16_6_a[15] = Y1_un4_pc_plus2_combout[15] & !Y1_un7_s_help16_combout[15] & X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[15] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[15]);


--I_298_a is I_298_a
--operation mode is normal

I_298_a = Y1_sbuf_0_2 & !M1_s_tran_sh_3 & I_413 # !Y1_sbuf_0_2 & (!I_413 # !M1_s_tran_sh_3);


--I_288 is I_288
--operation mode is normal

I_288 = Y1_scon_0_6 & (I_405 & I_288_a # !I_405 & !Y1_sbuf_0_2) # !Y1_scon_0_6 & I_288_a;


--M1_un1_un22_s_mode_48_0_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_2_a
--operation mode is normal

M1_un1_un22_s_mode_48_0_2_a = !M1_s_tran_state_2 & M1_s_tran_state_3 & !M1_s_tran_state_1;


--M1_un1_un22_s_mode_48_0_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_48_0_1_a
--operation mode is normal

M1_un1_un22_s_mode_48_0_1_a = M1_s_tran_state_0 & !M1_s_tran_state_1 & !Y1_scon_0_7 & Y1_scon_0_6 # !M1_s_tran_state_0 & (Y1_scon_0_7 # !M1_s_tran_state_1);


--N1_tf1_o is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf1_o
--operation mode is normal

N1_tf1_o_lut_out = N1_un1_tmod_i_26_0_a2_0_1 & N1_un1_s_tf115_12_i_a2_1 & N1_un33_s_tmr_ctr1_en_0_a2 # !N1_un1_tmod_i_26_0_0;
N1_tf1_o = DFFEA(N1_tf1_o_lut_out, L1__clk0, reset_n, , N1_N_2576_i, , );


--M1_s_recv_state_2_0_a3_1[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_1[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_1[0] = M1_s_recv_state[0] & M1_s_recv_state_2_0_a3_1_a[0] & !Y1_scon_0_6 & M1_un1_un18_s_mode_19_0_o3_1;


--M1_s_recv_state_2_0_a3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_2[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_2[0] = M1_s_recv_state[0] & !M1_s_recv_state[1] & M1_un1_un18_s_mode_19_0_o3_1 & M1_s_recv_state_2_0_a3_2_a[0];


--M1_s_recv_state_2_0_o3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_2[0]
--operation mode is normal

M1_s_recv_state_2_0_o3_2[0] = M1_s_recv_state_2_0_o3_0[0] & !M1_s_recv_state_2_0_a3_3[0] & !M1_s_recv_state_2_0_a3[0];


--M1_v_rxstep_62_0_iv_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_a2_a[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_a2_a[0] = M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 & !M1_s_recv_state[0];


--M1_un1_un22_s_mode_38_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a3
--operation mode is normal

M1_un1_un22_s_mode_38_0_a3 = Y1_scon_0_4 & !M1_N_450_i & M1_s_recv_sh_59_i_a3[0];


--M1_v_rxstep_62_0_iv_0_m2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_m2_a[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_m2_a[0] = M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 & !M1_un1_un22_s_mode_51_i_o3_2;


--M1_v_rxstep_62_0_iv_0_o3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3[0] = M1_v_rxstep_62_0_iv_0_o3_2[0] & (!M1_v_rxstep_62_0_iv_0_o3_a[0] & !M1_un1_un22_s_mode_38_0_a3 # !Y1_scon_0_7);


--Y1_s_reg_data_sn_m18_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m18_1
--operation mode is normal

Y1_s_reg_data_sn_m18_1 = !Y1_s_preadr[6] & !Y1_s_preadr[5] & !Y1_s_preadr[2];


--Y1_s_reg_data_22[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[4]
--operation mode is normal

Y1_s_reg_data_22[4] = Y1_s_preadr[1] & !Y1_s_reg_data_22_a[4] # !Y1_s_preadr[1] & Y1_s_reg_data_3[4];


--Y1_s_reg_data_23[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[4]
--operation mode is normal

Y1_s_reg_data_23[4] = Y1_s_preadr[7] & !Y1_s_reg_data_23_a[4] # !Y1_s_preadr[7] & Y1_s_reg_data_5[4];


--Y1_s_reg_data_sn_m29_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m29_a
--operation mode is normal

Y1_s_reg_data_sn_m29_a = Y1_s_preadr[1] & !Y1_s_reg_data_sn_m18_1 # !Y1_s_preadr[1] & (Y1_s_preadr[3] & !Y1_un52_s_preadr_4 # !Y1_s_preadr[3] & !Y1_s_reg_data_sn_m18_1);


--Y1_s_reg_data_sn_m23_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m23_1_a
--operation mode is normal

Y1_s_reg_data_sn_m23_1_a = !Y1_s_preadr[0] & (Y1_s_preadr[3] & Y1_s_reg_data_sn_m20_1 # !Y1_s_preadr[3] & Y1_s_preadr[4]);


--Y1_s_reg_data_28_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[4]
--operation mode is normal

Y1_s_reg_data_28_a[4] = Y1_s_preadr[3] & !Y1_s_reg_data_24_i_m2_1[4] # !Y1_s_preadr[3] & !Y1_s_reg_data_24_i_m2_0[4];


--Y1_s_reg_data_25[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[4]
--operation mode is normal

Y1_s_reg_data_25[4] = Y1_s_preadr[7] & Y1_s_reg_data_20[4] # !Y1_s_preadr[7] & Y1_s_reg_data_19_i_m2[4];


--Y1_s_reg_data_sn_m13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m13
--operation mode is normal

Y1_s_reg_data_sn_m13 = Y1_s_preadr[7] & (Y1_s_reg_data_sn_m11 # !Y1_s_preadr[3]) # !Y1_s_preadr[7] & !Y1_s_preadr[4];


--Y1_b[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[4]
--operation mode is normal

Y1_b[4]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_15_0_0 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[4] = DFFEA(Y1_b[4]_lut_out, L1__clk0, reset_n, , Y1_N_2197_i, , );


--Y1_s_reg_data_18_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[4]
--operation mode is normal

Y1_s_reg_data_18_c[4] = Y1_s_preadr[4] & (Y1_s_preadr[6] # !Y1_s_p3_i[4]) # !Y1_s_preadr[4] & !Y1_s_p2_i[4] & !Y1_s_preadr[6];


--Y1_s_reg_data_21_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[4]
--operation mode is normal

Y1_s_reg_data_21_a[4] = M1_s_recv_buf_4 & !Y1_scon_0_4 & !Y1_s_preadr[0] # !M1_s_recv_buf_4 & (Y1_s_preadr[0] # !Y1_scon_0_4);


--Y1_s_reg_data_4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[4]
--operation mode is normal

Y1_s_reg_data_4[4] = DB1_q_a[4] & (Y1_s_reg_data_35_15_0[4] # !Y1_s_reg_data_sn_m7_0_a5) # !DB1_q_a[4] & Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[4];


--X1_un1_s_intblock_68_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_68_0
--operation mode is normal

X1_un1_s_intblock_68_0 = Y1_command_o_4 & !X1_un4_s_intblock_0 & (Y1_state_o_2 # Y1_state_o_3);


--X1_adr_mux_o_2_iv_3_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_3_1_a[0]
--operation mode is normal

X1_adr_mux_o_2_iv_3_1_a[0] = Y1_state_o_2 & !I_203_0 & (!Y1_un9_s_command # !Y1_state_o_3) # !Y1_state_o_2 & (!Y1_un9_s_command # !Y1_state_o_3);


--X1_un12684_s_instr_category_0_a3_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12684_s_instr_category_0_a3_0_a2
--operation mode is normal

X1_un12684_s_instr_category_0_a3_0_a2 = !Y1_command_o_4 & Y1_command_o_6 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2435_i_i_o2;


--X1_un1_s_intblock_92_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_2
--operation mode is normal

X1_un1_s_intblock_92_2 = X1_un1_s_intblock_92_2_a # X1_un4_s_intblock_0 # !X1_N_2435_i_i_o2 # !Y1_state_o_3;


--X1_un1_s_intblock_92_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_0
--operation mode is normal

X1_un1_s_intblock_92_0 = !X1_un1_s_intblock_18 & (X1_un4_s_intblock_0 # !X1_un4987_s_instr_category_0_a2 # !Y1_state_o_1);


--X1_un1_state_i_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_13
--operation mode is normal

X1_un1_state_i_13 = Y1_command_o_3 & X1_un4_s_intblock_0_0 & (X1_un1_state_i_13_a # X1_N_2397_i_i_o2);


--X1_adr_mux_o_1_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_1_0[2]
--operation mode is normal

X1_adr_mux_o_1_0[2] = !X1_un1_state_i_46_i & (!X1_un4_s_intblock_0_0 # !X1_N_2435_i_i_o2 # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0);


--X1_un1_un26_s_instr_category_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un26_s_instr_category_4
--operation mode is normal

X1_un1_un26_s_instr_category_4 = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & X1_un1_un26_s_instr_category_4_a & !X1_N_2446_i_i_o2 # !X1_N_2435_i_i_o2;


--X1_state_i_m_4_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_4_a[3]
--operation mode is normal

X1_state_i_m_4_a[3] = !X1_un88_s_instr_category_0_a2_0_a3 & !X1_un11512_s_instr_category_0_a3 & (!X1_N_2435_i_i_o2 # !X1_un37_s_instr_category_0_a2_1_a3_0_a2_1);


--X1_un1_state_i_4_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a2_1
--operation mode is normal

X1_un1_state_i_4_0_a2_1 = !X1_un1_state_i_11_i_0_a2 & Y1_state_o_2 & X1_un1_state_i_6_i_0_o2;


--X1_un1_s_intblock_87_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_3
--operation mode is normal

X1_un1_s_intblock_87_3 = !X1_un1_s_intblock_87_3_a & X1_un1_s_intblock_87_1 & (!X1_un4_s_intblock_0_0 # !X1_un1_state_i_195_0);


--X1_un1_un2025_s_instr_category_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_0
--operation mode is normal

X1_un1_un2025_s_instr_category_0_0 = !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2399_i_i_o2 # !X1_un1_un2025_s_instr_category_0_0_a # !X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0;


--X1_un1_state_i_27_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_2
--operation mode is normal

X1_un1_state_i_27_i_a2_2 = !X1_un52_s_instr_category_0_a3 & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 # !Y1_command_o_3);


--X1_state_i_m_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_3_a[3]
--operation mode is normal

X1_state_i_m_3_a[3] = !X1_un11060_s_instr_category_0_a3 & X1_un1_state_i_27_i_a2_1 & (!X1_N_2446_i_i_o2 # !Y1_command_o_3);


--X1_state_i_m[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m[1]
--operation mode is normal

X1_state_i_m[1] = Y1_state_o_1 & X1_un1_state_i_26;


--X1_adr_mux_o_2_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[1]
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[1] = X1_un1_un145_state_m_1_0 & (X1_adr_mux_o_2_iv_1_a[1] # !Y1_state_o_2 & !Y1_state_o_3);


--X1_adr_mux_o_2_iv_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_7_a[1]
--operation mode is normal

X1_adr_mux_o_2_iv_7_a[1] = !X1_state_i_m_3[3] & (!X1_un1_state_i_5_0_a2 & !X1_un1_state_i_222_0_a3 # !X1_un4_s_intblock_0);


--X1_adr_mux_o_2_iv_2_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_2_Z[1]
--operation mode is normal

X1_adr_mux_o_2_iv_2_Z[1] = !X1_un1_s_intblock_71 & !X1_state_i_m_4[3] & (!X1_data_mux_o_1_iv_0_a2_10[3] # !X1_un1_s_intblock_68_0);


--Y1_dph[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[4]
--operation mode is normal

Y1_dph[4]_lut_out = Y1_s_data_15_0_0;
Y1_dph[4] = DFFEA(Y1_dph[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0 = X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_un4_s_intblock_0_0 & X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0];


--X1_wrx_mux_o_0_a3_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|wrx_mux_o_0_a3_0_a2_a
--operation mode is normal

X1_wrx_mux_o_0_a3_0_a2_a = !Y1_command_o_1 & (Y1_state_o_3 & E1_prog_data_o_0 # !Y1_state_o_3 & Y1_s_ir_0);


--C1_pram_en_o_0_a is mc8051_chipsel:i_mc8051_chipsel|pram_en_o_0_a
--operation mode is normal

C1_pram_en_o_0_a = Y1_dph_5 & !Y1_dph_6 & !Y1_dph_7 & X1_adrx_mux_o_0_a2_1_a2_0_a2_0;


--Y1_dpl[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[0]
--operation mode is normal

Y1_dpl[0]_lut_out = Y1_s_data_14_0_0;
Y1_dpl[0] = DFFEA(Y1_dpl[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--X1_adrx_mux_o_0_a2_0_a3_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_0_a2_0
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_0_a2_0 = !X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_un4_s_intblock_0_0 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--Y1_dpl[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[1]
--operation mode is normal

Y1_dpl[1]_lut_out = Y1_s_data_14_0_1;
Y1_dpl[1] = DFFEA(Y1_dpl[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_adrx_o_3_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_a[1]
--operation mode is normal

Y1_adrx_o_3_0_a[1] = Y1_psw_o[4] & !Y1_ramout_6[1] # !Y1_psw_o[4] & !Y1_ramout_3[1];


--Y1_dpl[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[2]
--operation mode is normal

Y1_dpl[2]_lut_out = Y1_s_data_14_0_2;
Y1_dpl[2] = DFFEA(Y1_dpl[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_dpl[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[3]
--operation mode is normal

Y1_dpl[3]_lut_out = Y1_s_data_14_0_3;
Y1_dpl[3] = DFFEA(Y1_dpl[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_dpl[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[4]
--operation mode is normal

Y1_dpl[4]_lut_out = Y1_s_data_15_0_0;
Y1_dpl[4] = DFFEA(Y1_dpl[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_dpl[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[5]
--operation mode is normal

Y1_dpl[5]_lut_out = Y1_s_data_15_0_1;
Y1_dpl[5] = DFFEA(Y1_dpl[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_adrx_o_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|adrx_o_3_0_a[5]
--operation mode is normal

Y1_adrx_o_3_0_a[5] = Y1_psw_o[4] & !Y1_ramout_6[5] # !Y1_psw_o[4] & !Y1_ramout_3[5];


--Y1_dpl[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[6]
--operation mode is normal

Y1_dpl[6]_lut_out = Y1_s_data_15_0_2;
Y1_dpl[6] = DFFEA(Y1_dpl[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_dpl[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dpl[7]
--operation mode is normal

Y1_dpl[7]_lut_out = Y1_s_data_15_0_3;
Y1_dpl[7] = DFFEA(Y1_dpl[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_25_0_a3, , );


--Y1_dph[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[0]
--operation mode is normal

Y1_dph[0]_lut_out = Y1_s_data_14_0_0;
Y1_dph[0] = DFFEA(Y1_dph[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_dph[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[1]
--operation mode is normal

Y1_dph[1]_lut_out = Y1_s_data_14_0_1;
Y1_dph[1] = DFFEA(Y1_dph[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_dph[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[2]
--operation mode is normal

Y1_dph[2]_lut_out = Y1_s_data_14_0_2;
Y1_dph[2] = DFFEA(Y1_dph[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_dph[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph[3]
--operation mode is normal

Y1_dph[3]_lut_out = Y1_s_data_14_0_3;
Y1_dph[3] = DFFEA(Y1_dph[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_sp_4_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[2]
--operation mode is arithmetic

Y1_sp_4_Z[2]_carry_eqn = Y1_sp_4_cout[0];
Y1_sp_4_Z[2] = Y1_sp_i[2] $ Y1_sp_4_Z[2]_carry_eqn;

--Y1_sp_4_cout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[2]
--operation mode is arithmetic

Y1_sp_4_cout[2] = CARRY(Y1_sp_i[2] & !Y1_sp[3] & !Y1_sp_4_cout[0]);


--Y1_sp17 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp17
--operation mode is normal

Y1_sp17 = Y1_command_o_5 & !Y1_command_o_7 & Y1_sp17_a & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--Y1_un1_s_regs_wr_en is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_regs_wr_en
--operation mode is normal

Y1_un1_s_regs_wr_en = !X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1;


--Y1_gprbit_1524 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1524
--operation mode is normal

Y1_gprbit_1524 = !X1_regs_wr_en_o_2_iv_0 & X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0;


--Y1_un1_un49_sp_1_0_a5_2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_un49_sp_1_0_a5_2_1_a
--operation mode is normal

Y1_un1_un49_sp_1_0_a5_2_1_a = !Y1_gprbit_1527_i_0_i_a3_0_a2 & (X1_regs_wr_en_o_2_iv_0 # !X1_regs_wr_en_o_3_iv_0 # !X1_regs_wr_en_o_3_iv_1);


--Y1_psw_31_2_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2_a[7]
--operation mode is normal

Y1_psw_31_2_a[7] = Y1_s_adr_2_iv_2 # !Y1_s_adr_1_iv_7[3];


--Y1_psw_31_0_iv_0_o3_s[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_s[3]
--operation mode is normal

Y1_psw_31_0_iv_0_o3_s[3] = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1528_46_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_46_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_46_0_a2 = !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_46_0_a2_0_s & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_un1_regs_wr_en_i_6_i_o2_d_s_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_o2_d_s_a
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_o2_d_s_a = !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_s_adr_2_iv_0;


--Y1_gprbit_1529_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1529_0_a2_0
--operation mode is normal

Y1_gprbit_1529_0_a2_0 = !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_regs_wr_en_i_6_i_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_regs_wr_en_i_6_i_a2_0_a
--operation mode is normal

Y1_un1_regs_wr_en_i_6_i_a2_0_a = Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_gprbit_1528_0_a5_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1528_0_a5_0_a2_0_a2
--operation mode is normal

Y1_gprbit_1528_0_a5_0_a2_0_a2 = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1528_89_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_89_a
--operation mode is normal

Y1_un1_gprbit_1528_89_a = !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1520_1_0_a5_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1520_1_0_a5_3
--operation mode is normal

Y1_un1_gprbit_1520_1_0_a5_3 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1528_44_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_44_0
--operation mode is normal

Y1_un1_gprbit_1528_44_0 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1_s_adr_2_iv_0;


--Y1_s_r1_b2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[4]
--operation mode is normal

Y1_s_r1_b2[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r1_b2[4] = DFFEA(Y1_s_r1_b2[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[4]
--operation mode is normal

Y1_s_r0_b2[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r0_b2[4] = DFFEA(Y1_s_r0_b2[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[4]
--operation mode is normal

Y1_s_r1_b0[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r1_b0[4] = DFFEA(Y1_s_r1_b0[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[4]
--operation mode is normal

Y1_s_r0_b0[4]_lut_out = Y1_s_data_15_0_0;
Y1_s_r0_b0[4] = DFFEA(Y1_s_r0_b0[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--X1_un1_s_intblock_102_i_a6_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_1
--operation mode is normal

X1_un1_s_intblock_102_i_a6_1 = Y1_un1_command_o_4_2 & !X1_un1_s_instr_category_7_i_a6_0_1 & X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_un1_state_i_227_0_0_o2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_a
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_a = Y1_command_o_7 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i) # !Y1_command_o_7 & !X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_state_i_227_0_0_o2_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_0
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_0 = Y1_command_o_6 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]) # !Y1_command_o_6 & !X1_un1_state_i_227_0_0_o2_2_0_a;


--X1_un1_state_i_227_0_0_o2_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_2
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_2 = Y1_command_o_0 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !Y1_un1_command_o_4_2) # !Y1_command_o_0 & !X1_wrx_mux_o_0_a2_0_a2 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !Y1_un1_command_o_4_2);


--X1_un1_state_i_227_0_0_a3_1_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_1_1_0
--operation mode is normal

X1_un1_state_i_227_0_0_a3_1_1_0 = !Y1_command_o_5 & (Y1_command_o_6 & Y1_command_o_4 & Y1_command_o_7 # !Y1_command_o_6 & !Y1_command_o_7);


--X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un509_s_instr_category_0_a2_0_a2_i_2_0_o2
--operation mode is normal

X1_un509_s_instr_category_0_a2_0_a2_i_2_0_o2 = X1_un1_s_instr_category_7_i_a6_0_1 & (Y1_state_o_3 & E1_prog_data_o_2 # !Y1_state_o_3 & Y1_s_ir_2);


--X1_un1_state_i_227_0_0_a3_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_2_0
--operation mode is normal

X1_un1_state_i_227_0_0_a3_2_0 = !Y1_command_o_3 & X1_N_2433_i_i & X1_N_2442_i_i_o2 & !X1_un1_state_i_227_0_0_a3_2_0_a;


--X1_un1_state_i_227_0_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2
--operation mode is normal

X1_un1_state_i_227_0_0_a2 = X1_un1_state_i_227_0_0_a2_1_1 & !X1_un4_s_intblock_0 & X1_un1_state_i_227_0_0_a2_a & X1_un1_state_i_227_0_0_a2_4_0;


--X1_un1_state_i_46_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_46_i_a
--operation mode is normal

X1_un1_state_i_46_i_a = Y1_command_o_1 & Y1_command_o_5 & !Y1_command_o_3 & !Y1_command_o_6;


--Y1_un1_command_o_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2_a
--operation mode is normal

Y1_un1_command_o_2_a = Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_4 & !Y1_command_o_2;


--X1_un1_un781_s_instr_category_1_0_a6_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_4
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_4 = !Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_4 & Y1_command_o_2;


--X1_un1_s_instr_category_5_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_instr_category_5_1_a
--operation mode is normal

X1_un1_s_instr_category_5_1_a = Y1_command_o_5 & Y1_command_o_3 & !Y1_command_o_7 & X1_N_2442_i_i_o2;


--Y1_sp_11_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_11_a[7]
--operation mode is normal

Y1_sp_11_a[7] = Y1_sp_4_Z[7] & !Y1_un43_s_adr_combout_6 & !Y1_un1_gprbit_1524_2 # !Y1_sp_4_Z[7] & (Y1_un1_gprbit_1524_2 # !Y1_un43_s_adr_combout_6);


--Y1_ramout_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[7]
--operation mode is normal

Y1_ramout_6[7] = Y1_ramout_6_c[7] & (Y1_s_r1_b3[7] # !Y1_psw_o[3]) # !Y1_ramout_6_c[7] & Y1_s_r0_b3[7] & Y1_psw_o[3];


--Y1_ramout_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[7]
--operation mode is normal

Y1_ramout_3[7] = Y1_ramout_3_c[7] & (Y1_s_r1_b1[7] # !Y1_psw_o[3]) # !Y1_ramout_3_c[7] & Y1_s_r0_b1[7] & Y1_psw_o[3];


--Y1_s_reg_data_30[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[1]
--operation mode is normal

Y1_s_reg_data_30[1] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[1] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[1];


--Y1_s_reg_data_29[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[1]
--operation mode is normal

Y1_s_reg_data_29[1] = Y1_s_reg_data_sn_b11_0_2 & !Y1_s_reg_data_29_a[1] # !Y1_s_reg_data_sn_b11_0_2 & Y1_s_reg_data_27[1];


--Y1_ramout_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[1]
--operation mode is normal

Y1_ramout_3[1] = Y1_ramout_3_c[1] & (Y1_s_r1_b1[1] # !Y1_psw_o[3]) # !Y1_ramout_3_c[1] & Y1_s_r0_b1[1] & Y1_psw_o[3];


--Y1_ramout_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[1]
--operation mode is normal

Y1_ramout_6[1] = Y1_ramout_6_c[1] & (Y1_s_r1_b3[1] # !Y1_psw_o[3]) # !Y1_ramout_6_c[1] & Y1_s_r0_b3[1] & Y1_psw_o[3];


--Y1_sp_4_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[1]
--operation mode is arithmetic

Y1_sp_4_Z[1] = Y1_sp_i_0[0] $ !Y1_sp_i_0[1];

--Y1_sp_4_cout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[1]
--operation mode is arithmetic

Y1_sp_4_cout[1] = CARRY(!Y1_sp_i_0[1] # !Y1_sp_i_0[0]);


--Y1_s_reg_data_30[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30[2]
--operation mode is normal

Y1_s_reg_data_30[2] = Y1_s_reg_data_sn_m26_0 & Y1_s_reg_data_28[2] # !Y1_s_reg_data_sn_m26_0 & !Y1_s_reg_data_30_a[2];


--Y1_s_reg_data_29[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29[2]
--operation mode is normal

Y1_s_reg_data_29[2] = Y1_s_reg_data_sn_b11_0_2 & !Y1_s_reg_data_29_a[2] # !Y1_s_reg_data_sn_b11_0_2 & Y1_s_reg_data_27[2];


--Y1_ramout_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6[2]
--operation mode is normal

Y1_ramout_6[2] = Y1_ramout_6_c[2] & (Y1_s_r1_b3[2] # !Y1_psw_o[3]) # !Y1_ramout_6_c[2] & Y1_s_r0_b3[2] & Y1_psw_o[3];


--Y1_ramout_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3[2]
--operation mode is normal

Y1_ramout_3[2] = Y1_ramout_3_c[2] & (Y1_s_r1_b1[2] # !Y1_psw_o[3]) # !Y1_ramout_3_c[2] & Y1_s_r0_b1[2] & Y1_psw_o[3];


--X1_un1_un145_state_m_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0
--operation mode is normal

X1_un1_un145_state_m_1_0 = X1_un145_state_0_a2 # X1_un4_s_intblock_0 # X1_un1_un145_state_m_1_0_a # !Y1_state_o_1;


--X1_adr_mux_o_2_iv_1_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[3]
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[3] = !X1_un1_s_intblock_71 & !X1_un100_s_intblock_m_0 & (!X1_data_mux_o_1_iv_0_a2_10[3] # !X1_un1_s_intblock_68_0);


--X1_state_i_m_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_1[2]
--operation mode is normal

X1_state_i_m_1[2] = X1_state_i_m_12_1[2] & (X1_un1_un15_s_instr_category_2_0_a4_1 # X1_un1_un15_s_instr_category_2_0_a4 # X1_un1_un15_s_instr_category_2_0_a4_0);


--X1_un1_s_intblock_84 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_84
--operation mode is normal

X1_un1_s_intblock_84 = !X1_un4_s_intblock_0 & (X1_un1_un8929_s_instr_category_2 # !X1_un1_s_intblock_84_a # !X1_un1_un462_s_instr_category_1_3);


--X1_un1_state_i_26 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_26
--operation mode is normal

X1_un1_state_i_26 = X1_un4_s_intblock_0_0 & (!X1_un1_un333_s_instr_category_0 # !X1_help_en_o_1_iv_0_o2_1[0] # !X1_un1_un333_s_instr_category_1_0);


--X1_un1_state_i_29 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_29
--operation mode is normal

X1_un1_state_i_29 = X1_un4_s_intblock_0_0 & (!X1_un1_state_i_29_a # !X1_un1_un294_s_instr_category_0 # !X1_un1_un294_s_instr_category_1);


--X1_un1_s_intblock_72_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_72_a
--operation mode is normal

X1_un1_s_intblock_72_a = !Y1_state_o_2 & !Y1_state_o_3 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2399_i_i_o2;


--X1_adr_mux_o_2_iv_1_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_Z[0]
--operation mode is normal

X1_adr_mux_o_2_iv_1_Z[0] = X1_un1_un145_state_m_1_0 & !X1_state_i_m_4[3] & (X1_adr_mux_o_2_iv_1_a[0] # X1_adr_mux_o_1_0[2]);


--Y1_un52_s_preadr_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un52_s_preadr_4
--operation mode is normal

Y1_un52_s_preadr_4 = !Y1_s_preadr[6] & !Y1_s_preadr[5];


--Y1_s_reg_data_sn_b14_0_o5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_o5
--operation mode is normal

Y1_s_reg_data_sn_b14_0_o5 = Y1_s_preadr[0] & Y1_s_preadr[1];


--Y1_s_reg_data_sn_b14_0_a5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5 = !Y1_s_preadr[6] & !Y1_s_preadr[4] & !Y1_s_preadr[5] & Y1_s_reg_data_sn_b14_0_a5_a;


--Y1_s_reg_data_sn_m38_0_a5_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_1_0
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_1_0 = Y1_s_preadr[7] & Y1_s_preadr[3];


--Y1_s_reg_data_sn_m38_0_a5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0 = Y1_s_preadr[4] & !Y1_s_preadr[0] & (Y1_s_preadr[1] # Y1_s_reg_data_sn_m38_0_a5_0_a);


--Y1_s_reg_data_sn_m38_0_a5_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0_3 = !Y1_s_preadr[0] & !Y1_s_preadr[1] & !Y1_s_preadr[3] & !Y1_s_reg_data_sn_m38_0_a5_0_3_a;


--Y1_s_reg_data_sn_m38_0_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0
--operation mode is normal

Y1_s_reg_data_sn_m38_0_2_0 = !Y1_s_preadr[7] & (Y1_s_preadr[2] # !Y1_un52_s_preadr_4) # !Y1_s_reg_data_sn_m38_0_2_0_a;


--Y1_s_reg_data_sn_m26_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m26_0
--operation mode is normal

Y1_s_reg_data_sn_m26_0 = Y1_s_preadr[3] & Y1_s_preadr[1] # !Y1_s_preadr[3] & !Y1_un52_s_preadr_4 # !Y1_s_reg_data_sn_m26_0_a;


--Y1_s_reg_data_30_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[0]
--operation mode is normal

Y1_s_reg_data_30_a[0] = Y1_s_preadr[0] & !Y1_s_reg_data_17[0] # !Y1_s_preadr[0] & !Y1_s_reg_data_20[0];


--Y1_s_reg_data_28[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[0]
--operation mode is normal

Y1_s_reg_data_28[0] = Y1_s_reg_data_28_c[0] & (Y1_s_reg_data_12[0] # !Y1_s_reg_data_sn_m16_i_3) # !Y1_s_reg_data_28_c[0] & Y1_s_reg_data_6[0] & Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_sn_b11_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b11_0_2
--operation mode is normal

Y1_s_reg_data_sn_b11_0_2 = Y1_s_preadr[7] & !Y1_s_reg_data_sn_b11_0_a5_0_3 & (Y1_s_preadr[2] # !Y1_s_reg_data_sn_b14_0_o5);


--Y1_s_reg_data_29_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[0]
--operation mode is normal

Y1_s_reg_data_29_a[0] = Y1_s_preadr[3] & !Y1_s_reg_data_18[0] # !Y1_s_preadr[3] & !Y1_s_reg_data_21[0];


--Y1_s_reg_data_27_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2[0] = Y1_s_preadr[7] & (Y1_s_preadr[1] & Y1_s_reg_data_27_i_m2_0[0] # !Y1_s_preadr[1] & Y1_s_reg_data_27_i_m2_1[0]) # !Y1_s_preadr[7] & Y1_s_reg_data_27_i_m2_0[0];


--Y1_s_r1_b3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[0]
--operation mode is normal

Y1_s_r1_b3[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r1_b3[0] = DFFEA(Y1_s_r1_b3[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[0]
--operation mode is normal

Y1_s_r0_b3[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r0_b3[0] = DFFEA(Y1_s_r0_b3[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[0]
--operation mode is normal

Y1_ramout_6_c[0] = Y1_command_o_0 & (Y1_s_r1_b2[0] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[0] & !Y1_psw_o[3];


--Y1_s_r1_b1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[0]
--operation mode is normal

Y1_s_r1_b1[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r1_b1[0] = DFFEA(Y1_s_r1_b1[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[0]
--operation mode is normal

Y1_s_r0_b1[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r0_b1[0] = DFFEA(Y1_s_r0_b1[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[0]
--operation mode is normal

Y1_ramout_3_c[0] = Y1_command_o_0 & (Y1_s_r1_b0[0] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[0] & !Y1_psw_o[3];


--Y1_psw_31_0_iv_0_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_6[3]
--operation mode is normal

Y1_psw_31_0_iv_0_6[3] = !Y1_psw_31_0_iv_0_6_a[3] & (Y1_psw_o[3] # Y1_psw_31_0_iv_0_o3_0[3] # !X1_regs_wr_en_o_3_iv_0);


--Y1_psw_31_0_iv_0_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5[3]
--operation mode is normal

Y1_psw_31_0_iv_0_5[3] = Y1_psw_31_0_iv_0_o3_s[3] & (Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_psw_31_0_iv_0_5_a[3] # !Y1_un1_gprbit_1527_82_i_o3_i_a4 & !Y1_psw_31_0_iv_0_a2_11[3]) # !Y1_psw_31_0_iv_0_o3_s[3] & !Y1_psw_31_0_iv_0_a2_11[3];


--Y1_s_reg_data_30_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[3]
--operation mode is normal

Y1_s_reg_data_30_a[3] = Y1_s_preadr[0] & !Y1_s_reg_data_17[3] # !Y1_s_preadr[0] & !Y1_s_reg_data_20[3];


--Y1_s_reg_data_28[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[3]
--operation mode is normal

Y1_s_reg_data_28[3] = Y1_s_reg_data_28_c[3] & (Y1_s_reg_data_12[3] # !Y1_s_reg_data_sn_m16_i_3) # !Y1_s_reg_data_28_c[3] & Y1_s_reg_data_6[3] & Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_29_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[3]
--operation mode is normal

Y1_s_reg_data_29_a[3] = Y1_s_preadr[3] & !Y1_s_reg_data_18[3] # !Y1_s_preadr[3] & !Y1_s_reg_data_21[3];


--Y1_s_reg_data_27[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[3]
--operation mode is normal

Y1_s_reg_data_27[3] = Y1_s_preadr[7] & (Y1_s_preadr[1] & Y1_s_reg_data_22[3] # !Y1_s_preadr[1] & Y1_s_reg_data_19[3]) # !Y1_s_preadr[7] & Y1_s_reg_data_22[3];


--Y1_s_r1_b2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[3]
--operation mode is normal

Y1_s_r1_b2[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r1_b2[3] = DFFEA(Y1_s_r1_b2[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[3]
--operation mode is normal

Y1_s_r0_b2[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r0_b2[3] = DFFEA(Y1_s_r0_b2[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[3]
--operation mode is normal

Y1_s_r1_b0[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r1_b0[3] = DFFEA(Y1_s_r1_b0[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[3]
--operation mode is normal

Y1_s_r0_b0[3]_lut_out = Y1_s_data_14_0_3;
Y1_s_r0_b0[3] = DFFEA(Y1_s_r0_b0[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_s_reg_data_22[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[5]
--operation mode is normal

Y1_s_reg_data_22[5] = Y1_s_preadr[1] & !Y1_s_reg_data_22_a[5] # !Y1_s_preadr[1] & Y1_s_reg_data_3[5];


--Y1_s_reg_data_23[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[5]
--operation mode is normal

Y1_s_reg_data_23[5] = Y1_s_preadr[4] & !Y1_s_reg_data_23_a[5] # !Y1_s_preadr[4] & Y1_s_reg_data_5_i_m2[5];


--Y1_s_reg_data_28_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[5]
--operation mode is normal

Y1_s_reg_data_28_a[5] = Y1_s_preadr[3] & !Y1_s_reg_data_17[5] # !Y1_s_preadr[3] & !Y1_s_reg_data_16[5];


--Y1_s_reg_data_25[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[5]
--operation mode is normal

Y1_s_reg_data_25[5] = Y1_s_preadr[7] & Y1_s_reg_data_20[5] # !Y1_s_preadr[7] & Y1_s_reg_data_19[5];


--Y1_b[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[5]
--operation mode is normal

Y1_b[5]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_15_0_1 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[5] = DFFEA(Y1_b[5]_lut_out, L1__clk0, reset_n, , Y1_N_2209_i, , );


--Y1_s_reg_data_18_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[5]
--operation mode is normal

Y1_s_reg_data_18_c[5] = Y1_s_preadr[4] & (Y1_s_preadr[6] # !Y1_s_p3_i[5]) # !Y1_s_preadr[4] & !Y1_s_p2_i[5] & !Y1_s_preadr[6];


--Y1_s_reg_data_21_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[5]
--operation mode is normal

Y1_s_reg_data_21_a[5] = Y1_scon_0_5 & !M1_s_recv_buf_5 & Y1_s_preadr[0] # !Y1_scon_0_5 & (!Y1_s_preadr[0] # !M1_s_recv_buf_5);


--Y1_s_reg_data_4[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[5]
--operation mode is normal

Y1_s_reg_data_4[5] = DB1_q_a[5] & (Y1_s_reg_data_35_15_0[5] # !Y1_s_reg_data_sn_m7_0_a5) # !DB1_q_a[5] & Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[5];


--Y1_un1_gprbit_1527_23_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i_2
--operation mode is normal

Y1_un1_gprbit_1527_23_i_2 = !Y1_s_adr_2_iv_2 & Y1_un1_gprbit_1527_23_i_2_a & !Y1_s_adr_1_iv_7[3] & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_7_1_0_i_2_0_i_a3
--operation mode is normal

Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0;


--Y1_un1_gprbit_1527_37_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_37_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_37_i_i_a2 = Y1_s_adr_2_iv_i_a3_0 & Y1_un1_gprbit_1527_37_i_i_a2_a & Y1_un1_gprbit_1527_81_0_a4_0 & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_un1_gprbit_1527_34_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_34_i_i_a2 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_34_i_i_a2_1 & Y1_un92_s_adr_5_i_i_o3;


--Y1_un1_gprbit_1527_33_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_33_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_33_i_i_a2_a = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_24_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_24_i_i_a2_a;


--Y1_un1_gprbit_1527_28_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_28_i_i_a2 = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_7_1_0_i_2_0_i_a3 & Y1_un1_gprbit_1527_28_i_i_a2_1 & Y1_un92_s_adr_5_i_i_o3;


--X1_un4987_s_instr_category_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2_1_1
--operation mode is normal

X1_un4987_s_instr_category_0_a2_1_1 = Y1_command_o_5 & !Y1_command_o_3 & !Y1_command_o_4 & X1_un4987_s_instr_category_0_a2_1_1_a;


--X1_un3214_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3214_s_instr_category_0_a3
--operation mode is normal

X1_un3214_s_instr_category_0_a3 = !X1_un3214_s_instr_category_0_a3_a & !Y1_command_o_4 & Y1_command_o_6 & X1_N_2433_i_i;


--Y1_un3_s_ieip_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un3_s_ieip_0_a4
--operation mode is normal

Y1_un3_s_ieip_0_a4 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_1_iv_7[3] & !Y1_s_adr_2_iv_0;


--Y1_un1_s_reti is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti
--operation mode is normal

Y1_un1_s_reti = !Y1_command_o_6 & Y1_un1_s_reti_0 & !Y1_command_o_7 & X1_N_2453_i_i_o2;


--Y1_un1_gprbit_1528_4_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_2
--operation mode is normal

Y1_un1_gprbit_1528_4_2 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_0_iv_5_m8_0_a2;


--X1_un12444_s_instr_category_0_a3_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un12444_s_instr_category_0_a3_0_a2_1_a
--operation mode is normal

X1_un12444_s_instr_category_0_a3_0_a2_1_a = Y1_state_o_3 & !E1_prog_data_o_2 # !Y1_state_o_3 & !Y1_s_ir_2 # !Y1_command_o_6;


--X1_un56_s_intblock is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un56_s_intblock
--operation mode is normal

X1_un56_s_intblock = Y1_ie_4 & Y1_ip_4 & (Y1_scon_0_1 # Y1_scon_0_0);


--X1_un1_state_i_4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_4_0_a
--operation mode is normal

X1_un1_state_i_4_0_a = !X1_un1_state_i_226_i_0_o3_0 # !X1_un1_state_i_226_i_0_0 # !X1_un1_state_i_226_i_0_o3 # !X1_un1_state_i_226_1;


--X1_un1_state_i_11_i_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_11_i_0_a2
--operation mode is normal

X1_un1_state_i_11_i_0_a2 = Y1_ie_2 & Y1_tcon_0_3 & Y1_ip_2;


--X1_un1_state_i_6_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_6_i_0_o2
--operation mode is normal

X1_un1_state_i_6_i_0_o2 = !Y1_intpre_o_1_0_a4_0 & (!Y1_ip_1 # !Y1_tcon_0_5 # !Y1_ie_1);


--X1_help_en_o_1_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_a[2]
--operation mode is normal

X1_help_en_o_1_iv_2_a[2] = !X1_un1_state_i_5_0_a2 & !X1_un1_state_i_222_0_a3 & (!Y1_state_o_2 # !Y1_intpre_o_1_0_a4_0);


--X1_help_en_o_1_iv_0_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_Z[2]
--operation mode is normal

X1_help_en_o_1_iv_0_Z[2] = !X1_help_en_o_1_iv_0_a[2] & (X1_un1_un1488_s_instr_category # !X1_un4_s_intblock_0_0) # !Y1_state_o_3;


--Y1_p2_7_i_m4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p2_7_i_m4[0]
--operation mode is normal

Y1_p2_7_i_m4[0] = Y1_s_data_14_0_0 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_14_0_0 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_0
--operation mode is normal

Y1_ip_0 = DFFEA(Y1_p2_7_i_m4[0], L1__clk0, reset_n, , Y1_un1_gprbit_1527_111_0_a2, , );


--X1_help_en_o_1_iv_0_7_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_7_a[0]
--operation mode is normal

X1_help_en_o_1_iv_0_7_a[0] = X1_un4_s_intblock_0 & !X1_un1_state_i_4_0 # !X1_un4_s_intblock_0 & Y1_state_o_1 & X1_un12444_s_instr_category_0_a3_0_a2;


--X1_help_en_o_1_iv_0_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_1[0]
--operation mode is normal

X1_help_en_o_1_iv_0_1[0] = !X1_help_en_o_1_iv_0_1_a[0] & !X1_un14433_s_instr_category_0_a3 # !X1_un4_s_intblock_0_0 # !Y1_state_o_2;


--X1_help_en_o_1_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2[0] = X1_state_i_m_12_1[2] & (X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & X1_N_2446_i_i_o2 # !X1_help_en_o_1_iv_0_a2_a[0]);


--X1_help_en_o_1_iv_0_4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_4[0]
--operation mode is normal

X1_help_en_o_1_iv_0_4[0] = !X1_help_en_o_1_iv_0_a2_2[0] & !X1_help_en_o_1_iv_0_a2_3[0] & !X1_help_en_o_1_iv_0_a2_6[0] & X1_help_en_o_1_iv_0_o2[0];


--X1_un1_state_i_50_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_50_0_0_a2_0
--operation mode is normal

X1_un1_state_i_50_0_0_a2_0 = Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_help_en_o_1_iv_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_2_a[1]
--operation mode is normal

X1_help_en_o_1_iv_2_a[1] = !X1_un12444_s_instr_category_0_a3_0_a2_1 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # !Y1_state_o_1;


--X1_help_en_o_1_iv_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2[0]
--operation mode is normal

X1_help_en_o_1_iv_0_o2[0] = !X1_help_en_o_1_iv_0_o2_a[0] & (!X1_un1_state_i_2_0_a2 & !X1_un1_state_i_224_0_a3 # !X1_un4_s_intblock_0);


--X1_help_en_o_1_iv_1_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1_Z[1]
--operation mode is normal

X1_help_en_o_1_iv_1_Z[1] = !X1_un1_s_intblock_12 & (Y1_command_o_7 # !X1_help_en_o_1_iv_1_a[1] # !Y1_command_o_5);


--X1_un1_s_intblock_86_0_o2_0_o2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_86_0_o2_0_o2_a
--operation mode is normal

X1_un1_s_intblock_86_0_o2_0_o2_a = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1_state_o_i_0;


--Y1_un51_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add0
--operation mode is arithmetic

Y1_un51_pc_comb_add0 = Y1_pc[0] $ !Y1_acc_0;

--Y1_un51_pc_comb_carry_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_0
--operation mode is arithmetic

Y1_un51_pc_comb_carry_0 = CARRY(!Y1_pc[0] & Y1_acc_0);


--X1_pc_inc_en_o_2_iv_10[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_10[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_10[0] = X1_pc_inc_en_o_2_iv_10_a[0] & !X1_s_pc_inc_en_46_m_0[0] & !X1_un1_s_intblock_102_i_a3_0_2 # !X1_pc_inc_en_o_2_iv_10_a[0] & (Y1_bit_data_o_u & !X1_un1_s_intblock_102_i_a3_0_2 # !Y1_bit_data_o_u & !X1_s_pc_inc_en_46_m_0[0]);


--X1_pc_inc_en_o_2_iv_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_9[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_9[0] = !X1_un100_s_intblock_m_1 & X1_pc_inc_en_o_2_iv_6[0] & X1_pc_inc_en_o_2_iv_7[0];


--X1_un131_state_m is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un131_state_m
--operation mode is normal

X1_un131_state_m = !X1_un4_s_intblock_0 & X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 & X1_un131_state_0_a2_5 & X1_un131_state_0_a2_4;


--X1_pc_inc_en_o_2_iv_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_a[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_a[0] = Y1_state_o_1 & (!X1_un131_state_0_a2_4 # !X1_un131_state_0_a2_5) # !X1_s_pc_inc_en_38_m_2[0];


--X1_pc_inc_en_o_1_iv_i_i_o2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_a[1] = !Y1_state_o_1 # !Y1_state_o_i_0;


--X1_pc_inc_en_o_1_iv_i_i_a2_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_5[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_5[1] = !Y1_command_o_0 & X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1] & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1;


--X1_pc_inc_en_o_1_iv_i_i_o2_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_3[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_3[1] = !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] & !X1_pc_inc_en_o_1_iv_i_i_a2_7[1] & (!X1_un1_state_i_34_0_a2_2_0 # !Y1_state_o_2);


--X1_pc_inc_en_o_1_iv_i_i_o2_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0[1] = X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] & (X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] # X1_un131_state_0_a2_5 & X1_un131_state_0_a2_4);


--X1_pc_inc_en_o_1_iv_i_i_m2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_m2[1] = X1_un4_s_intblock_0 & !Y1_state_o_0 & X1_pc_inc_en_o_1_iv_i_i_m2_a[1] # !X1_un4_s_intblock_0 & X1_pc_inc_en_o_1_iv_i_i_o2_3[1];


--X1_pc_inc_en_o_1_iv_i_i_a2_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_1[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_1[1] = !X1_un4_s_intblock_0 & X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] & (Y1_state_o_1 # !X1_pc_inc_en_o_1_iv_i_i_o2_3[1]);


--X1_pc_inc_en_o_1_iv_i_i_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2[1] = Y1_state_o_1 & X1_un4_s_intblock_0_0 & !X1_pc_inc_en_o_1_iv_i_i_o2_0[1];


--Y1_un5_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add0
--operation mode is arithmetic

Y1_un5_pc_comb_add0 = Y1_pc[0] $ !E1_prog_data_o_0;

--Y1_un5_pc_comb_carry_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_0
--operation mode is arithmetic

Y1_un5_pc_comb_carry_0 = CARRY(!Y1_pc[0] & E1_prog_data_o_0);


--Y1_un33_pc_comb_add0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add0
--operation mode is arithmetic

Y1_un33_pc_comb_add0 = Y1_dpl[0] $ Y1_acc_0;

--Y1_un33_pc_comb_carry_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_0
--operation mode is arithmetic

Y1_un33_pc_comb_carry_0 = CARRY(Y1_dpl[0] & Y1_acc_0);


--Y1_un1_gprbit_1528_23_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_23_0
--operation mode is normal

Y1_un1_gprbit_1528_23_0 = !Y1_un1_gprbit_1527_67_0_o4 & Y1_un1_gprbit_1528_23_0_a & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0;


--Y1_dph_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_6
--operation mode is normal

Y1_dph_6_lut_out = Y1_s_data_15_0_2;
Y1_dph_6 = DFFEA(Y1_dph_6_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_dph_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_7
--operation mode is normal

Y1_dph_7_lut_out = Y1_s_data_15_0_3;
Y1_dph_7 = DFFEA(Y1_dph_7_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--Y1_dph_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|dph_5
--operation mode is normal

Y1_dph_5_lut_out = Y1_s_data_15_0_1;
Y1_dph_5 = DFFEA(Y1_dph_5_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_35_0_a3, , );


--X1_help16_en_o_1_iv_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help16_en_o_1_iv_0_0_a[1]
--operation mode is normal

X1_help16_en_o_1_iv_0_0_a[1] = !Y1_command_o_6 & Y1_command_o_0 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2453_i_i_o2;


--Y1_un4_pc_plus2_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[8]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[8]_carry_eqn = Y1_un4_pc_plus2_cout[6];
Y1_un4_pc_plus2_combout[8] = Y1_pc[8] $ (Y1_pc[7] & Y1_un4_pc_plus2_combout[8]_carry_eqn);

--Y1_un4_pc_plus2_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[8]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[8] = CARRY(!Y1_un4_pc_plus2_cout[6] # !Y1_pc[8] # !Y1_pc[7]);


--Y1_un7_s_help16_combout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[8]
--operation mode is arithmetic

Y1_un7_s_help16_combout[8]_carry_eqn = Y1_un7_s_help16_cout[6];
Y1_un7_s_help16_combout[8] = Y1_pc[8] $ !Y1_un7_s_help16_combout[8]_carry_eqn;

--Y1_un7_s_help16_cout[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[8]
--operation mode is arithmetic

Y1_un7_s_help16_cout[8] = CARRY(Y1_pc[8] & Y1_pc[9] & !Y1_un7_s_help16_cout[6]);


--Y1_un5_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add8
--operation mode is arithmetic

Y1_un5_pc_comb_add8_carry_eqn = Y1_un5_pc_comb_carry_7;
Y1_un5_pc_comb_add8 = Y1_un4_pc_plus1_combout[8] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add8_carry_eqn;

--Y1_un5_pc_comb_carry_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_8
--operation mode is arithmetic

Y1_un5_pc_comb_carry_8 = CARRY(Y1_un4_pc_plus1_combout[8] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_7) # !Y1_un4_pc_plus1_combout[8] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_7);


--Y1_pc_comb_3_c[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[8]
--operation mode is normal

Y1_pc_comb_3_c[8] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[8] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add8 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un33_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add8
--operation mode is arithmetic

Y1_un33_pc_comb_add8_carry_eqn = Y1_un33_pc_comb_carry_7;
Y1_un33_pc_comb_add8 = Y1_dph[0] $ !Y1_un33_pc_comb_add8_carry_eqn;

--Y1_un33_pc_comb_carry_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_8
--operation mode is arithmetic

Y1_un33_pc_comb_carry_8 = CARRY(Y1_dph[0] & !Y1_un33_pc_comb_carry_7);


--Y1_pc_comb_9_c[8] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_c[8]
--operation mode is normal

Y1_pc_comb_9_c[8] = X1_pc_inc_en_o_2_iv_0 & (Y1_s_help16[8] # X1_pc_inc_en_o_1_iv_i_i_0) # !X1_pc_inc_en_o_2_iv_0 & Y1_s_help_0 & !X1_pc_inc_en_o_1_iv_i_i_0;


--X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2_1_0
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_5_0_o2[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] = Y1_state_o_2 & X1_un1_state_i_39_0_0_o2_0_o2 & (!X1_un1_state_i_227_0_0_a3_1_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0) # !Y1_state_o_2 & (!X1_un1_state_i_227_0_0_a3_1_0 # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0);


--X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_2_0_1tt_4_m1_e = !Y1_command_o_4 & !Y1_command_o_7 & X1_un1_un781_s_instr_category_1_0_a2_2_0 & X1_alu_cmd_o_2_iv_0_a2_12_1[4];


--X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_3_a[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_3_a[4] = !X1_alu_cmd_o_2_iv_i_o2_7_0[1] & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]) # !Y1_state_o_1;


--X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2_0_a2_0_a2 = Y1_state_o_2 & Y1_command_o_3 & X1_data_mux_o_1_iv_0_a2_8[3] & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_2_iv_i_i_a2_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_11[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_11[2] = Y1_state_o_2 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_alu_cmd_o_2_iv_0_a2_12[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_12[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_12[4] = Y1_command_o_5 & X1_N_2380_i_i_o2 & X1_alu_cmd_o_2_iv_0_a2_12_1[4];


--X1_alu_cmd_o_2_iv_0_a2_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_10[4] = X1_N_2433_i_i & (Y1_un9_s_command_1 & X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_alu_cmd_o_2_iv_0_a2_10_a[4]);


--X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_4_c_0[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_4_c_0[3] = Y1_state_o_1 & !X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3] & X1_N_2438_i_i_o2 & X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_1_3[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_1_3[2] = X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] & !X1_N_2446_i_i_o2 & (X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] # !X1_N_2397_i_i_o2) # !X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] & (X1_alu_cmd_o_2_iv_0_o2_5_0_o2[4] # !X1_N_2397_i_i_o2);


--X1_un1_state_i_40_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_40_i_a2
--operation mode is normal

X1_un1_state_i_40_i_a2 = !X1_un7186_s_instr_category_i_i_a3 & (!X1_N_2435_i_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1 = !X1_alu_cmd_o_2_iv_i_i_a2_11[2] & X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a & (!X1_un7186_s_instr_category_i_i_a3_1 # !X1_alu_cmd_o_2_iv_0_a2_12_1[4]);


--X1_alu_cmd_o_2_iv_i_i_a2_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_1[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_1[2] = !X1_un4_s_intblock_0 & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] # Y1_state_o_2 & !X1_alu_cmd_o_2_iv_i_i_a2_1_a[2]);


--X1_alu_cmd_o_2_iv_i_i_a2_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_6[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_6[2] = Y1_state_o_1 & X1_un4_s_intblock_0_0 & (X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] # !X1_alu_cmd_o_2_iv_i_i_a2_6_a[2]);


--X1_alu_cmd_o_2_iv_i_i_o2_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_2[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_2[2] = Y1_state_o_1 & !X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] & (X1_alu_cmd_o_2_iv_0_a2_12_1[4] $ !X1_alu_cmd_o_2_iv_i_i_o2_2_a[2]) # !Y1_state_o_1 & (X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] # !X1_alu_cmd_o_2_iv_0_a2_12_1[4]);


--X1_alu_cmd_o_2_iv_i_i_a2_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_4[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_4[2] = X1_un4_s_intblock_0_0 & X1_alu_cmd_o_2_iv_0_a2_10[4];


--X1_alu_cmd_o_2_iv_i_i_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_1[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_1[2] = X1_alu_cmd_o_2_iv_i_i_0_Z[2] & (X1_alu_cmd_o_2_iv_i_i_1_a[2] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_alu_cmd_o_2_iv_0_5_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m1_e
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m1_e = X1_alu_cmd_o_2_iv_0_o4_1[5] & !X1_alu_cmd_o_2_iv_0_o2_3_0[5] & X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 & X1_alu_cmd_o_2_iv_0_o4_6[5];


--X1_alu_cmd_o_2_iv_0_5_m6_i_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_5_m6_i_0
--operation mode is normal

X1_alu_cmd_o_2_iv_0_5_m6_i_0 = !X1_alu_cmd_o_2_iv_0_a4_0[5] & (X1_un4_s_intblock_0 # !X1_alu_cmd_o_2_iv_0_a4_1_1[5]);


--X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_0[1] = X1_alu_cmd_o_2_iv_i_i_o2_3[1] & (X1_alu_cmd_o_2_iv_i_i_o2_4[1] & X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] # !Y1_state_o_1);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_4[1] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] & X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_o2_3[1]);


--X1_alu_cmd_o_3_iv_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_12[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_12[0] = !X1_state_i_m_13_d[2] & (!X1_alu_cmd_o_3_iv_12_a[0] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_alu_cmd_o_3_iv_10[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_10[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_10[0] = X1_alu_cmd_o_3_iv_7[0] & (X1_alu_cmd_o_3_iv_10_a[0] # !X1_un4_s_intblock_0_0 # !X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2);


--X1_alu_cmd_o_3_iv_8[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_8[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_8[0] = X1_alu_cmd_o_3_iv_1[0] & X1_alu_cmd_o_2_iv_i_i_0_Z[2] & (X1_alu_cmd_o_3_iv_8_a[0] # !Y1_state_o_2);


--X1_alu_cmd_o_3_iv_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_9[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_9[0] = !X1_alu_cmd_o_3_iv_6_0_a2[0] & X1_alu_cmd_o_3_iv_6[0];


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_o2_0 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m8_0_a2_3_a = !X1_alu_cmd_o_3_iv_i_o2_7_0[3] & (X1_alu_cmd_o_3_iv_i_o2_8[3] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_alu_cmd_o_3_iv_i_a2_1_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_10[3] = X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] & !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & (!X1_state_i_m_12_1[2] # !X1_un1_un145_state_m_1_0_a2_2_0_a2);


--X1_alu_cmd_o_3_iv_i_a2_c_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c_1[3] = X1_alu_cmd_o_3_iv_i_o2_2[3] & (!X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a & !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & (!X1_un4_s_intblock_0_0 # !Y1_state_o_2);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m2_e
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m2_e = X1_un1_state_i_24_i_a2_i & X1_alu_cmd_o_3_iv_i_a2_1_3[3] & X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 & X1_alu_cmd_o_3_iv_i_a2_3[3];


--U1_opb_o_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_3[0]
--operation mode is normal

U1_opb_o_iv_0_a2_3[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opb_o_iv_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2[0]
--operation mode is normal

U1_opb_o_iv_0_a2[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_i_i_0 & U1_opb_o_iv_0_a2_a[0] & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opb_o_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a[0]
--operation mode is normal

U1_opb_o_iv_0_a[0] = !U1_opb_o_iv_0_a2_0_1[0] & (X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_3_iv_0 # !Y1_s_reg_data_u_0);


--U1_opa_o_1_0_a2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0[0]
--operation mode is normal

U1_opa_o_1_0_a2_0[0] = U1_opa_o_1_0_a2_0_a[0] & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ !X1_alu_cmd_o_2_iv_i_i_0);


--U1_opa_o_1_0_a2_c[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c[0]
--operation mode is normal

U1_opa_o_1_0_a2_c[0] = Y1_acc_0 & !X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & U1_opa_o_1_0_a2_c_a[0];


--U1_addsub_cy_o_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0
--operation mode is normal

U1_addsub_cy_o_0 = Y1_psw_o_7 & !U1_addsub_cy_o_0_a & (!U1_opb_o_iv_0_a2_3[0] # !U1_addsub_cy_o_0_a2_0_0) # !Y1_psw_o_7 & (!U1_opb_o_iv_0_a2_3[0] # !U1_addsub_cy_o_0_a2_0_0);


--U1_alu_cmd_o_1_3_0__romlut_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_7
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_7 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_3_iv_0) # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0);


--U1_alu_cmd_o_1_3_0__rom_1_c_x is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_1_c_x
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_1_c_x = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_0_0);


--U1_alu_cmd_o_1_3_0__romlut_9 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_9
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_9 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0);


--U1_alu_cmd_o_1_3_0__romlut_10 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_10
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_10 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_0);


--U1_alu_cmd_o_1_3_0__romlut_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_0
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_0 = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_2_iv_i_i_0);


--U1_alu_cmd_o_1_3_0__rom_c is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_c
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_c = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_alu_cmd_o_1_3_0__romlut_1 # !X1_alu_cmd_o_2_iv_0_0) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_3;


--U1_alu_cmd_o_1_3_0__romlut_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_4
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_4 = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0);


--U1_alu_cmd_o_1_3_0__rom_0_c is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__rom_0_c
--operation mode is normal

U1_alu_cmd_o_1_3_0__rom_0_c = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_alu_cmd_o_1_3_0__romlut_5 # !X1_alu_cmd_o_2_iv_0_0) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & X1_alu_cmd_o_2_iv_0_0 & U1_alu_cmd_o_1_3_0__romlut_3;


--T1_result_o_5_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[0]
--operation mode is normal

T1_result_o_5_a[0] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_0_0
--operation mode is normal

U1_op_b_o_1_0_0_0 = E1_prog_data_o_0 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_0) # !E1_prog_data_o_0 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_0);


--U1_op_a_o_iv_0_0_0_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0_m5
--operation mode is normal

U1_op_a_o_iv_0_0_0_m5 = !U1_op_a_o_iv_0_0_0_m5_a & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_0);


--U1_op_a_o_iv_0_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_6
--operation mode is normal

U1_op_a_o_iv_0_0_6 = !U1_op_a_o_iv_0_0_a[7] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_7);


--T1_result_o_6_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6_a[0]
--operation mode is normal

T1_result_o_6_a[0] = U1_alu_cmd_o_1_3_0__rom & !U1_op_a_o_iv_0_0_0 # !U1_alu_cmd_o_1_3_0__rom & (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_0 # !U1_alu_cmd_o_1_3_0__rom_0 & Y1_psw_o_7);


--T1_I_8 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_8
--operation mode is arithmetic

T1_I_8 = U1_op_a_o_iv_0_0_6 $ !U1_op_b_o_1_0_6;

--T1_I_8_cout is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_8_cout
--operation mode is arithmetic

T1_I_8_cout = CARRY(U1_op_a_o_iv_0_0_6 & U1_op_b_o_1_0_6 & !T1_lt_6 # !U1_op_a_o_iv_0_0_6 & (U1_op_b_o_1_0_6 # !T1_lt_6));


--T1_lt6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt6
--operation mode is normal

T1_lt6 = T1_I_5 & T1_I_6 & T1_I_7 & T1_lt3;


--X1_un1_un9339_s_instr_category_2_0_a12_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_1_1
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_1_1 = X1_un1_un9339_s_instr_category_2_0_a12_1_1_a & (Y1_command_o_5 # Y1_command_o_1 $ Y1_command_o_4);


--X1_un1_un9339_s_instr_category_2_0_a12_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0 = !Y1_command_o_2 & !Y1_command_o_7 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un9339_s_instr_category_2_0_a12_0_a;


--X1_un4685_s_instr_category_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2_0
--operation mode is normal

X1_un4685_s_instr_category_0_a2_0 = !Y1_command_o_3 & (Y1_state_o_3 & E1_prog_data_o_0 # !Y1_state_o_3 & Y1_s_ir_0);


--X1_un1_un9339_s_instr_category_2_0_o2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_1_a
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_1_a = !Y1_command_o_1 & !Y1_command_o_4 & X1_data_mux_o_1_iv_0_a2_8[3] & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un1_un9339_s_instr_category_2_0_o2_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_4_a
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_4_a = !Y1_command_o_1 & !Y1_command_o_4 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1_command_o_2;


--X1_un1_un9339_s_instr_category_2_0_a12_9_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_9_1
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_9_1 = !Y1_command_o_1 & !Y1_command_o_4 & Y1_command_o_2 & X1_un4685_s_instr_category_0_a2_0;


--X1_un1_un9339_s_instr_category_2_0_a12_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_2
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_2 = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_data_mux_o_1_iv_0_a2_8[3] & (Y1_command_o_2 $ !Y1_command_o_7);


--X1_un1_un9339_s_instr_category_2_0_o2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_3
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_3 = Y1_command_o_3 # X1_un1_un9339_s_instr_category_2_0_o2_3_a # !Y1_command_o_7 # !Y1_command_o_2;


--X1_un1_state_i_52_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_1_a
--operation mode is normal

X1_un1_state_i_52_0_a2_1_a = Y1_command_o_5 & !Y1_command_o_6 & Y1_command_o_7;


--X1_un1_state_i_52_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_0_a
--operation mode is normal

X1_un1_state_i_52_0_a2_0_a = X1_N_2442_i_i_o2 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--X1_un1_state_i_52_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_52_0_a2_2_a
--operation mode is normal

X1_un1_state_i_52_0_a2_2_a = Y1_command_o_5 & Y1_command_o_6 & !Y1_command_o_0 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--X1_un1_un161_s_instr_category_1_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_a
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_a = !Y1_command_o_3 & (!Y1_command_o_2 # !Y1_command_o_1);


--X1_un1_un161_s_instr_category_1_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_1_a
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_1_a = !Y1_command_o_1 & (Y1_command_o_2 # Y1_command_o_0) # !Y1_command_o_5;


--X1_un1_un161_s_instr_category_1_0_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_0_a2
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_0_a2 = !Y1_command_o_1 & Y1_command_o_2 & X1_un1_un161_s_instr_category_1_0_2_0_a2_a & X1_un7558_s_instr_category_0_a2_0_a2_s;


--Y1_p0_8_i_m4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[1]
--operation mode is normal

Y1_p0_8_i_m4[1] = Y1_s_data_14_0_1 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_14_0_1 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_1
--operation mode is normal

Y1_ip_1 = DFFEA(Y1_p0_8_i_m4[1], L1__clk0, reset_n, , Y1_N_2964_i, , );


--Y1_un1_gprbit_1527_72_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_72_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_72_i_i_a2 = !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_44_i_i_o4 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_tcon_0_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[5]
--operation mode is normal

Y1_tcon_0_13_0[5] = Y1_un1_s_adr_3_i_i_a3 & (Y1_tcon_0_13_0_a[5] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[5] & !Y1_tcon_0_5_Z[5]) # !Y1_un1_s_adr_3_i_i_a3 & !Y1_tcon_0_5_Z[5];


--Y1_ie_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_3
--operation mode is normal

Y1_ie_3_lut_out = Y1_p0_8_i_m4[3];
Y1_ie_3 = DFFEA(Y1_ie_3_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_71_i, , );


--Y1_tcon_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_7
--operation mode is normal

Y1_tcon_0_7_lut_out = Y1_s_data_15_0_3 & (Y1_un1_gprbit_1527_1 # !Y1_tcon_0_13_a[7]) # !Y1_s_data_15_0_3 & !Y1_un1_gprbit_1527_1 & !Y1_tcon_0_13_a[7];
Y1_tcon_0_7 = DFFEA(Y1_tcon_0_7_lut_out, L1__clk0, reset_n, , , , );


--Y1_p0_8_i_m4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[3]
--operation mode is normal

Y1_p0_8_i_m4[3] = Y1_s_data_14_0_3 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_14_0_3 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[3]
--operation mode is normal

Y1_ip[3] = DFFEA(Y1_p0_8_i_m4[3], L1__clk0, reset_n, , Y1_N_3235_i, , );


--X1_un1_state_i_226_i_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o2_0
--operation mode is normal

X1_un1_state_i_226_i_0_o2_0 = Y1_tcon_0_5 & Y1_ie_1;


--Y1_un1_gprbit_1527_105_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_105_i_i_a2
--operation mode is normal

Y1_un1_gprbit_1527_105_i_i_a2 = !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_105_i_i_a2_a & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_tcon_0_13_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[1]
--operation mode is normal

Y1_tcon_0_13_a[1] = Y1_tcon_0_5_Z[1] & (!Y1_G_362 # !Y1_s_bdata_12_0) # !Y1_tcon_0_5_Z[1] & !Y1_s_bdata_12_0 & Y1_G_362;


--X1_un1_state_i_225_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_225_0_a3_a
--operation mode is normal

X1_un1_state_i_225_0_a3_a = Y1_ie_3 & (!Y1_tcon_0_3 # !Y1_ie_2);


--X1_bdata_mux_o_1_iv_0_a2_0_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_0[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_0[0] = Y1_command_o_4 & (Y1_command_o_5 $ Y1_command_o_6);


--U1_addsub_o_1_romlut is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_romlut
--operation mode is normal

U1_addsub_o_1_romlut = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_0 $ (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_0));


--U1_addsub_o_1_romlut_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_o_1_romlut_0
--operation mode is normal

U1_addsub_o_1_romlut_0 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_i_i_0;


--W1_un4_v_result_sum2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_sum2_0_a
--operation mode is normal

W1_un4_v_result_sum2_0_a = !U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_5;


--U1_opa_o_1_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_1
--operation mode is normal

U1_opa_o_1_0_1 = Y1_acc_5 & U1_opa_o_1_0_o2[0] & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_5) # !Y1_acc_5 & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_5);


--U1_opa_o_1_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_0
--operation mode is normal

U1_opa_o_1_0_0 = Y1_acc_4 & U1_opa_o_1_0_o2[0] & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_4) # !Y1_acc_4 & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_4);


--W1_un4_v_result_c1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_c1_a
--operation mode is normal

W1_un4_v_result_c1_a = U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & V1_v_result_2_carry_4;


--W1_v_result_2_c1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c1_a
--operation mode is normal

W1_v_result_2_c1_a = U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & V1_v_result_2_carry_4;


--T1_result_o_5[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[5]
--operation mode is normal

T1_result_o_5[5] = U1_op_a_o_iv_0_0_4 & (T1_result_o_5_a[5] & !U1_op_b_o_1_0_4 # !T1_result_o_5_a[5] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_4 & (T1_result_o_5_a[5] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_4));


--T1_result_o_7_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[5]
--operation mode is normal

T1_result_o_7_a[5] = U1_op_a_o_iv_0_0_5 & !U1_op_a_o_iv_0_0_3 & T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_5 & (!T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_3);


--R1_un17_v_tmpda_anc2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un17_v_tmpda_anc2_a
--operation mode is normal

R1_un17_v_tmpda_anc2_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_3 # !Y1_acc_4;


--R1_un28_v_tmpda_c1_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un28_v_tmpda_c1_a
--operation mode is normal

R1_un28_v_tmpda_c1_a = !Y1_acc_2 & !Y1_acc_1 # !Y1_acc_3 # !Y1_acc_4;


--U1_opb_o_0_iv_0_a2_3_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_3_a[1]
--operation mode is normal

U1_opb_o_0_iv_0_a2_3_a[1] = U1_cy_o_0_iv_0_a2_8[0] & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opb_o_0_iv_0_a2_5[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_a2_5[1]
--operation mode is normal

U1_opb_o_0_iv_0_a2_5[1] = U1_cy_o_0_iv_0_a2_8[0] & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_opa_o_1_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_2_a[0]
--operation mode is normal

U1_opa_o_1_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_0_0;


--U1_opa_o_1_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_o2_a[0]
--operation mode is normal

U1_opa_o_1_0_o2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_0_0 & X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0);


--U1_opb_o_0_iv_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_2
--operation mode is normal

U1_opb_o_0_iv_0_2 = E1_prog_data_o_5 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_5) # !E1_prog_data_o_5 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_5);


--V1_v_result_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_1_0
--operation mode is normal

V1_v_result_1_0 = U1_addsub_o_1_rom_x & V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & !V1_v_result_2_carry_4;


--W1_v_result_2_bnc2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2
--operation mode is normal

W1_v_result_2_bnc2 = U1_opa_o_1_0_1 # !U1_opb_o_0_iv_0_2 & (!W1_v_result_2_bnc2_a # !U1_opb_o_0_iv_0_1);


--W1_v_result_2_bnc2_d is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2_d
--operation mode is normal

W1_v_result_2_bnc2_d = !U1_opa_o_1_0_1 & !U1_opa_o_1_0_0 & (U1_opb_o_0_iv_0_1 # !V1_v_result_1_0);


--W1_un4_v_result_bnc2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|un4_v_result_bnc2_0_a
--operation mode is normal

W1_un4_v_result_bnc2_0_a = U1_opb_o_0_iv_0_1 & !U1_opa_o_1_0_0 & V1_v_result_1_0 # !U1_opb_o_0_iv_0_1 & (V1_v_result_1_0 # !U1_opa_o_1_0_0);


--d_m6_0_m4_a is d_m6_0_m4_a
--operation mode is normal

d_m6_0_m4_a = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_3
--operation mode is normal

U1_op_b_o_1_0_3 = E1_prog_data_o_4 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_4) # !E1_prog_data_o_4 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_4);


--U1_op_a_o_iv_0_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_3
--operation mode is normal

U1_op_a_o_iv_0_0_3 = !U1_op_a_o_iv_0_0_a[4] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_4);


--U1_op_a_o_iv_0_0_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_4
--operation mode is normal

U1_op_a_o_iv_0_0_4 = !U1_op_a_o_iv_0_0_a[5] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_5);


--U1_op_a_o_iv_0_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_2
--operation mode is normal

U1_op_a_o_iv_0_0_2 = !U1_op_a_o_iv_0_0_a[3] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_3);


--T1_result_o_sn_m6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_sn_m6
--operation mode is normal

T1_result_o_sn_m6 = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--R1_un9_v_tmpda1_c1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|dcml_adjust:gen_dcml_adj_i_dcml_adjust|un9_v_tmpda1_c1
--operation mode is normal

R1_un9_v_tmpda1_c1 = !Y1_acc_2 & !Y1_acc_1 # !U1_cy_o_0_iv_0_a2_4_0;


--V1_v_result_2_carry_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_4
--operation mode is normal

V1_v_result_2_carry_4_carry_eqn = V1_v_result_2_add4_cout;
V1_v_result_2_carry_4 = V1_v_result_2_carry_4_carry_eqn;


--V1_un3_v_result_carry_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_4
--operation mode is normal

V1_un3_v_result_carry_4_carry_eqn = V1_un3_v_result_add4_cout;
V1_un3_v_result_carry_4 = !V1_un3_v_result_carry_4_carry_eqn;


--V1_un3_v_result_add4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add4
--operation mode is arithmetic

V1_un3_v_result_add4_carry_eqn = V1_un3_v_result_carry_3;
V1_un3_v_result_add4 = U1_opb_o_0_iv_0_0 $ U1_opa_o_1_0_a2_1_3 $ V1_un3_v_result_add4_carry_eqn;

--V1_un3_v_result_add4_cout is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add4_cout
--operation mode is arithmetic

V1_un3_v_result_add4_cout = CARRY(U1_opb_o_0_iv_0_0 & (U1_opa_o_1_0_a2_1_3 # !V1_un3_v_result_carry_3) # !U1_opb_o_0_iv_0_0 & U1_opa_o_1_0_a2_1_3 & !V1_un3_v_result_carry_3);


--V1_v_result_2_add4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add4
--operation mode is arithmetic

V1_v_result_2_add4_carry_eqn = V1_v_result_2_carry_3;
V1_v_result_2_add4 = U1_opb_o_0_iv_0_0 $ U1_opa_o_1_0_a2_1_3 $ V1_v_result_2_add4_carry_eqn;

--V1_v_result_2_add4_cout is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add4_cout
--operation mode is arithmetic

V1_v_result_2_add4_cout = CARRY(U1_opb_o_0_iv_0_0 & (!V1_v_result_2_carry_3 # !U1_opa_o_1_0_a2_1_3) # !U1_opb_o_0_iv_0_0 & !U1_opa_o_1_0_a2_1_3 & !V1_v_result_2_carry_3);


--T1_result_o_5[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[3]
--operation mode is normal

T1_result_o_5[3] = U1_op_a_o_iv_0_0_2 & (T1_result_o_5_a[3] & !U1_op_b_o_1_0_2 # !T1_result_o_5_a[3] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_2 & (T1_result_o_5_a[3] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_2));


--T1_result_o_7_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[3]
--operation mode is normal

T1_result_o_7_a[3] = U1_op_a_o_iv_0_0_3 & !U1_op_a_o_iv_0_0_1 & T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_3 & (!T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_1);


--T1_result_o_5[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[6]
--operation mode is normal

T1_result_o_5[6] = U1_op_a_o_iv_0_0_5 & (T1_result_o_5_a[6] & !U1_op_b_o_1_0_5 # !T1_result_o_5_a[6] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_5 & (T1_result_o_5_a[6] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_5));


--T1_result_o_7_a[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[6]
--operation mode is normal

T1_result_o_7_a[6] = U1_op_a_o_iv_0_0_4 & !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_6 # !U1_op_a_o_iv_0_0_4 & (T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_6);


--T1_result_o_7_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[1]
--operation mode is normal

T1_result_o_7_a[1] = T1_result_o_sn_m9 & !T1_result_o_5[1] # !T1_result_o_sn_m9 & !U1_op_a_o_iv_0_0_1;


--Y1_psw_o_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_6
--operation mode is normal

Y1_psw_o_6_lut_out = Y1_psw_o_i_m_c_d_0_s[6] & Y1_psw_o_i_m_0_2[6] & (Y1_psw_o_6 # Y1_psw_31_1[6]);
Y1_psw_o_6 = DFFEA(Y1_psw_o_6_lut_out, L1__clk0, reset_n, , , , );


--V1_v_result_2_add2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add2
--operation mode is arithmetic

V1_v_result_2_add2_carry_eqn = V1_v_result_2_carry_1;
V1_v_result_2_add2 = U1_opb_o_0_iv_0_0_0 $ U1_opa_o_1_0_a2_1_1_0 $ V1_v_result_2_add2_carry_eqn;

--V1_v_result_2_carry_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_2
--operation mode is arithmetic

V1_v_result_2_carry_2 = CARRY(U1_opb_o_0_iv_0_0_0 & (!V1_v_result_2_carry_1 # !U1_opa_o_1_0_a2_1_1_0) # !U1_opb_o_0_iv_0_0_0 & !U1_opa_o_1_0_a2_1_1_0 & !V1_v_result_2_carry_1);


--V1_un3_v_result_add2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_add2
--operation mode is arithmetic

V1_un3_v_result_add2_carry_eqn = V1_un3_v_result_carry_1;
V1_un3_v_result_add2 = U1_opb_o_0_iv_0_0_0 $ U1_opa_o_1_0_a2_1_1_0 $ V1_un3_v_result_add2_carry_eqn;

--V1_un3_v_result_carry_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|un3_v_result_carry_2
--operation mode is arithmetic

V1_un3_v_result_carry_2 = CARRY(U1_opb_o_0_iv_0_0_0 & (U1_opa_o_1_0_a2_1_1_0 # !V1_un3_v_result_carry_1) # !U1_opb_o_0_iv_0_0_0 & U1_opa_o_1_0_a2_1_1_0 & !V1_un3_v_result_carry_1);


--U1_opb_o_0_iv_0_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_1
--operation mode is normal

U1_opb_o_0_iv_0_0_1 = E1_prog_data_o_2 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_2) # !E1_prog_data_o_2 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_2);


--U1_opa_o_1_0_a2_1_1_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_1
--operation mode is normal

U1_opa_o_1_0_a2_1_1_1 = U1_opa_o_1_0_a2_1_1_a[2] & (!U1_opa_o_1_0_a2_1[0] & U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_2);


--T1_result_o_5[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[2]
--operation mode is normal

T1_result_o_5[2] = U1_op_a_o_iv_0_0_1 & (T1_result_o_5_a[2] & !U1_op_b_o_1_0_1 # !T1_result_o_5_a[2] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_1 & (T1_result_o_5_a[2] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_1));


--T1_result_o_7_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_7_a[2]
--operation mode is normal

T1_result_o_7_a[2] = U1_op_a_o_iv_0_0_0 & !U1_op_a_o_iv_0_0_2 & !T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_0 & (T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_2);


--T1_result_o_5[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[7]
--operation mode is normal

T1_result_o_5[7] = U1_op_a_o_iv_0_0_6 & (T1_result_o_5_a[7] & !U1_alu_cmd_o_1_3_0__rom_0 # !T1_result_o_5_a[7] & !U1_op_b_o_1_0_6) # !U1_op_a_o_iv_0_0_6 & (T1_result_o_5_a[7] $ (U1_op_b_o_1_0_6 # !U1_alu_cmd_o_1_3_0__rom_0));


--T1_result_o_6[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6[7]
--operation mode is normal

T1_result_o_6[7] = U1_alu_cmd_o_1_3_0__rom & (T1_result_o_sn_m6 & T1_result_o_6_a[7] # !T1_result_o_sn_m6 & !U1_op_a_o_iv_0_0_0_m5) # !U1_alu_cmd_o_1_3_0__rom & (T1_result_o_sn_m6 $ !T1_result_o_6_a[7]);


--U1_opb_o_0_iv_0_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_6
--operation mode is normal

U1_opb_o_0_iv_0_0_6 = E1_prog_data_o_7 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_7) # !E1_prog_data_o_7 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_7);


--U1_opa_o_1_0_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_3
--operation mode is normal

U1_opa_o_1_0_3 = Y1_acc_7 & U1_opa_o_1_0_o2[0] & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_7) # !Y1_acc_7 & (!U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_7);


--W1_v_result_2_c3_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_c3_a
--operation mode is normal

W1_v_result_2_c3_a = U1_opb_o_0_iv_0_2 & !W1_v_result_2_c1 # !W1_v_result_2_bnc2;


--Y1_N_3150_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3150_i
--operation mode is normal

Y1_N_3150_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_N_3447_i_0_a2;


--Y1_un1_gprbit_1527_102_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_102_i_a
--operation mode is normal

Y1_un1_gprbit_1527_102_i_a = !Y1_un1_gprbit_1528_56_3_i_o3_i_a3 & (X1_regs_wr_en_o_3_iv_1 # !Y1_s_adr_2_iv_i_a3_0 # !X1_regs_wr_en_o_3_iv_0);


--Y1_tcon_0_5_Z[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[3]
--operation mode is normal

Y1_s_int1_h3_i_0__Z_qfbk = Y1_s_int1_h3_i_0__Z;
Y1_tcon_0_5_Z[3] = !Y1_tcon_0_3 & (Y1_s_int1_h3_i_0__Z_qfbk & Y1_tcon_0[2] # !Y1_s_int1_h2_i_0[0]);

--Y1_s_int1_h3_i_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h3_i_0__Z
--operation mode is normal

Y1_s_int1_h3_i_0__Z_sload_eqn = Y1_s_int1_h2_i_0[0];
Y1_s_int1_h3_i_0__Z = DFFEA(Y1_s_int1_h3_i_0__Z_sload_eqn, L1__clk0, reset_n, , , , );


--Y1_un1_gprbit_1528_68_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_68_s
--operation mode is normal

Y1_un1_gprbit_1528_68_s = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv[4];


--Y1_tcon_0_13_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[3]
--operation mode is normal

Y1_tcon_0_13_0_a[3] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_s_adr_5_0_0_a3;


--Y1_p0_8_i_m4[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[7]
--operation mode is normal

Y1_p0_8_i_m4[7] = Y1_s_data_15_0_3 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_15_0_3 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[7]
--operation mode is normal

Y1_ip[7] = DFFEA(Y1_p0_8_i_m4[7], L1__clk0, reset_n, , Y1_N_2963_i, , );


--Y1_un1_gprbit_1527_52_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i
--operation mode is normal

Y1_un1_gprbit_1527_52_i = Y1_s_adr_1_iv[4] & !Y1_un1_gprbit_1527_52_i_a & Y1_un1_gprbit_1528_4_2 & Y1_un1_gprbit_1527_52_i_o3;


--X1_inthigh_en_o_0_iv_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|inthigh_en_o_0_iv_i
--operation mode is normal

X1_inthigh_en_o_0_iv_i = Y1_inthigh_o & (X1_inthigh_en_o_0_iv_i_a2_0 # Y1_s_inthigh_d_2_m_0_a2) # !Y1_inthigh_o & X1_un4_s_intblock_0 & (X1_inthigh_en_o_0_iv_i_a2_0 # Y1_s_inthigh_d_2_m_0_a2);


--sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a is sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a
--operation mode is normal

sclri_mc8051_core_i_mc8051_control_i_control_fsm_intlow_en_o_0_iv_0_a3_a = !X1_un1_state_i_226_1 & X1_un1_state_i_226_i_0_o3 & X1_un1_state_i_226_i_0_0;


--X1_N_3184_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_3184_i
--operation mode is normal

X1_N_3184_i = Y1_intlow_en_o_0_iv_0_a3 # X1_intlow_en_o_0_iv_0_a3_0_4 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_un4_s_intblock_0_0;


--Y1_intpre_o_1_0_a4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|intpre_o_1_0_a4_1_a
--operation mode is normal

Y1_intpre_o_1_0_a4_1_a = Y1_ie_3 & !Y1_tcon_0_7 & (!Y1_tcon_0_1 # !Y1_ie_0) # !Y1_ie_3 & (!Y1_tcon_0_1 # !Y1_ie_0);


--X1_un1_state_i_226_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_1
--operation mode is normal

X1_un1_state_i_226_1 = Y1_ie_4 & (Y1_scon_0_1 # Y1_scon_0_0);


--Y1_s_bit_data_8_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_6_0
--operation mode is normal

Y1_s_bit_data_8_6_0 = Y1_s_bit_data_8_6_0_c & (Y1_ie[7] # !Y1_s_preadr[2]) # !Y1_s_bit_data_8_6_0_c & Y1_ie[6] & Y1_s_preadr[2];


--Y1_s_bit_data_8_3_0_i_m3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_3_0_i_m3
--operation mode is normal

Y1_s_bit_data_8_3_0_i_m3 = Y1_s_bit_data_8_3_0_i_m3_c & (Y1_ie[5] # !Y1_s_preadr[2]) # !Y1_s_bit_data_8_3_0_i_m3_c & Y1_ie_4 & Y1_s_preadr[2];


--Y1_s_bit_data_10_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_3_0
--operation mode is normal

Y1_s_bit_data_10_3_0 = Y1_s_bit_data_10_3_0_c & (Y1_ip[3] # !Y1_s_preadr[1]) # !Y1_s_bit_data_10_3_0_c & Y1_ip_2 & Y1_s_preadr[1];


--Y1_s_bit_data_10_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_6_0
--operation mode is normal

Y1_s_bit_data_10_6_0 = Y1_s_bit_data_10_6_0_c & (Y1_ip[7] # !Y1_s_preadr[1]) # !Y1_s_bit_data_10_6_0_c & Y1_ip[6] & Y1_s_preadr[1];


--Y1_s_bit_data_5_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_6_0
--operation mode is normal

Y1_s_bit_data_5_6_0 = Y1_s_bit_data_5_6_0_c & (Y1_scon_0_7 # !Y1_s_preadr[0]) # !Y1_s_bit_data_5_6_0_c & Y1_scon_0_5 & Y1_s_preadr[0];


--Y1_s_bit_data_5_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_3_0
--operation mode is normal

Y1_s_bit_data_5_3_0 = Y1_s_bit_data_5_3_0_c & (Y1_scon_0_3 # !Y1_s_preadr[1]) # !Y1_s_bit_data_5_3_0_c & Y1_scon_0[2] & Y1_s_preadr[1];


--Y1_s_bit_data_2_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_6_0
--operation mode is normal

Y1_s_bit_data_2_6_0 = Y1_s_bit_data_2_6_0_c & (Y1_tcon_0_7 # !Y1_s_preadr[1]) # !Y1_s_bit_data_2_6_0_c & Y1_tcon_0_6 & Y1_s_preadr[1];


--Y1_s_bit_data_1_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_6_0
--operation mode is normal

Y1_s_bit_data_1_6_0 = Y1_s_bit_data_1_6_0_c & (!Y1_s_preadr[1] # !Y1_s_p0_i[7]) # !Y1_s_bit_data_1_6_0_c & !Y1_s_p0_i[6] & Y1_s_preadr[1];


--Y1_bit_data_o_1_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_1_c
--operation mode is normal

Y1_bit_data_o_1_c = Y1_s_preadr[3] & (Y1_s_preadr[2] # Y1_s_bit_data_2_3_0) # !Y1_s_preadr[3] & !Y1_s_preadr[2] & Y1_s_bit_data_1_3_0;


--Y1_s_bit_data_9_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_6_0
--operation mode is normal

Y1_s_bit_data_9_6_0 = Y1_s_bit_data_9_6_0_c & (!Y1_s_preadr[0] # !Y1_s_p3_i[7]) # !Y1_s_bit_data_9_6_0_c & !Y1_s_p1_i[7] & Y1_s_preadr[0];


--Y1_s_bit_data_3_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_6_0
--operation mode is normal

Y1_s_bit_data_3_6_0 = Y1_s_bit_data_3_6_0_c & (!Y1_s_preadr[0] # !Y1_s_p3_i[3]) # !Y1_s_bit_data_3_6_0_c & !Y1_s_p1_i[3] & Y1_s_preadr[0];


--Y1_bit_data_o_2_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_2_c
--operation mode is normal

Y1_bit_data_o_2_c = Y1_s_preadr[2] & (Y1_s_preadr[1] # Y1_s_bit_data_9_3_0) # !Y1_s_preadr[2] & !Y1_s_preadr[1] & Y1_s_bit_data_3_3_0;


--Y1_s_bit_data_11_7_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_7_0
--operation mode is normal

Y1_s_bit_data_11_7_0 = Y1_s_bit_data_11_7_0_c & (Y1_s_reg_data_12[3] # !Y1_s_preadr[1]) # !Y1_s_bit_data_11_7_0_c & Y1_s_preadr[1] & Y1_s_bit_data_11_4_0;


--Y1_bit_data_o_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_4_a
--operation mode is normal

Y1_bit_data_o_4_a = Y1_s_preadr[1] & !Y1_s_bit_data_13_6_0 # !Y1_s_preadr[1] & !Y1_s_bit_data_11_6_0;


--M1_un3_s_rxd_val_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un3_s_rxd_val_i_0
--operation mode is normal

M1_un3_s_rxd_val_i_0 = M1_s_rxd_ff0 & (M1_s_rxd_ff1 # M1_s_rxd_ff2) # !M1_s_rxd_ff0 & M1_s_rxd_ff1 & M1_s_rxd_ff2;

--M1_s_rb8 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rb8
--operation mode is normal

M1_s_rb8 = DFFEA(M1_un3_s_rxd_val_i_0, L1__clk0, reset_n, , M1_un1_un18_s_mode_19_i_i_0, , );


--Y1_bit_data_o_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_3
--operation mode is normal

Y1_bit_data_o_3 = Y1_bit_data_o_3_c & (Y1_s_bit_data_12_6_0 # !Y1_s_preadr[2]) # !Y1_bit_data_o_3_c & Y1_s_preadr[2] & Y1_s_bit_data_7_6_0;


--Y1_s_bit_data_16_2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_2_0
--operation mode is normal

Y1_s_bit_data_16_2_0 = Y1_s_bit_data_16_2_0_c & (Y1_un156_s_bit_data_14[5] # !Y1_s_preadr[2]) # !Y1_s_bit_data_16_2_0_c & Y1_s_preadr[2] & Y1_un156_s_bit_data_7[5];


--Y1_s_bit_data_16_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_5_0
--operation mode is normal

Y1_s_bit_data_16_5_0 = Y1_s_preadr[3] & Y1_un156_s_bit_data_15[7] # !Y1_s_preadr[3] & Y1_un156_s_bit_data_15[3];


--Y1_s_bit_data_16_7_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_7_0_c
--operation mode is normal

Y1_s_bit_data_16_7_0_c = Y1_s_preadr[1] & (Y1_s_preadr[0] # Y1_s_bit_data_16_4_0) # !Y1_s_preadr[1] & !Y1_s_preadr[0] & Y1_s_bit_data_16_1_0;


--T1_cy_o_2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|cy_o_2_0
--operation mode is normal

T1_cy_o_2_0 = U1_alu_cmd_o_1_3_0__rom_1_x & Y1_psw_o_7 # !U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom & Y1_psw_o_7 # !U1_alu_cmd_o_1_3_0__rom & T1_cy_o_2_a[1]);


--U1_opb_o_iv_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_2_a[0]
--operation mode is normal

U1_opb_o_iv_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_0;


--W1_v_lresult_1_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_lresult_1_a[2]
--operation mode is normal

W1_v_lresult_1_a[2] = U1_opb_o_0_iv_0_0_6 & !U1_addsub_o_1_rom_x & U1_opa_o_1_0_3 & !W1_v_result_2_c3 # !U1_opb_o_0_iv_0_0_6 & (U1_addsub_o_1_rom_x # !U1_opa_o_1_0_3 & W1_v_result_2_c3);


--Y1_un1_psw_o_m_d_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_psw_o_m_d_0_0_a[7]
--operation mode is normal

Y1_un1_psw_o_m_d_0_0_a[7] = Y1_psw_o_m[7] & !Y1_cy_o_iv_0[1] & X1_regs_wr_en_o_3_iv_1 # !Y1_psw_o_m[7] & (Y1_b41_i_o3 & !X1_regs_wr_en_o_3_iv_1 # !Y1_cy_o_iv_0[1]);


--Y1_un1_gprbit_1527_27_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_27_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_27_0_a2_0 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1528_75_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_75_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1528_75_0_a2_0 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1528_58_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_58_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_58_0_a2 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_psw_31_0_iv_0_o3_s[3] & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_4_i_2;


--X1_bdata_mux_o_1_iv_0_a2_0_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_2[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_2[0] = !Y1_command_o_6 & Y1_command_o_7 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_bdata_mux_o_1_iv_0_a2_0_2_a[0];


--X1_bdata_mux_o_1_iv_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_1_a[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_1_a[0] = !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] # !X1_bdata_mux_o_1_iv_0_a2_0_0[0] # !Y1_command_o_0 # !Y1_command_o_7;


--X1_bdata_mux_o_1_iv_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_1[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_1[0] = X1_data_mux_o_1_iv_0_a2_8[3] & X1_N_2380_i_i_o2 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1] & X1_state_i_m_12_1[2];


--Y1_un9_s_command_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un9_s_command_a
--operation mode is normal

Y1_un9_s_command_a = !Y1_command_o_1 & !Y1_command_o_5 & !Y1_command_o_3 & !Y1_command_o_2;


--X1_un1_un294_s_instr_category_1_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_0
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_0 = X1_un1_un294_s_instr_category_1_0_0_a & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2442_i_i_o2 # !X1_N_2433_i_i);


--X1_un1_un294_s_instr_category_1_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a4
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a4 = X1_N_2438_i_i_o2 & (X1_un1_un294_s_instr_category_1_0_a4_a # X1_un1_un294_s_instr_category_1_0_a2_1_1 & !X1_N_2380_i_i_o2);


--X1_regs_wr_en_o_3_iv_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|regs_wr_en_o_3_iv_2_a[2]
--operation mode is normal

X1_regs_wr_en_o_3_iv_2_a[2] = !X1_un1_state_i_195_0 & (!X1_wrx_mux_o_0_a2_0_a2 # !X1_N_2435_i_i_o2) # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0_0_0_a[1] = Y1_s_ir_0 & !E1_prog_data_o_0 & Y1_state_o_3 # !Y1_s_ir_0 & (!Y1_state_o_3 # !E1_prog_data_o_0);


--X1_state_i_m_23_i_3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_23_i_3_a[2]
--operation mode is normal

X1_state_i_m_23_i_3_a[2] = !Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_0;


--X1_un1_un15_s_instr_category_1_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_1_0_a3_a
--operation mode is normal

X1_un1_un15_s_instr_category_1_0_a3_a = Y1_command_o_5 & !Y1_command_o_7 & !Y1_un9_s_command_1 # !Y1_command_o_5 & (Y1_command_o_4 # !Y1_command_o_7 & !Y1_un9_s_command_1);


--Y1_un5_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add1
--operation mode is arithmetic

Y1_un5_pc_comb_add1_carry_eqn = Y1_un5_pc_comb_carry_0;
Y1_un5_pc_comb_add1 = Y1_un4_pc_plus1_combout[1] $ E1_prog_data_o_1 $ Y1_un5_pc_comb_add1_carry_eqn;

--Y1_un5_pc_comb_carry_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_1
--operation mode is arithmetic

Y1_un5_pc_comb_carry_1 = CARRY(Y1_un4_pc_plus1_combout[1] & !E1_prog_data_o_1 & !Y1_un5_pc_comb_carry_0 # !Y1_un4_pc_plus1_combout[1] & (!Y1_un5_pc_comb_carry_0 # !E1_prog_data_o_1));


--Y1_pc_comb_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[1]
--operation mode is normal

Y1_pc_comb_5_a[1] = Y1_s_help_1 & !Y1_pc[1] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_1 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[1]);


--Y1_pc_comb_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[1]
--operation mode is normal

Y1_pc_comb_3_c[1] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[1] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add1 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[1]
--operation mode is normal

Y1_pc_comb_9_a[1] = Y1_s_help16[1] & !Y1_un33_pc_comb_add1 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[1] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add1);


--Y1_un7_s_help16_combout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[1]
--operation mode is arithmetic

Y1_un7_s_help16_combout[1] = Y1_pc[0] $ !Y1_pc[1];

--Y1_un7_s_help16_cout[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[1]
--operation mode is arithmetic

Y1_un7_s_help16_cout[1] = CARRY(Y1_pc[0] # Y1_pc[1]);


--Y1_un4_pc_plus1_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[9]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[9]_carry_eqn = Y1_un4_pc_plus1_cout[7];
Y1_un4_pc_plus1_combout[9] = Y1_pc[9] $ (Y1_pc[8] & !Y1_un4_pc_plus1_combout[9]_carry_eqn);

--Y1_un4_pc_plus1_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[9]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[9] = CARRY(Y1_pc[8] & Y1_pc[9] & !Y1_un4_pc_plus1_cout[7]);


--Y1_s_help16_6_a[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[9]
--operation mode is normal

Y1_s_help16_6_a[9] = Y1_un4_pc_plus2_combout[9] & !Y1_un7_s_help16_combout[9] & X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[9] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[9]);


--Y1_un51_pc_comb_add9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add9
--operation mode is arithmetic

Y1_un51_pc_comb_add9_carry_eqn = Y1_un51_pc_comb_carry_8;
Y1_un51_pc_comb_add9 = Y1_un4_pc_plus1_combout[9] $ Y1_un51_pc_comb_add9_carry_eqn;

--Y1_un51_pc_comb_carry_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_9
--operation mode is arithmetic

Y1_un51_pc_comb_carry_9 = CARRY(!Y1_un51_pc_comb_carry_8 # !Y1_un4_pc_plus1_combout[9]);


--Y1_pc_comb_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[2]
--operation mode is normal

Y1_pc_comb_5[2] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add2 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[2]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[2];


--Y1_pc_comb_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[2]
--operation mode is normal

Y1_pc_comb_3[2] = Y1_pc_comb_3_c[2] & (Y1_pc[2] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[2] & Y1_s_reg_data_u_2 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[2]
--operation mode is normal

Y1_pc_comb_9[2] = E1_prog_data_o_2 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[2]) # !E1_prog_data_o_2 & !Y1_pc_comb_9_a[2] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un4_pc_plus1_cout[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[0]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[0] = CARRY(Y1_pc[0] & Y1_pc[1]);


--Y1_un7_s_help16_combout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[2]
--operation mode is arithmetic

Y1_un7_s_help16_combout[2]_carry_eqn = Y1_un7_s_help16_cout[0];
Y1_un7_s_help16_combout[2] = Y1_pc[2] $ Y1_un7_s_help16_combout[2]_carry_eqn;

--Y1_un7_s_help16_cout[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[2]
--operation mode is arithmetic

Y1_un7_s_help16_cout[2] = CARRY(!Y1_un7_s_help16_cout[0] # !Y1_pc[3] # !Y1_pc[2]);


--Y1_un4_pc_plus1_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[10]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[10]_carry_eqn = Y1_un4_pc_plus1_cout[8];
Y1_un4_pc_plus1_combout[10] = Y1_pc[10] $ Y1_un4_pc_plus1_combout[10]_carry_eqn;

--Y1_un4_pc_plus1_cout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[10]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[10] = CARRY(!Y1_un4_pc_plus1_cout[8] # !Y1_pc[11] # !Y1_pc[10]);


--Y1_s_help16_6_a[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[10]
--operation mode is normal

Y1_s_help16_6_a[10] = Y1_un4_pc_plus2_combout[10] & !Y1_un7_s_help16_combout[10] & X1_help16_en_o_1_iv_0_0_0 # !Y1_un4_pc_plus2_combout[10] & (!X1_help16_en_o_1_iv_0_0_0 # !Y1_un7_s_help16_combout[10]);


--Y1_un51_pc_comb_add10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add10
--operation mode is arithmetic

Y1_un51_pc_comb_add10_carry_eqn = Y1_un51_pc_comb_carry_9;
Y1_un51_pc_comb_add10 = Y1_un4_pc_plus1_combout[10] $ !Y1_un51_pc_comb_add10_carry_eqn;

--Y1_un51_pc_comb_carry_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_10
--operation mode is arithmetic

Y1_un51_pc_comb_carry_10 = CARRY(Y1_un4_pc_plus1_combout[10] & !Y1_un51_pc_comb_carry_9);


--Y1_pc_comb_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5[3]
--operation mode is normal

Y1_pc_comb_5[3] = X1_pc_inc_en_o_0_iv_0_0 & (X1_pc_inc_en_o_2_iv_0 & Y1_un5_pc_comb_add3 # !X1_pc_inc_en_o_2_iv_0 & !Y1_pc_comb_5_a[3]) # !X1_pc_inc_en_o_0_iv_0_0 & !Y1_pc_comb_5_a[3];


--Y1_pc_comb_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3[3]
--operation mode is normal

Y1_pc_comb_3[3] = Y1_pc_comb_3_c[3] & (Y1_pc[3] # !X1_pc_inc_en_o_2_iv_0) # !Y1_pc_comb_3_c[3] & Y1_s_reg_data_u_3 & X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9[3]
--operation mode is normal

Y1_pc_comb_9[3] = E1_prog_data_o_3 & (X1_pc_inc_en_o_2_iv_0 $ !X1_pc_inc_en_o_1_iv_i_i_0 # !Y1_pc_comb_9_a[3]) # !E1_prog_data_o_3 & !Y1_pc_comb_9_a[3] & (X1_pc_inc_en_o_2_iv_0 $ X1_pc_inc_en_o_1_iv_i_i_0);


--Y1_un7_s_help16_combout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[3]
--operation mode is arithmetic

Y1_un7_s_help16_combout[3]_carry_eqn = Y1_un7_s_help16_cout[1];
Y1_un7_s_help16_combout[3] = Y1_pc[3] $ (Y1_pc[2] & Y1_un7_s_help16_combout[3]_carry_eqn);

--Y1_un7_s_help16_cout[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[3]
--operation mode is arithmetic

Y1_un7_s_help16_cout[3] = CARRY(!Y1_un7_s_help16_cout[1] # !Y1_pc[3] # !Y1_pc[2]);


--Y1_un4_pc_plus1_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_combout[11]
--operation mode is arithmetic

Y1_un4_pc_plus1_combout[11]_carry_eqn = Y1_un4_pc_plus1_cout[9];
Y1_un4_pc_plus1_combout[11] = Y1_pc[11] $ (Y1_pc[10] & Y1_un4_pc_plus1_combout[11]_carry_eqn);

--Y1_un4_pc_plus1_cout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus1_cout[11]
--operation mode is arithmetic

Y1_un4_pc_plus1_cout[11] = CARRY(!Y1_un4_pc_plus1_cout[9] # !Y1_pc[11] # !Y1_pc[10]);


--Y1_s_help16_6_a[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_help16_6_a[11]
--operation mode is normal

Y1_s_help16_6_a[11] = Y1_un7_s_help16_combout[11] & !Y1_un4_pc_plus2_combout[11] & X1_help16_en_o_1_iv_0_0 # !Y1_un7_s_help16_combout[11] & (!X1_help16_en_o_1_iv_0_0 # !Y1_un4_pc_plus2_combout[11]);


--Y1_un51_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add11
--operation mode is arithmetic

Y1_un51_pc_comb_add11_carry_eqn = Y1_un51_pc_comb_carry_10;
Y1_un51_pc_comb_add11 = Y1_un4_pc_plus1_combout[11] $ Y1_un51_pc_comb_add11_carry_eqn;

--Y1_un51_pc_comb_carry_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_11
--operation mode is arithmetic

Y1_un51_pc_comb_carry_11 = CARRY(!Y1_un51_pc_comb_carry_10 # !Y1_un4_pc_plus1_combout[11]);


--Y1_un33_pc_comb_add11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add11
--operation mode is arithmetic

Y1_un33_pc_comb_add11_carry_eqn = Y1_un33_pc_comb_carry_10;
Y1_un33_pc_comb_add11 = Y1_dph[3] $ Y1_un33_pc_comb_add11_carry_eqn;

--Y1_un33_pc_comb_carry_11 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_11
--operation mode is arithmetic

Y1_un33_pc_comb_carry_11 = CARRY(!Y1_un33_pc_comb_carry_10 # !Y1_dph[3]);


--Y1_un5_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add12
--operation mode is arithmetic

Y1_un5_pc_comb_add12_carry_eqn = Y1_un5_pc_comb_carry_11;
Y1_un5_pc_comb_add12 = Y1_un4_pc_plus1_combout[12] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add12_carry_eqn;

--Y1_un5_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_12
--operation mode is arithmetic

Y1_un5_pc_comb_carry_12 = CARRY(Y1_un4_pc_plus1_combout[12] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_11) # !Y1_un4_pc_plus1_combout[12] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_11);


--Y1_pc_comb_3_c[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[12]
--operation mode is normal

Y1_pc_comb_3_c[12] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[12] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add12 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[12]
--operation mode is normal

Y1_pc_comb_9_a[12] = Y1_s_help16[12] & !Y1_un33_pc_comb_add12 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[12] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add12);


--Y1_un5_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add4
--operation mode is arithmetic

Y1_un5_pc_comb_add4_carry_eqn = Y1_un5_pc_comb_carry_3;
Y1_un5_pc_comb_add4 = Y1_un4_pc_plus1_combout[4] $ E1_prog_data_o_4 $ !Y1_un5_pc_comb_add4_carry_eqn;

--Y1_un5_pc_comb_carry_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_4
--operation mode is arithmetic

Y1_un5_pc_comb_carry_4 = CARRY(Y1_un4_pc_plus1_combout[4] & (E1_prog_data_o_4 # !Y1_un5_pc_comb_carry_3) # !Y1_un4_pc_plus1_combout[4] & E1_prog_data_o_4 & !Y1_un5_pc_comb_carry_3);


--Y1_pc_comb_5_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[4]
--operation mode is normal

Y1_pc_comb_5_a[4] = Y1_s_help_4 & !Y1_pc[4] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_4 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[4]);


--Y1_pc_comb_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[4]
--operation mode is normal

Y1_pc_comb_3_c[4] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[4] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add4 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[4]
--operation mode is normal

Y1_pc_comb_9_a[4] = Y1_s_help16[4] & !Y1_un33_pc_comb_add4 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[4] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add4);


--Y1_un4_pc_plus2_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[12]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[12]_carry_eqn = Y1_un4_pc_plus2_cout[10];
Y1_un4_pc_plus2_combout[12] = Y1_pc[12] $ (Y1_pc[11] & Y1_un4_pc_plus2_combout[12]_carry_eqn);

--Y1_un4_pc_plus2_cout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[12]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[12] = CARRY(!Y1_un4_pc_plus2_cout[10] # !Y1_pc[12] # !Y1_pc[11]);


--Y1_un7_s_help16_combout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[12]
--operation mode is arithmetic

Y1_un7_s_help16_combout[12]_carry_eqn = Y1_un7_s_help16_cout[10];
Y1_un7_s_help16_combout[12] = Y1_pc[12] $ !Y1_un7_s_help16_combout[12]_carry_eqn;

--Y1_un7_s_help16_cout[12] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[12]
--operation mode is arithmetic

Y1_un7_s_help16_cout[12] = CARRY(Y1_pc[12] & Y1_pc[13] & !Y1_un7_s_help16_cout[10]);


--Y1_un5_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add13
--operation mode is arithmetic

Y1_un5_pc_comb_add13_carry_eqn = Y1_un5_pc_comb_carry_12;
Y1_un5_pc_comb_add13 = Y1_un4_pc_plus1_combout[13] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add13_carry_eqn;

--Y1_un5_pc_comb_carry_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_13
--operation mode is arithmetic

Y1_un5_pc_comb_carry_13 = CARRY(Y1_un4_pc_plus1_combout[13] & !E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13] & (!Y1_un5_pc_comb_carry_12 # !E1_prog_data_o_7));


--Y1_pc_comb_3_c[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[13]
--operation mode is normal

Y1_pc_comb_3_c[13] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[13] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add13 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[13]
--operation mode is normal

Y1_pc_comb_9_a[13] = Y1_s_help16[13] & !Y1_un33_pc_comb_add13 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[13] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add13);


--Y1_un5_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add5
--operation mode is arithmetic

Y1_un5_pc_comb_add5_carry_eqn = Y1_un5_pc_comb_carry_4;
Y1_un5_pc_comb_add5 = Y1_un4_pc_plus1_combout[5] $ E1_prog_data_o_5 $ Y1_un5_pc_comb_add5_carry_eqn;

--Y1_un5_pc_comb_carry_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_5
--operation mode is arithmetic

Y1_un5_pc_comb_carry_5 = CARRY(Y1_un4_pc_plus1_combout[5] & !E1_prog_data_o_5 & !Y1_un5_pc_comb_carry_4 # !Y1_un4_pc_plus1_combout[5] & (!Y1_un5_pc_comb_carry_4 # !E1_prog_data_o_5));


--Y1_pc_comb_5_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[5]
--operation mode is normal

Y1_pc_comb_5_a[5] = Y1_s_help_5 & !Y1_pc[5] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_5 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[5]);


--Y1_pc_comb_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[5]
--operation mode is normal

Y1_pc_comb_3_c[5] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[5] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add5 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[5]
--operation mode is normal

Y1_pc_comb_9_a[5] = Y1_s_help16[5] & !Y1_un33_pc_comb_add5 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[5] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add5);


--Y1_un7_s_help16_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[13]
--operation mode is arithmetic

Y1_un7_s_help16_combout[13]_carry_eqn = Y1_un7_s_help16_cout[11];
Y1_un7_s_help16_combout[13] = Y1_pc[13] $ (Y1_pc[12] & !Y1_un7_s_help16_combout[13]_carry_eqn);

--Y1_un7_s_help16_cout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[13]
--operation mode is arithmetic

Y1_un7_s_help16_cout[13] = CARRY(Y1_pc[12] & Y1_pc[13] & !Y1_un7_s_help16_cout[11]);


--Y1_un4_pc_plus2_combout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[13]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[13]_carry_eqn = Y1_un4_pc_plus2_cout[11];
Y1_un4_pc_plus2_combout[13] = Y1_pc[13] $ !Y1_un4_pc_plus2_combout[13]_carry_eqn;

--Y1_un4_pc_plus2_cout[13] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[13]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[13] = CARRY(Y1_pc[13] & Y1_pc[14] & !Y1_un4_pc_plus2_cout[11]);


--Y1_s_reg_data_22[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[6]
--operation mode is normal

Y1_s_reg_data_22[6] = Y1_s_preadr[1] & !Y1_s_reg_data_22_a[6] # !Y1_s_preadr[1] & Y1_s_reg_data_3[6];


--Y1_s_reg_data_23[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23[6]
--operation mode is normal

Y1_s_reg_data_23[6] = Y1_s_preadr[7] & !Y1_s_reg_data_23_a[6] # !Y1_s_preadr[7] & Y1_s_reg_data_5[6];


--Y1_s_reg_data_28_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_a[6]
--operation mode is normal

Y1_s_reg_data_28_a[6] = Y1_s_preadr[3] & !Y1_s_reg_data_17[6] # !Y1_s_preadr[3] & !Y1_s_reg_data_16[6];


--Y1_s_reg_data_25[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25[6]
--operation mode is normal

Y1_s_reg_data_25[6] = Y1_s_reg_data_25_c[6] & (Y1_s_reg_data_1[6] # !Y1_s_preadr[0]) # !Y1_s_reg_data_25_c[6] & Y1_s_preadr[0] & Y1_s_reg_data_12[6];


--Y1_b[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[6]
--operation mode is normal

Y1_b[6]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_15_0_2 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[6] = DFFEA(Y1_b[6]_lut_out, L1__clk0, reset_n, , Y1_N_2203_i, , );


--Y1_s_reg_data_18_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[6]
--operation mode is normal

Y1_s_reg_data_18_c[6] = Y1_s_preadr[4] & (Y1_s_preadr[6] # !Y1_s_p3_i[6]) # !Y1_s_preadr[4] & !Y1_s_p2_i[6] & !Y1_s_preadr[6];


--Y1_s_reg_data_21_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_a[6]
--operation mode is normal

Y1_s_reg_data_21_a[6] = M1_s_recv_buf_6 & !Y1_scon_0_6 & !Y1_s_preadr[0] # !M1_s_recv_buf_6 & (Y1_s_preadr[0] # !Y1_scon_0_6);


--Y1_s_reg_data_4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_4[6]
--operation mode is normal

Y1_s_reg_data_4[6] = DB1_q_a[6] & (Y1_s_reg_data_35_15_0[6] # !Y1_s_reg_data_sn_m7_0_a5) # !DB1_q_a[6] & Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[6];


--Y1_pc_comb_10_d_a[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d_a[14]
--operation mode is normal

Y1_pc_comb_10_d_a[14] = Y1_s_help_6 & !Y1_pc[14] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_6 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[14]);


--Y1_un33_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add14
--operation mode is arithmetic

Y1_un33_pc_comb_add14_carry_eqn = Y1_un33_pc_comb_carry_13;
Y1_un33_pc_comb_add14 = Y1_dph_6 $ !Y1_un33_pc_comb_add14_carry_eqn;

--Y1_un33_pc_comb_carry_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_14
--operation mode is arithmetic

Y1_un33_pc_comb_carry_14 = CARRY(Y1_dph_6 & !Y1_un33_pc_comb_carry_13);


--Y1_un5_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add14
--operation mode is arithmetic

Y1_un5_pc_comb_add14_carry_eqn = Y1_un5_pc_comb_carry_13;
Y1_un5_pc_comb_add14 = Y1_un4_pc_plus1_combout[14] $ E1_prog_data_o_7 $ !Y1_un5_pc_comb_add14_carry_eqn;

--Y1_un5_pc_comb_carry_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_14
--operation mode is arithmetic

Y1_un5_pc_comb_carry_14 = CARRY(Y1_un4_pc_plus1_combout[14] & (E1_prog_data_o_7 # !Y1_un5_pc_comb_carry_13) # !Y1_un4_pc_plus1_combout[14] & E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_13);


--Y1_pc_comb_3_c[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[14]
--operation mode is normal

Y1_pc_comb_3_c[14] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[14] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add14 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un5_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add6
--operation mode is arithmetic

Y1_un5_pc_comb_add6_carry_eqn = Y1_un5_pc_comb_carry_5;
Y1_un5_pc_comb_add6 = Y1_un4_pc_plus1_combout[6] $ E1_prog_data_o_6 $ !Y1_un5_pc_comb_add6_carry_eqn;

--Y1_un5_pc_comb_carry_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_6
--operation mode is arithmetic

Y1_un5_pc_comb_carry_6 = CARRY(Y1_un4_pc_plus1_combout[6] & (E1_prog_data_o_6 # !Y1_un5_pc_comb_carry_5) # !Y1_un4_pc_plus1_combout[6] & E1_prog_data_o_6 & !Y1_un5_pc_comb_carry_5);


--Y1_pc_comb_5_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[6]
--operation mode is normal

Y1_pc_comb_5_a[6] = Y1_s_help_6 & !Y1_pc[6] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_6 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[6]);


--Y1_pc_comb_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[6]
--operation mode is normal

Y1_pc_comb_3_c[6] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[6] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add6 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[6]
--operation mode is normal

Y1_pc_comb_9_a[6] = Y1_s_help16[6] & !Y1_un33_pc_comb_add6 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[6] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add6);


--Y1_un4_pc_plus2_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[14]
--operation mode is normal

Y1_un4_pc_plus2_combout[14]_carry_eqn = Y1_un4_pc_plus2_cout[12];
Y1_un4_pc_plus2_combout[14] = Y1_pc[14] $ (Y1_pc[13] & !Y1_un4_pc_plus2_combout[14]_carry_eqn);


--Y1_un7_s_help16_combout[14] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[14]
--operation mode is normal

Y1_un7_s_help16_combout[14]_carry_eqn = Y1_un7_s_help16_cout[12];
Y1_un7_s_help16_combout[14] = Y1_pc[14] $ Y1_un7_s_help16_combout[14]_carry_eqn;


--Y1_s_reg_data_30_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[7]
--operation mode is normal

Y1_s_reg_data_30_a[7] = Y1_s_preadr[0] & !Y1_s_reg_data_17[7] # !Y1_s_preadr[0] & !Y1_s_reg_data_20[7];


--Y1_s_reg_data_28[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[7]
--operation mode is normal

Y1_s_reg_data_28[7] = Y1_s_reg_data_28_c[7] & (Y1_s_bit_data_13_5_0 # !Y1_s_reg_data_sn_m16_i_3) # !Y1_s_reg_data_28_c[7] & Y1_s_reg_data_6[7] & Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_29_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[7]
--operation mode is normal

Y1_s_reg_data_29_a[7] = Y1_s_preadr[3] & !Y1_s_reg_data_18[7] # !Y1_s_preadr[3] & !Y1_s_reg_data_21[7];


--Y1_s_reg_data_27[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[7]
--operation mode is normal

Y1_s_reg_data_27[7] = Y1_s_preadr[7] & (Y1_s_preadr[1] & Y1_s_reg_data_22[7] # !Y1_s_preadr[1] & Y1_s_reg_data_19[7]) # !Y1_s_preadr[7] & Y1_s_reg_data_22[7];


--Y1_pc_comb_10_d_a[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_10_d_a[15]
--operation mode is normal

Y1_pc_comb_10_d_a[15] = Y1_s_help_7 & !Y1_pc[15] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_7 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[15]);


--Y1_un33_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add15
--operation mode is normal

Y1_un33_pc_comb_add15_carry_eqn = Y1_un33_pc_comb_carry_14;
Y1_un33_pc_comb_add15 = Y1_dph_7 $ Y1_un33_pc_comb_add15_carry_eqn;


--Y1_un5_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add15
--operation mode is normal

Y1_un5_pc_comb_add15_carry_eqn = Y1_un5_pc_comb_carry_14;
Y1_un5_pc_comb_add15 = Y1_un4_pc_plus1_combout[15] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add15_carry_eqn;


--Y1_pc_comb_3_c[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[15]
--operation mode is normal

Y1_pc_comb_3_c[15] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[15] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add15 & !X1_pc_inc_en_o_2_iv_0;


--Y1_un5_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add7
--operation mode is arithmetic

Y1_un5_pc_comb_add7_carry_eqn = Y1_un5_pc_comb_carry_6;
Y1_un5_pc_comb_add7 = Y1_un4_pc_plus1_combout[7] $ E1_prog_data_o_7 $ Y1_un5_pc_comb_add7_carry_eqn;

--Y1_un5_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_7
--operation mode is arithmetic

Y1_un5_pc_comb_carry_7 = CARRY(Y1_un4_pc_plus1_combout[7] & !E1_prog_data_o_7 & !Y1_un5_pc_comb_carry_6 # !Y1_un4_pc_plus1_combout[7] & (!Y1_un5_pc_comb_carry_6 # !E1_prog_data_o_7));


--Y1_pc_comb_5_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[7]
--operation mode is normal

Y1_pc_comb_5_a[7] = Y1_s_help_7 & !Y1_pc[7] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_7 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[7]);


--Y1_pc_comb_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[7]
--operation mode is normal

Y1_pc_comb_3_c[7] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[7] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add7 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[7]
--operation mode is normal

Y1_pc_comb_9_a[7] = Y1_s_help16[7] & !Y1_un33_pc_comb_add7 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[7] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add7);


--Y1_un4_pc_plus2_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[15]
--operation mode is normal

Y1_un4_pc_plus2_combout[15]_carry_eqn = Y1_un4_pc_plus2_cout[13];
Y1_un4_pc_plus2_combout[15] = Y1_pc[15] $ Y1_un4_pc_plus2_combout[15]_carry_eqn;


--Y1_un7_s_help16_combout[15] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[15]
--operation mode is normal

Y1_un7_s_help16_combout[15]_carry_eqn = Y1_un7_s_help16_cout[13];
Y1_un7_s_help16_combout[15] = Y1_pc[15] $ (Y1_pc[14] & Y1_un7_s_help16_combout[15]_carry_eqn);


--M1_s_tran_sh_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_3
--operation mode is normal

M1_s_tran_sh_3_lut_out = Y1_scon_0_7 & !I_330_a # !Y1_scon_0_7 & !I_320;
M1_s_tran_sh_3 = DFFEA(M1_s_tran_sh_3_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_288_a is I_288_a
--operation mode is normal

I_288_a = Y1_scon_0_6 & !M1_s_tran_sh_3 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_3 # !I_211 & !M1_s_tran_sh_3);


--N1_un1_tmod_i_26_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2_0_1
--operation mode is normal

N1_un1_tmod_i_26_0_a2_0_1 = !Y1_tmod_0_5 & !N1_s_tf115_0_o2 & N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5;


--N1_un1_s_tf115_12_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_12_i_a2_1
--operation mode is normal

N1_un1_s_tf115_12_i_a2_1 = Y1_tcon_0_6 & !Y1_tmod_0_4 & N1_s_pre_count_3_i_a2[2] & N1_un2_s_tmr_ctr1_en_0_a2_0_0;


--N1_un33_s_tmr_ctr1_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un33_s_tmr_ctr1_en_0_a2
--operation mode is normal

N1_un33_s_tmr_ctr1_en_0_a2 = !N1_s_countl1_6 & !N1_s_countl1_7 & !N1_s_countl1_5 & N1_un86_s_tmr_ctr1_en_14_0_a2_1;


--N1_un1_tmod_i_26_0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_0
--operation mode is normal

N1_un1_tmod_i_26_0_0 = !N1_un1_tmod_i_26_0_a2 & (!N1_un1_s_tf115_5_2_i_i_a2 # !N1_un1_s_tf115_10_i_a2 # !N1_s_tf115_0_o2);


--N1_N_2576_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_2576_i
--operation mode is normal

N1_N_2576_i = N1_s_pre_count_3_i_a2[2] & (N1_s_tf115_0_o2 & !N1_un1_s_tf115_12_i_a # !N1_s_tf115_0_o2 & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_un1_s_tf115_12_i_a);


--M1_s_recv_state_2_0_a3_1_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_1_a[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_1_a[0] = !M1_s_recv_state[2] & M1_s_recv_state[3] & M1_s_recv_state[1];


--M1_un1_un18_s_mode_19_0_o3_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_1
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_1 = M1_s_rxpre_count[1] & !M1_un1_un18_s_mode_19_0_o3_1_a & (M1_s_rxpre_count[5] # Y1_s_smodreg_0);


--M1_s_recv_state_2_0_a3_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_2_a[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_2_a[0] = !M1_s_recv_state[2] & !M1_s_recv_state[3] & M1_un3_s_rxd_val_i_0 & M1_un1_un22_s_mode_51_i_a3_2;


--M1_s_recv_state_2_0_o3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_0[0]
--operation mode is normal

M1_s_recv_state_2_0_o3_0[0] = !M1_s_recv_state_2_0_o3_0_a[0] # !Y1_scon_0_6 # !M1_s_recv_state[1] # !M1_s_recv_state[3];


--M1_s_recv_state_2_0_a3_3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_3[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_3[0] = M1_s_recv_state[0] & M1_s_recv_sh_59_i_a3_0[0] & M1_un3_s_rxd_val_i_0 & M1_s_recv_state_2_0_a3_3_a[0];


--M1_s_recv_state_2_0_a3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3[0]
--operation mode is normal

M1_s_recv_state_2_0_a3[0] = M1_s_recv_state[3] & !Y1_scon_0_7 & !Y1_scon_0_6 & M1_s_recv_state_2_0_a3_a[0];


--M1_s_rxm13_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff0
--operation mode is normal

M1_s_rxm13_ff0_lut_out = M1_s_rxpre_count[1] & M1_s_rxpre_count[0] & M1_s_rxpre_count[3] & !M1_s_rxm13_ff0_3_0_a;
M1_s_rxm13_ff0 = DFFEA(M1_s_rxm13_ff0_lut_out, L1__clk0, reset_n, , , , );


--M1_s_rxm13_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff1
--operation mode is normal

M1_s_rxm13_ff1_lut_out = M1_s_rxm13_ff0;
M1_s_rxm13_ff1 = DFFEA(M1_s_rxm13_ff1_lut_out, L1__clk0, reset_n, , , , );


--Y1_scon_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_4
--operation mode is normal

Y1_scon_0_4_lut_out = Y1_s_data_15_0_0 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[4]) # !Y1_s_data_15_0_0 & !Y1_scon_0_10_a[4] & !Y1_un1_gprbit_1527_3;
Y1_scon_0_4 = DFFEA(Y1_scon_0_4_lut_out, L1__clk0, reset_n, , , , );


--M1_N_450_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_450_i
--operation mode is normal

M1_N_450_i = M1_s_det_ff0 # !M1_s_det_ff1;


--M1_s_recv_sh_59_i_a3[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_i_a3[0]
--operation mode is normal

M1_s_recv_sh_59_i_a3[0] = !M1_s_recv_state[2] & !M1_s_recv_state[0] & !M1_s_recv_state[3] & !M1_s_recv_state[1];


--M1_un1_un22_s_mode_51_i_o3_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_2
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_2 = M1_s_recv_state[3] & M1_s_recv_state[1] # !M1_s_recv_state[3] & !M1_s_recv_state[2] & !M1_s_recv_state[1] & !M1_un1_un22_s_mode_51_i_o3_2_a;


--M1_v_rxstep_62_0_iv_0_o3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_a[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_a[0] = M1_s_recv_state[0] & !M1_s_recv_state[3] & !M1_un3_s_rxd_val_i_0 & M1_un1_un18_s_mode_19_0_o3_1;


--M1_v_rxstep_62_0_iv_0_o3_2[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_2[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_2[0] = M1_v_rxstep_62_0_iv_0_o3_0_0[0] & (M1_v_rxstep_62_0_iv_0_o3_2_a[0] # !M1_un1_un18_s_mode_19_0_o3_1 # !Y1_scon_0_7);


--Y1_s_reg_data_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[4]
--operation mode is normal

Y1_s_reg_data_3[4] = Y1_ip_4 & (Y1_ie_4 # Y1_s_preadr[4]) # !Y1_ip_4 & Y1_ie_4 & !Y1_s_preadr[4];


--Y1_s_reg_data_22_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[4]
--operation mode is normal

Y1_ssel_4__Z_qfbk = Y1_ssel_4__Z;
Y1_s_reg_data_22_a[4] = Y1_tsel[4] & !Y1_s_preadr[2] & !Y1_ssel_4__Z_qfbk # !Y1_tsel[4] & (Y1_s_preadr[2] # !Y1_ssel_4__Z_qfbk);

--Y1_ssel_4__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_4__Z
--operation mode is normal

Y1_ssel_4__Z_sload_eqn = Y1_s_data_15_0_0;
Y1_ssel_4__Z = DFFEA(Y1_ssel_4__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_23_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[4]
--operation mode is normal

Y1_s_reg_data_23_a[4] = Y1_s_p1_i[4] & (!Y1_s_preadr[6] # !Y1_psw_o[4]) # !Y1_s_p1_i[4] & !Y1_psw_o[4] & Y1_s_preadr[6];


--Y1_s_reg_data_5[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5[4]
--operation mode is normal

Y1_s_reg_data_5[4] = Y1_s_r1_b0[4] & (Y1_s_r0_b0[4] # Y1_s_preadr[0]) # !Y1_s_r1_b0[4] & Y1_s_r0_b0[4] & !Y1_s_preadr[0];


--Y1_s_reg_data_sn_m20_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m20_1
--operation mode is normal

Y1_s_reg_data_sn_m20_1 = !Y1_s_preadr[6] & (Y1_s_preadr[1] & Y1_s_reg_data_sn_m20_1_a # !Y1_s_preadr[1] & !Y1_s_preadr[2]);


--Y1_s_reg_data_24_i_m2_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_1[4]
--operation mode is normal

Y1_s_reg_data_24_i_m2_1[4] = Y1_s_reg_data_24_i_m2_1_c[4] & (Y1_tmod_0_4 # !Y1_s_preadr[0]) # !Y1_s_reg_data_24_i_m2_1_c[4] & Y1_s_r1_b1[4] & Y1_s_preadr[0];


--Y1_s_reg_data_24_i_m2_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0[4]
--operation mode is normal

Y1_s_reg_data_24_i_m2_0[4] = Y1_s_reg_data_24_i_m2_0_c[4] & (Y1_dph[4] # !Y1_s_preadr[0]) # !Y1_s_reg_data_24_i_m2_0_c[4] & Y1_sp[4] & Y1_s_preadr[0];


--Y1_s_reg_data_20[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[4]
--operation mode is normal

Y1_s_reg_data_20[4] = Y1_s_reg_data_20_c[4] & (N1_s_countl1_4 # !Y1_s_preadr[1]) # !Y1_s_reg_data_20_c[4] & N1_s_countl0_4 & Y1_s_preadr[1];


--Y1_s_reg_data_19_i_m2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m2[4]
--operation mode is normal

Y1_s_reg_data_19_i_m2[4] = Y1_s_reg_data_19_i_m2_c[4] & (Y1_s_r1_b3[4] # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_i_m2_c[4] & Y1_s_r0_b3[4] & Y1_s_preadr[3];


--Y1_N_2197_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2197_i
--operation mode is normal

Y1_N_2197_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_N_3453_i_0_a2;


--Y1_s_p3_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[4]
--operation mode is normal

Y1_s_p3_i[4]_lut_out = !p3_i[4];
Y1_s_p3_i[4] = DFFEA(Y1_s_p3_i[4]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p2_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[4]
--operation mode is normal

Y1_s_p2_i[4]_lut_out = !p2_i[4];
Y1_s_p2_i[4] = DFFEA(Y1_s_p2_i[4]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_buf_4 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_4
--operation mode is normal

M1_s_recv_buf_4_lut_out = M1_s_recv_sh[5] & (M1_s_recv_sh[4] # !M1_s_recv_state[1]) # !M1_s_recv_sh[5] & M1_s_recv_sh[4] & M1_s_recv_state[1];
M1_s_recv_buf_4 = DFFEA(M1_s_recv_buf_4_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--DB1_q_a[4] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[4]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[4]_PORT_A_data_in = Y1_s_data_15_0_0;
DB1_q_a[4]_PORT_A_data_in_reg = DFFE(DB1_q_a[4]_PORT_A_data_in, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[4]_PORT_A_address_reg = DFFE(DB1_q_a[4]_PORT_A_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[4]_PORT_B_address_reg = DFFE(DB1_q_a[4]_PORT_B_address, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[4]_PORT_A_write_enable_reg = DFFE(DB1_q_a[4]_PORT_A_write_enable, DB1_q_a[4]_clock_0, , , DB1_q_a[4]_clock_enable_0);
DB1_q_a[4]_clock_0 = L1__clk0;
DB1_q_a[4]_clock_enable_0 = reset_n;
DB1_q_a[4]_PORT_A_data_out = MEMORY(DB1_q_a[4]_PORT_A_data_in_reg, , DB1_q_a[4]_PORT_A_address_reg, DB1_q_a[4]_PORT_B_address_reg, DB1_q_a[4]_PORT_A_write_enable_reg, , , , DB1_q_a[4]_clock_0, , DB1_q_a[4]_clock_enable_0, , , );
DB1_q_a[4] = DB1_q_a[4]_PORT_A_data_out[0];


--Y1_s_reg_data_sn_m7_0_a5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m7_0_a5
--operation mode is normal

Y1_s_reg_data_sn_m7_0_a5 = !Y1_s_preadr[6] & !Y1_s_preadr[4] & Y1_s_preadr[5];


--Y1_s_reg_data_35_15_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[4]
--operation mode is normal

Y1_s_reg_data_35_15_0[4] = Y1_s_preadr[0] & !Y1_s_reg_data_35_15_0_a[4] # !Y1_s_preadr[0] & Y1_s_reg_data_35_7_0[4];


--X1_un1_s_intblock_92_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_92_2_a
--operation mode is normal

X1_un1_s_intblock_92_2_a = X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & !X1_N_2442_i_i_o2 & (!X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1) # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (!X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1);


--X1_un1_s_intblock_18 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_18
--operation mode is normal

X1_un1_s_intblock_18 = Y1_state_o_2 & X1_un1_s_intblock_18_a & X1_N_2435_i_i_o2 & !X1_un4_s_intblock_0;


--X1_un1_state_i_13_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_13_a
--operation mode is normal

X1_un1_state_i_13_a = X1_N_2386_i_i_o2 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_N_2397_i_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|N_2397_i_i_o2
--operation mode is normal

X1_N_2397_i_i_o2 = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & X1_N_2442_i_i_o2;


--X1_un1_un26_s_instr_category_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un26_s_instr_category_4_a
--operation mode is normal

X1_un1_un26_s_instr_category_4_a = X1_un7186_s_instr_category_i_i_a3_1_s & !X1_un7558_s_instr_category_0_a2_0_a2_s & (!X1_N_2399_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0) # !X1_un7186_s_instr_category_i_i_a3_1_s & (!X1_N_2399_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0);


--X1_un1_s_intblock_87_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_3_a
--operation mode is normal

X1_un1_s_intblock_87_3_a = Y1_state_o_3 & !X1_un4_s_intblock_0 & (X1_data_mux_o_1_iv_0_a2_3_0[3] # X1_un4253_s_instr_category_0_a3);


--X1_un1_s_intblock_87_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_1
--operation mode is normal

X1_un1_s_intblock_87_1 = X1_un4_s_intblock_0 # X1_un1_s_intblock_87_1_a & !X1_un1_state_i_24_i_a2_i_a2_0 # !Y1_state_o_3;


--X1_un1_un2025_s_instr_category_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un2025_s_instr_category_0_0_a
--operation mode is normal

X1_un1_un2025_s_instr_category_0_0_a = !Y1_command_o_2 & Y1_command_o_0 & (Y1_state_o_1 # X1_un1_un2025_s_instr_category_0_a2_1_0_a2);


--X1_un1_state_i_27_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_1
--operation mode is normal

X1_un1_state_i_27_i_a2_1 = !X1_un3214_s_instr_category_0_a3 & !X1_un7186_s_instr_category_i_i_a3 & (!X1_un1_state_i_27_i_a2_1_a # !Y1_command_o_3);


--X1_adr_mux_o_2_iv_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_a[1]
--operation mode is normal

X1_adr_mux_o_2_iv_1_a[1] = !X1_un1_state_i_13 & (!X1_un4_s_intblock_0_0 # !X1_N_2435_i_i_o2 # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0);


--X1_un1_s_intblock_71 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_71
--operation mode is normal

X1_un1_s_intblock_71 = !X1_un4_s_intblock_0 & (X1_un1_un1488_s_instr_category_1_0_a2 # Y1_state_o_1 & X1_un4685_s_instr_category_0_a2);


--Y1_un1_gprbit_1527_35_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_35_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_35_0_a3 = !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_35_0_a3_a & Y1_un1_gprbit_1527_55_i_o3_i_a2;


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0_0[0]
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0[0] = X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] & Y1_command_o_7 & !Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1;


--Y1_un1_gprbit_1527_25_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_25_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_25_0_a3 = !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_25_0_a3_a & Y1_un1_gprbit_1527_55_i_o3_i_a2;


--X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_0_a3_0_a2_a[1]
--operation mode is normal

X1_adrx_mux_o_0_a2_0_a3_0_a2_a[1] = Y1_state_o_3 & !E1_prog_data_o_7 # !Y1_state_o_3 & (!Y1_s_ir_7 # !Y1_s_ir_4);


--Y1_sp_4_cout[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_cout[0]
--operation mode is arithmetic

Y1_sp_4_cout[0] = CARRY(!Y1_sp_i_0[1] # !Y1_sp_i_0[0]);


--Y1_sp17_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp17_a
--operation mode is normal

Y1_sp17_a = Y1_command_o_1 & !Y1_command_o_3 & !Y1_command_o_6;


--X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un5299_s_instr_category_0_a2_0_0_0_a2_i_o2
--operation mode is normal

X1_un5299_s_instr_category_0_a2_0_0_0_a2_i_o2 = !Y1_command_o_2 & !Y1_command_o_6 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0;


--X1_un1_state_i_227_0_0_o2_2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_o2_2_0_a
--operation mode is normal

X1_un1_state_i_227_0_0_o2_2_0_a = !Y1_command_o_0 & !Y1_un1_command_o_2_2 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un1_state_i_227_0_0_a3_2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a3_2_0_a
--operation mode is normal

X1_un1_state_i_227_0_0_a3_2_0_a = !Y1_command_o_1 & (X1_un1_un14433_s_instr_category_1_98_i_o2 # !Y1_command_o_0) # !Y1_command_o_2;


--X1_un1_state_i_227_0_0_a2_1_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_1_1
--operation mode is normal

X1_un1_state_i_227_0_0_a2_1_1 = !X1_un1_un14433_s_instr_category_1_91_i_a2 & !X1_un4987_s_instr_category_0_a2 & (!X1_un1_state_i_227_0_0_a2_1_1_a # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_un1_state_i_227_0_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_a
--operation mode is normal

X1_un1_state_i_227_0_0_a2_a = !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2399_i_i_o2;


--X1_un1_state_i_227_0_0_a2_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_4_0
--operation mode is normal

X1_un1_state_i_227_0_0_a2_4_0 = !X1_un4685_s_instr_category_0_a2 & (X1_un1_state_i_227_0_0_a2_4_0_a # !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1_command_o_2);


--Y1_sp_4_Z[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sp_4_Z[7]
--operation mode is normal

Y1_sp_4_Z[7]_carry_eqn = Y1_sp_4_cout[5];
Y1_sp_4_Z[7] = Y1_sp_4 $ (!Y1_sp[6] & !Y1_sp_4_Z[7]_carry_eqn);


--Y1_s_r1_b3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[7]
--operation mode is normal

Y1_s_r1_b3[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r1_b3[7] = DFFEA(Y1_s_r1_b3[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[7]
--operation mode is normal

Y1_s_r0_b3[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r0_b3[7] = DFFEA(Y1_s_r0_b3[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[7]
--operation mode is normal

Y1_ramout_6_c[7] = Y1_command_o_0 & (Y1_s_r1_b2[7] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[7] & !Y1_psw_o[3];


--Y1_s_r1_b1[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[7]
--operation mode is normal

Y1_s_r1_b1[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r1_b1[7] = DFFEA(Y1_s_r1_b1[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[7]
--operation mode is normal

Y1_s_r0_b1[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r0_b1[7] = DFFEA(Y1_s_r0_b1[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[7]
--operation mode is normal

Y1_ramout_3_c[7] = Y1_command_o_0 & (Y1_s_r1_b0[7] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[7] & !Y1_psw_o[3];


--Y1_s_reg_data_30_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[1]
--operation mode is normal

Y1_s_reg_data_30_a[1] = Y1_s_preadr[0] & !Y1_s_reg_data_17[1] # !Y1_s_preadr[0] & !Y1_s_reg_data_20[1];


--Y1_s_reg_data_28[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[1]
--operation mode is normal

Y1_s_reg_data_28[1] = Y1_s_reg_data_28_c[1] & (Y1_s_bit_data_13_1_0 # !Y1_s_reg_data_sn_m16_i_3) # !Y1_s_reg_data_28_c[1] & Y1_s_reg_data_6[1] & Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_29_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[1]
--operation mode is normal

Y1_s_reg_data_29_a[1] = Y1_s_preadr[3] & !Y1_s_reg_data_18[1] # !Y1_s_preadr[3] & !Y1_s_reg_data_21[1];


--Y1_s_reg_data_27[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[1]
--operation mode is normal

Y1_s_reg_data_27[1] = Y1_s_preadr[7] & (Y1_s_preadr[1] & Y1_s_reg_data_22[1] # !Y1_s_preadr[1] & Y1_s_reg_data_19[1]) # !Y1_s_preadr[7] & Y1_s_reg_data_22[1];


--Y1_s_r1_b1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[1]
--operation mode is normal

Y1_s_r1_b1[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r1_b1[1] = DFFEA(Y1_s_r1_b1[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[1]
--operation mode is normal

Y1_s_r0_b1[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r0_b1[1] = DFFEA(Y1_s_r0_b1[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[1]
--operation mode is normal

Y1_ramout_3_c[1] = Y1_command_o_0 & (Y1_s_r1_b0[1] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[1] & !Y1_psw_o[3];


--Y1_s_r1_b3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[1]
--operation mode is normal

Y1_s_r1_b3[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r1_b3[1] = DFFEA(Y1_s_r1_b3[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[1]
--operation mode is normal

Y1_s_r0_b3[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r0_b3[1] = DFFEA(Y1_s_r0_b3[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[1]
--operation mode is normal

Y1_ramout_6_c[1] = Y1_command_o_0 & (Y1_s_r1_b2[1] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[1] & !Y1_psw_o[3];


--Y1_s_reg_data_30_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_30_a[2]
--operation mode is normal

Y1_s_reg_data_30_a[2] = Y1_s_preadr[0] & !Y1_s_reg_data_17[2] # !Y1_s_preadr[0] & !Y1_s_reg_data_20_i_m3[2];


--Y1_s_reg_data_28[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28[2]
--operation mode is normal

Y1_s_reg_data_28[2] = Y1_s_reg_data_28_c[2] & (Y1_s_bit_data_11_4_0 # !Y1_s_reg_data_sn_m16_i_3) # !Y1_s_reg_data_28_c[2] & Y1_s_reg_data_23_i_m2[2] & Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_29_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_29_a[2]
--operation mode is normal

Y1_s_reg_data_29_a[2] = Y1_s_preadr[3] & !Y1_s_reg_data_18_i_m3[2] # !Y1_s_preadr[3] & !Y1_s_reg_data_21_i_m3[2];


--Y1_s_reg_data_27[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27[2]
--operation mode is normal

Y1_s_reg_data_27[2] = Y1_s_preadr[7] & (Y1_s_preadr[1] & Y1_s_reg_data_22_i_m3[2] # !Y1_s_preadr[1] & Y1_s_reg_data_19_i_m3[2]) # !Y1_s_preadr[7] & Y1_s_reg_data_22_i_m3[2];


--Y1_s_r1_b3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b3[2]
--operation mode is normal

Y1_s_r1_b3[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r1_b3[2] = DFFEA(Y1_s_r1_b3[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_33_i_i_a2, , );


--Y1_s_r0_b3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b3[2]
--operation mode is normal

Y1_s_r0_b3[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r0_b3[2] = DFFEA(Y1_s_r0_b3[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_26_i_i_a2, , );


--Y1_ramout_6_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_6_c[2]
--operation mode is normal

Y1_ramout_6_c[2] = Y1_command_o_0 & (Y1_s_r1_b2[2] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b2[2] & !Y1_psw_o[3];


--Y1_s_r1_b1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b1[2]
--operation mode is normal

Y1_s_r1_b1[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r1_b1[2] = DFFEA(Y1_s_r1_b1[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_23_i, , );


--Y1_s_r0_b1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b1[2]
--operation mode is normal

Y1_s_r0_b1[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r0_b1[2] = DFFEA(Y1_s_r0_b1[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_29_i_i_a2, , );


--Y1_ramout_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ramout_3_c[2]
--operation mode is normal

Y1_ramout_3_c[2] = Y1_command_o_0 & (Y1_s_r1_b0[2] # Y1_psw_o[3]) # !Y1_command_o_0 & Y1_s_r0_b0[2] & !Y1_psw_o[3];


--X1_un1_un145_state_m_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0_a
--operation mode is normal

X1_un1_un145_state_m_1_0_a = !X1_un1_un145_state_m_1_0_a2_2_0_a2 & (Y1_command_o_0 # !X1_N_2413_i_i_o2 # !Y1_command_o_2);


--X1_un100_s_intblock_m_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_0
--operation mode is normal

X1_un100_s_intblock_m_0 = X1_un1_state_i_45 & (Y1_state_o_1 # Y1_state_o_2 # Y1_state_o_3);


--X1_un1_un15_s_instr_category_2_0_a4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_1
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_1 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_un1_un15_s_instr_category_2_0_a4_1_a & (X1_N_2399_i_i_o2 # !Y1_command_o_1);


--X1_un1_un15_s_instr_category_2_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4 = X1_un1_un15_s_instr_category_2_0_a4_3 & (X1_pc_inc_en_o_0_iv_0_a2_0_0[3] # X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s);


--X1_un1_un15_s_instr_category_2_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_0
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_0 = X1_N_2438_i_i_o2 & (!X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un1_un15_s_instr_category_2_0_a4_0_a);


--X1_state_i_m_12_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_12_1[2]
--operation mode is normal

X1_state_i_m_12_1[2] = Y1_state_o_2 & X1_un4_s_intblock_0_0;


--X1_un1_un462_s_instr_category_1_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_3
--operation mode is normal

X1_un1_un462_s_instr_category_1_3 = Y1_state_o_1 & !X1_un12444_s_instr_category_0_a3_0_a2 & (X1_un1_un462_s_instr_category_1_3_a # !Y1_state_o_2) # !Y1_state_o_1 & (X1_un1_un462_s_instr_category_1_3_a # !Y1_state_o_2);


--X1_un1_un8929_s_instr_category_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un8929_s_instr_category_2
--operation mode is normal

X1_un1_un8929_s_instr_category_2 = Y1_state_o_2 & X1_un8929_s_instr_category_0_a3;


--X1_un1_s_intblock_84_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_84_a
--operation mode is normal

X1_un1_s_intblock_84_a = X1_un1_un462_s_instr_category_1_2 & (!X1_N_2413_i_i_o2 # !X1_N_2438_i_i_o2 # !Y1_state_o_2);


--X1_un1_un333_s_instr_category_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_0
--operation mode is normal

X1_un1_un333_s_instr_category_1_0 = Y1_command_o_0 & !X1_un1_un333_s_instr_category_1_0_a # !Y1_command_o_0 & (!X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] # !X1_N_2386_i_i_o2);


--X1_help_en_o_1_iv_0_o2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_1[0]
--operation mode is normal

X1_help_en_o_1_iv_0_o2_1[0] = X1_data_mux_o_1_iv_0_a2_8[3] & X1_help_en_o_1_iv_0_o2_1_a[0] & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !X1_data_mux_o_1_iv_0_a2_8[3] & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_un1_un333_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_0
--operation mode is normal

X1_un1_un333_s_instr_category_0 = !X1_un14433_s_instr_category_0_a3 & (!X1_N_2442_i_i_o2 # !X1_N_2433_i_i # !Y1_command_o_3);


--X1_un1_un294_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1
--operation mode is normal

X1_un1_un294_s_instr_category_1 = X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 & !X1_N_2438_i_i_o2 & (!X1_N_2413_i_i_o2 # !X1_un1_un15_s_instr_category_2_0_a4_3) # !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 & (!X1_N_2413_i_i_o2 # !X1_un1_un15_s_instr_category_2_0_a4_3);


--X1_un1_un294_s_instr_category_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_0
--operation mode is normal

X1_un1_un294_s_instr_category_0 = !X1_N_2446_i_i_o2 & (!X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2) # !X1_un1_un15_s_instr_category_2_0_a4_3;


--X1_un1_state_i_29_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_29_a
--operation mode is normal

X1_un1_state_i_29_a = !X1_un4394_s_instr_category_0_a3_0_a2 & (!X1_un1_un15_s_instr_category_2_0_a4_3 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_adr_mux_o_2_iv_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adr_mux_o_2_iv_1_a[0]
--operation mode is normal

X1_adr_mux_o_2_iv_1_a[0] = !Y1_state_o_2 & !Y1_state_o_3;


--Y1_s_reg_data_sn_b14_0_a5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_b14_0_a5_a
--operation mode is normal

Y1_s_reg_data_sn_b14_0_a5_a = Y1_s_preadr[3] $ (Y1_s_preadr[0] & Y1_s_preadr[1]) # !Y1_s_preadr[2];


--Y1_s_reg_data_sn_m38_0_a5_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_a
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0_a = !Y1_s_preadr[5] & !Y1_s_preadr[2];


--Y1_s_reg_data_sn_m38_0_a5_0_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_a5_0_3_a
--operation mode is normal

Y1_s_reg_data_sn_m38_0_a5_0_3_a = !Y1_s_preadr[6] & Y1_s_preadr[5] # !Y1_s_preadr[4] # !Y1_s_preadr[7];


--Y1_s_reg_data_sn_m38_0_2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m38_0_2_0_a
--operation mode is normal

Y1_s_reg_data_sn_m38_0_2_0_a = !Y1_s_preadr[1] & (Y1_s_preadr[0] & Y1_s_preadr[3] # !Y1_s_preadr[7]);


--Y1_s_reg_data_sn_m26_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m26_0_a
--operation mode is normal

Y1_s_reg_data_sn_m26_0_a = Y1_s_preadr[0] & !Y1_s_preadr[2] & Y1_s_preadr[3] # !Y1_s_preadr[0] & Y1_s_preadr[4];


--Y1_s_reg_data_17[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[0]
--operation mode is normal

Y1_s_reg_data_17[0] = Y1_s_reg_data_17_c[0] & (M1_s_recv_buf_0 # !Y1_s_preadr[4]) # !Y1_s_reg_data_17_c[0] & Y1_s_r1_b3[0] & Y1_s_preadr[4];


--Y1_s_reg_data_20[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[0]
--operation mode is normal

Y1_s_reg_data_20[0] = Y1_s_reg_data_20_c[0] & (Y1_scon_0_0 # !Y1_s_preadr[3]) # !Y1_s_reg_data_20_c[0] & Y1_s_r0_b3[0] & Y1_s_preadr[3];


--Y1_s_reg_data_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[0]
--operation mode is normal

Y1_s_reg_data_6[0] = Y1_s_r1_b2[0] & (Y1_s_r1_b0[0] # Y1_s_preadr[4]) # !Y1_s_r1_b2[0] & Y1_s_r1_b0[0] & !Y1_s_preadr[4];


--Y1_s_reg_data_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[0]
--operation mode is normal

Y1_s_reg_data_12[0] = Y1_b[0] & (Y1_psw_o[0] # Y1_s_preadr[5]) # !Y1_b[0] & Y1_psw_o[0] & !Y1_s_preadr[5];


--Y1_s_reg_data_sn_m16_i_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m16_i_3
--operation mode is normal

Y1_s_reg_data_sn_m16_i_3 = !Y1_s_preadr[3] & (Y1_s_preadr[7] # Y1_s_preadr[0]);


--Y1_s_reg_data_28_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[0]
--operation mode is normal

Y1_s_reg_data_28_c[0] = Y1_s_preadr[7] & (Y1_s_reg_data_15[0] # Y1_s_reg_data_sn_m16_i_3) # !Y1_s_preadr[7] & Y1_s_reg_data_1[0] & !Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_21[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[0]
--operation mode is normal

Y1_pcon_0__Z_qfbk = Y1_pcon_0__Z;
Y1_s_reg_data_21[0] = Y1_s_reg_data_21_c[0] & (Y1_pcon_0__Z_qfbk # !Y1_s_preadr[0]) # !Y1_s_reg_data_21_c[0] & !Y1_sp_i_0[0] & Y1_s_preadr[0];

--Y1_pcon_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_0__Z
--operation mode is normal

Y1_pcon_0__Z_sload_eqn = Y1_s_data_14_0_0;
Y1_pcon_0__Z = DFFEA(Y1_pcon_0__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_s_reg_data_18[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[0]
--operation mode is normal

Y1_tsel_0__Z_qfbk = Y1_tsel_0__Z;
Y1_s_reg_data_18[0] = Y1_s_reg_data_18_c[0] & (Y1_tsel_0__Z_qfbk # !Y1_s_preadr[2]) # !Y1_s_reg_data_18_c[0] & N1_s_counth0_0 & Y1_s_preadr[2];

--Y1_tsel_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_0__Z
--operation mode is normal

Y1_tsel_0__Z_sload_eqn = Y1_s_data_14_0_0;
Y1_tsel_0__Z = DFFEA(Y1_tsel_0__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_27_i_m2_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_1[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2_1[0] = Y1_s_reg_data_27_i_m2_1_c[0] & (Y1_ip_0 # !Y1_s_preadr[3]) # !Y1_s_reg_data_27_i_m2_1_c[0] & Y1_ie_0 & Y1_s_preadr[3];


--Y1_s_reg_data_27_i_m2_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2_0[0] = Y1_s_preadr[7] & !Y1_s_reg_data_27_i_m2_0_a[0] # !Y1_s_preadr[7] & (Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0_i_m2[0] # !Y1_s_reg_data_sn_m7_0_a5 & !Y1_s_reg_data_27_i_m2_0_a[0]);


--Y1_s_r1_b2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[0]
--operation mode is normal

Y1_s_r1_b2[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r1_b2[0] = DFFEA(Y1_s_r1_b2[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[0]
--operation mode is normal

Y1_s_r0_b2[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r0_b2[0] = DFFEA(Y1_s_r0_b2[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[0]
--operation mode is normal

Y1_s_r1_b0[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r1_b0[0] = DFFEA(Y1_s_r1_b0[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[0]
--operation mode is normal

Y1_s_r0_b0[0]_lut_out = Y1_s_data_14_0_0;
Y1_s_r0_b0[0] = DFFEA(Y1_s_r0_b0[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_psw_31_0_iv_0_o3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0[3]
--operation mode is normal

Y1_psw_31_0_iv_0_o3_0[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_psw_31_0_iv_0_o3_0_a[3] & Y1_psw_31_0_iv_0_o3_s[3];


--Y1_psw_31_0_iv_0_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_6_a[3]
--operation mode is normal

Y1_psw_31_0_iv_0_6_a[3] = !Y1_psw_o[3] & !Y1_un1_gprbit_1527_67_0_o4 & Y1_psw_31_0_iv_0_a2_7_1[3] # !Y1_psw_31_0_iv_0_3[3];


--Y1_psw_31_0_iv_0_a2_11[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_11[3]
--operation mode is normal

Y1_psw_31_0_iv_0_a2_11[3] = !Y1_psw_o[3] & !Y1_un1_gprbit_1527_67_0_o4;


--Y1_psw_31_0_iv_0_5_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_5_a[3]
--operation mode is normal

Y1_psw_31_0_iv_0_5_a[3] = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_bdata_12_0 & !Y1_s_adr_2_iv_i_a3_0 & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_s_reg_data_17[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[3]
--operation mode is normal

Y1_s_reg_data_17[3] = Y1_s_reg_data_17_c[3] & (M1_s_recv_buf_3 # !Y1_s_preadr[4]) # !Y1_s_reg_data_17_c[3] & Y1_s_r1_b3[3] & Y1_s_preadr[4];


--Y1_s_reg_data_20[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[3]
--operation mode is normal

Y1_s_reg_data_20[3] = Y1_s_reg_data_20_c[3] & (Y1_scon_0_3 # !Y1_s_preadr[3]) # !Y1_s_reg_data_20_c[3] & Y1_s_r0_b3[3] & Y1_s_preadr[3];


--Y1_s_reg_data_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[3]
--operation mode is normal

Y1_s_reg_data_6[3] = Y1_s_r1_b2[3] & (Y1_s_r1_b0[3] # Y1_s_preadr[4]) # !Y1_s_r1_b2[3] & Y1_s_r1_b0[3] & !Y1_s_preadr[4];


--Y1_s_reg_data_12[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[3]
--operation mode is normal

Y1_s_reg_data_12[3] = Y1_b[3] & (Y1_psw_o[3] # Y1_s_preadr[5]) # !Y1_b[3] & Y1_psw_o[3] & !Y1_s_preadr[5];


--Y1_s_reg_data_28_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[3]
--operation mode is normal

Y1_s_reg_data_28_c[3] = Y1_s_preadr[7] & (Y1_s_reg_data_15[3] # Y1_s_reg_data_sn_m16_i_3) # !Y1_s_preadr[7] & Y1_s_reg_data_1[3] & !Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_21[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[3]
--operation mode is normal

Y1_pcon_3__Z_qfbk = Y1_pcon_3__Z;
Y1_s_reg_data_21[3] = Y1_s_reg_data_21_c[3] & (Y1_pcon_3__Z_qfbk # !Y1_s_preadr[0]) # !Y1_s_reg_data_21_c[3] & Y1_sp[3] & Y1_s_preadr[0];

--Y1_pcon_3__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_3__Z
--operation mode is normal

Y1_pcon_3__Z_sload_eqn = Y1_s_data_14_0_3;
Y1_pcon_3__Z = DFFEA(Y1_pcon_3__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_s_reg_data_18[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[3]
--operation mode is normal

Y1_tsel_3__Z_qfbk = Y1_tsel_3__Z;
Y1_s_reg_data_18[3] = Y1_s_reg_data_18_c[3] & (Y1_tsel_3__Z_qfbk # !Y1_s_preadr[2]) # !Y1_s_reg_data_18_c[3] & N1_s_counth0_3 & Y1_s_preadr[2];

--Y1_tsel_3__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_3__Z
--operation mode is normal

Y1_tsel_3__Z_sload_eqn = Y1_s_data_14_0_3;
Y1_tsel_3__Z = DFFEA(Y1_tsel_3__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_19[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[3]
--operation mode is normal

Y1_s_reg_data_19[3] = Y1_s_reg_data_19_c[3] & (Y1_ip[3] # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_c[3] & Y1_ie_3 & Y1_s_preadr[3];


--Y1_s_reg_data_22[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[3]
--operation mode is normal

Y1_s_reg_data_22[3] = Y1_s_preadr[7] & !Y1_s_reg_data_22_a[3] # !Y1_s_preadr[7] & (Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[3] # !Y1_s_reg_data_sn_m7_0_a5 & !Y1_s_reg_data_22_a[3]);


--Y1_s_reg_data_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[5]
--operation mode is normal

Y1_s_reg_data_3[5] = Y1_ip[5] & (Y1_ie[5] # Y1_s_preadr[4]) # !Y1_ip[5] & Y1_ie[5] & !Y1_s_preadr[4];


--Y1_s_reg_data_22_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[5]
--operation mode is normal

Y1_ssel_5__Z_qfbk = Y1_ssel_5__Z;
Y1_s_reg_data_22_a[5] = Y1_tsel[5] & !Y1_s_preadr[2] & !Y1_ssel_5__Z_qfbk # !Y1_tsel[5] & (Y1_s_preadr[2] # !Y1_ssel_5__Z_qfbk);

--Y1_ssel_5__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_5__Z
--operation mode is normal

Y1_ssel_5__Z_sload_eqn = Y1_s_data_15_0_1;
Y1_ssel_5__Z = DFFEA(Y1_ssel_5__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_23_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[5]
--operation mode is normal

Y1_s_reg_data_23_a[5] = Y1_s_p1_i[5] & (!Y1_s_preadr[6] # !Y1_psw_o[5]) # !Y1_s_p1_i[5] & !Y1_psw_o[5] & Y1_s_preadr[6];


--Y1_s_reg_data_5_i_m2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5_i_m2[5]
--operation mode is normal

Y1_s_reg_data_5_i_m2[5] = Y1_s_r1_b0[5] & (Y1_s_r0_b0[5] # Y1_s_preadr[0]) # !Y1_s_r1_b0[5] & Y1_s_r0_b0[5] & !Y1_s_preadr[0];


--Y1_s_reg_data_17[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[5]
--operation mode is normal

Y1_s_reg_data_17[5] = Y1_s_reg_data_17_c[5] & (Y1_tmod_0_5 # !Y1_s_preadr[0]) # !Y1_s_reg_data_17_c[5] & Y1_s_r1_b1[5] & Y1_s_preadr[0];


--Y1_s_reg_data_16[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16[5]
--operation mode is normal

Y1_s_reg_data_16[5] = Y1_s_reg_data_16_c[5] & (Y1_dph_5 # !Y1_s_preadr[0]) # !Y1_s_reg_data_16_c[5] & Y1_sp[5] & Y1_s_preadr[0];


--Y1_s_reg_data_20[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[5]
--operation mode is normal

Y1_s_reg_data_20[5] = Y1_s_reg_data_20_c[5] & (N1_s_countl1_5 # !Y1_s_preadr[1]) # !Y1_s_reg_data_20_c[5] & N1_s_countl0_5 & Y1_s_preadr[1];


--Y1_s_reg_data_19[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[5]
--operation mode is normal

Y1_s_reg_data_19[5] = Y1_s_reg_data_19_c[5] & (Y1_s_r1_b3[5] # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_c[5] & Y1_s_r0_b3[5] & Y1_s_preadr[3];


--Y1_N_2209_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2209_i
--operation mode is normal

Y1_N_2209_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_70_3_0_a3_0_a2;


--Y1_s_p3_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[5]
--operation mode is normal

Y1_s_p3_i[5]_lut_out = !p3_i[5];
Y1_s_p3_i[5] = DFFEA(Y1_s_p3_i[5]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p2_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[5]
--operation mode is normal

Y1_s_p2_i[5]_lut_out = !p2_i[5];
Y1_s_p2_i[5] = DFFEA(Y1_s_p2_i[5]_lut_out, L1__clk0, reset_n, , , , );


--Y1_scon_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_5
--operation mode is normal

Y1_scon_0_5_lut_out = Y1_s_data_15_0_1 & (Y1_scon_0_10_0[5] # Y1_un1_gprbit_1527_3) # !Y1_s_data_15_0_1 & Y1_scon_0_10_0[5] & !Y1_un1_gprbit_1527_3;
Y1_scon_0_5 = DFFEA(Y1_scon_0_5_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_buf_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_5
--operation mode is normal

M1_s_recv_buf_5_lut_out = M1_s_recv_sh[6] & (M1_s_recv_sh[5] # !M1_s_recv_state[1]) # !M1_s_recv_sh[6] & M1_s_recv_sh[5] & M1_s_recv_state[1];
M1_s_recv_buf_5 = DFFEA(M1_s_recv_buf_5_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--DB1_q_a[5] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[5]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[5]_PORT_A_data_in = Y1_s_data_15_0_1;
DB1_q_a[5]_PORT_A_data_in_reg = DFFE(DB1_q_a[5]_PORT_A_data_in, DB1_q_a[5]_clock_0, , , DB1_q_a[5]_clock_enable_0);
DB1_q_a[5]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[5]_PORT_A_address_reg = DFFE(DB1_q_a[5]_PORT_A_address, DB1_q_a[5]_clock_0, , , DB1_q_a[5]_clock_enable_0);
DB1_q_a[5]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[5]_PORT_B_address_reg = DFFE(DB1_q_a[5]_PORT_B_address, DB1_q_a[5]_clock_0, , , DB1_q_a[5]_clock_enable_0);
DB1_q_a[5]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[5]_PORT_A_write_enable_reg = DFFE(DB1_q_a[5]_PORT_A_write_enable, DB1_q_a[5]_clock_0, , , DB1_q_a[5]_clock_enable_0);
DB1_q_a[5]_clock_0 = L1__clk0;
DB1_q_a[5]_clock_enable_0 = reset_n;
DB1_q_a[5]_PORT_A_data_out = MEMORY(DB1_q_a[5]_PORT_A_data_in_reg, , DB1_q_a[5]_PORT_A_address_reg, DB1_q_a[5]_PORT_B_address_reg, DB1_q_a[5]_PORT_A_write_enable_reg, , , , DB1_q_a[5]_clock_0, , DB1_q_a[5]_clock_enable_0, , , );
DB1_q_a[5] = DB1_q_a[5]_PORT_A_data_out[0];


--Y1_s_reg_data_35_15_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[5]
--operation mode is normal

Y1_s_reg_data_35_15_0[5] = Y1_s_reg_data_35_15_0_c[5] & (Y1_s_reg_data_35_13_0[5] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_15_0_c[5] & Y1_s_preadr[3] & Y1_s_reg_data_35_6_0[5];


--Y1_un1_gprbit_1527_23_i_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_23_i_2_a
--operation mode is normal

Y1_un1_gprbit_1527_23_i_2_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1527_37_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_37_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_37_i_i_a2_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_34_i_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_34_i_i_a2_1
--operation mode is normal

Y1_un1_gprbit_1527_34_i_i_a2_1 = Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_24_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2_a = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_24_i_i_a2_0;


--Y1_un1_gprbit_1527_28_i_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_28_i_i_a2_1
--operation mode is normal

Y1_un1_gprbit_1527_28_i_i_a2_1 = Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2;


--X1_un4987_s_instr_category_0_a2_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4987_s_instr_category_0_a2_1_1_a
--operation mode is normal

X1_un4987_s_instr_category_0_a2_1_1_a = Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_un3214_s_instr_category_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un3214_s_instr_category_0_a3_a
--operation mode is normal

X1_un3214_s_instr_category_0_a3_a = Y1_s_ir_3 & !E1_prog_data_o_3 & Y1_state_o_3 # !Y1_s_ir_3 & (!Y1_state_o_3 # !E1_prog_data_o_3);


--Y1_un1_s_reti_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti_0
--operation mode is normal

Y1_un1_s_reti_0 = Y1_un1_s_reti_0_a & Y1_command_o_1 & Y1_command_o_5 & Y1_command_o_4;


--Y1_ie_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie_4
--operation mode is normal

Y1_ie_4_lut_out = Y1_p0_8_i_m4[4];
Y1_ie_4 = DFFEA(Y1_ie_4_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_91_0_a3, , );


--Y1_p0_8_i_m4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[4]
--operation mode is normal

Y1_p0_8_i_m4[4] = Y1_s_data_15_0_0 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_15_0_0 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip_4
--operation mode is normal

Y1_ip_4 = DFFEA(Y1_p0_8_i_m4[4], L1__clk0, reset_n, , Y1_N_3242_i, , );


--Y1_scon_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1
--operation mode is normal

Y1_scon_0_1_lut_out = Y1_s_data_14_0_1 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[1]) # !Y1_s_data_14_0_1 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[1];
Y1_scon_0_1 = DFFEA(Y1_scon_0_1_lut_out, L1__clk0, reset_n, , , , );


--Y1_scon_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_0
--operation mode is normal

Y1_scon_0_0_lut_out = Y1_s_data_14_0_0 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[0]) # !Y1_s_data_14_0_0 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[0];
Y1_scon_0_0 = DFFEA(Y1_scon_0_0_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_state_i_226_i_0_o3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_226_i_0_o3
--operation mode is normal

X1_un1_state_i_226_i_0_o3 = Y1_ie_3 & !Y1_tcon_0_7 & (!Y1_tcon_0_3 # !Y1_ie_2) # !Y1_ie_3 & (!Y1_tcon_0_3 # !Y1_ie_2);


--X1_help_en_o_1_iv_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a[2]
--operation mode is normal

X1_help_en_o_1_iv_0_a[2] = Y1_command_o_3 & X1_N_2433_i_i & X1_N_2442_i_i_o2 & !X1_un4_s_intblock_0;


--X1_un1_un1488_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category
--operation mode is normal

X1_un1_un1488_s_instr_category = !X1_un1_state_i_24_i_a2_i_a2_0 & (!X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1_command_o_3);


--Y1_un1_gprbit_1527_111_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_111_0_a2 = !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_41_0_a4 & !Y1_un1_gprbit_1527_111_0_a2_a & Y1_un3_s_ieip_0_a4;


--X1_help_en_o_1_iv_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_1_a[0]
--operation mode is normal

X1_help_en_o_1_iv_0_1_a[0] = !Y1_command_o_6 & !Y1_command_o_7 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un14433_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un14433_s_instr_category_0_a3
--operation mode is normal

X1_un14433_s_instr_category_0_a3 = !Y1_command_o_2 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4];


--X1_help_en_o_1_iv_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_a[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2_a[0] = !X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3];


--X1_help_en_o_1_iv_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_2[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2_2[0] = Y1_state_o_2 & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_un1_state_i_52_0_a2_1_0_0_0 & X1_un4_s_intblock_0_0;


--X1_help_en_o_1_iv_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_3[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2_3[0] = Y1_state_o_2 & X1_un4685_s_instr_category_0_a2 & X1_un4_s_intblock_0_0;


--X1_help_en_o_1_iv_0_a2_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_6[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2_6[0] = Y1_state_o_2 & X1_help_en_o_1_iv_0_a2_6_0[0] & X1_adrx_mux_o_0_a2_0_a3_1_i[1] & X1_un4_s_intblock_0_0;


--X1_help_en_o_1_iv_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_a[0]
--operation mode is normal

X1_help_en_o_1_iv_0_o2_a[0] = Y1_state_o_2 & !X1_un1_state_i_39_0_0_o2_0_o2 & X1_un8929_s_instr_category_0_a3_1 & X1_un4_s_intblock_0_0;


--X1_help_en_o_1_iv_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_1_a[1]
--operation mode is normal

X1_help_en_o_1_iv_1_a[1] = Y1_state_o_2 & !Y1_command_o_6 & X1_un1_un15_s_instr_category_2_0_a4_3 & X1_un4_s_intblock_0_0;


--X1_s_pc_inc_en_46_m_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_46_m_0[0]
--operation mode is normal

X1_s_pc_inc_en_46_m_0[0] = !Y1_state_o_0 & Y1_state_o_i_0 & X1_un4_s_intblock_0_0 & X1_un1_state_i_19_0_a2_2;


--X1_pc_inc_en_o_2_iv_10_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_10_a[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_10_a[0] = Y1_state_o_1 & !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] & !X1_s_pc_inc_en_46_m_0[0] # !Y1_state_o_1 & (X1_s_pc_inc_en_46_m_0[0] # !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1]);


--X1_un1_s_intblock_102_i_a3_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_0_2
--operation mode is normal

X1_un1_s_intblock_102_i_a3_0_2 = X1_un1_s_intblock_102_i_a3_0_1 & (!Y1_state_o_2 & !X1_un1_s_intblock_102_i_o3_0 # !X1_un1_s_intblock_102_i_o2_2_6);


--X1_un100_s_intblock_m_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_1
--operation mode is normal

X1_un100_s_intblock_m_1 = !X1_un100_s_intblock & X1_un4_s_intblock_0_0 & (X1_un1_state_i_20_0_a2_0_a2_0 # !X1_un100_s_intblock_m_1_a);


--X1_pc_inc_en_o_2_iv_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_6[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_6[0] = X1_pc_inc_en_o_2_iv_3[0] & (!X1_un1_state_i_50_0_0_a2 # !X1_s_pc_inc_en_28_m_0[0]);


--X1_pc_inc_en_o_2_iv_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_7[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_7[0] = X1_pc_inc_en_o_2_iv_4[0] & X1_pc_inc_en_o_2_iv_2[0] & (!X1_state_i_m_4_1_0 # !X1_data_mux_o_1_iv_0_a2_10[3]);


--X1_s_pc_inc_en_38_m_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_38_m_2[0]
--operation mode is normal

X1_s_pc_inc_en_38_m_2[0] = !Y1_state_o_0 & X1_un4_s_intblock_0_0 & !X1_s_pc_inc_en_38_m_2_a[0] & X1_N_2438_i_i_o2;


--X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_5_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_5_a[1] = Y1_state_o_1 & Y1_command_o_4 & !Y1_command_o_7 & !Y1_command_o_2;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1] = !Y1_command_o_2 & !Y1_command_o_0 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1];


--X1_pc_inc_en_o_1_iv_i_i_a2_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_7[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_7[1] = !X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] & (!X1_un131_state_0_a2_5 # !X1_un131_state_0_a2_4_2 # !U1_result_a_o_iv_0_0_5);


--X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_0[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_0[1] = !X1_un1_state_i_20_0_a2_0_a2_0 & (X1_un145_state_0_a2 # !X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] # !X1_N_2380_i_i_o2);


--X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_a[1] = !X1_data_mux_o_1_iv_0_a2_8[3] & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2;


--X1_pc_inc_en_o_1_iv_i_i_m2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_m2_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_m2_a[1] = !Y1_bit_data_o_u # !X1_un1_state_i_19_0_a2_2 # !X1_un4_s_intblock_0_0 # !Y1_state_o_1;


--X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_1_1[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_1_1[1] = X1_un4_s_intblock_0_0 & X1_un1_state_i_19_0_a2_2 & Y1_bit_data_o_u;


--Y1_un1_gprbit_1528_23_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_23_0_a
--operation mode is normal

Y1_un1_gprbit_1528_23_0_a = X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un51_pc_comb_add8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add8
--operation mode is arithmetic

Y1_un51_pc_comb_add8_carry_eqn = Y1_un51_pc_comb_carry_7;
Y1_un51_pc_comb_add8 = Y1_un4_pc_plus1_combout[8] $ !Y1_un51_pc_comb_add8_carry_eqn;

--Y1_un51_pc_comb_carry_8 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_8
--operation mode is arithmetic

Y1_un51_pc_comb_carry_8 = CARRY(Y1_un4_pc_plus1_combout[8] & !Y1_un51_pc_comb_carry_7);


--Y1_un33_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add7
--operation mode is arithmetic

Y1_un33_pc_comb_add7_carry_eqn = Y1_un33_pc_comb_carry_6;
Y1_un33_pc_comb_add7 = Y1_dpl[7] $ Y1_acc_7 $ Y1_un33_pc_comb_add7_carry_eqn;

--Y1_un33_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_7
--operation mode is arithmetic

Y1_un33_pc_comb_carry_7 = CARRY(Y1_dpl[7] & !Y1_acc_7 & !Y1_un33_pc_comb_carry_6 # !Y1_dpl[7] & (!Y1_un33_pc_comb_carry_6 # !Y1_acc_7));


--X1_alu_cmd_o_2_iv_i_o2_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_o2_7_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_o2_7_0[1] = Y1_command_o_2 & !Y1_command_o_6 & X1_un1_s_instr_category_7_i_a6_0_1 & !X1_alu_cmd_o_2_iv_i_o2_7_0_a[1];


--X1_alu_cmd_o_2_iv_0_a2_10_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a2_10_a[4]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a2_10_a[4] = !Y1_state_o_2 & !X1_un1_un2025_s_instr_category_0_a2_1_0_a2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2442_i_i_o2;


--X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_4_c_0_a[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_4_c_0_a[3] = Y1_command_o_6 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]) # !Y1_command_o_6 & !X1_N_2386_i_i_o2 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]);


--X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_1_3_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_1_3_a[2] = Y1_state_o_2 & (Y1_command_o_2 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_un7186_s_instr_category_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7186_s_instr_category_i_i_a3
--operation mode is normal

X1_un7186_s_instr_category_i_i_a3 = Y1_command_o_3 & Y1_command_o_6 & X1_un7186_s_instr_category_i_i_a3_1;


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_1_a = !X1_un109_s_instr_category_0_a2_1_a3 & (X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]) # !Y1_state_o_2;


--X1_alu_cmd_o_2_iv_i_i_a2_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_1_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_1_a[2] = !X1_un109_s_instr_category_0_a2_1_a3 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_17_1[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] = X1_un7186_s_instr_category_i_i_a3_1_s & X1_un7558_s_instr_category_0_a2_0_a2_s & X1_un2429_s_instr_category_0_i2_0_a2_i_o2;


--X1_alu_cmd_o_2_iv_i_i_a2_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_6_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_6_a[2] = X1_un1_un781_s_instr_category_1_0_a6_0_4 & !X1_N_2397_i_i_o2 & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]) # !X1_un1_un781_s_instr_category_1_0_a6_0_4 & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]);


--X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_2_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_2_a[2] = X1_alu_cmd_o_2_iv_0_a2_12_1[4] & !X1_N_2446_i_i_o2 # !X1_alu_cmd_o_2_iv_0_a2_12_1[4] & X1_N_2446_i_i_o2 & !X1_un1_un13418_s_instr_category_i_o2_0_m2 & X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_2_iv_i_i_1_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_1_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_1_a[2] = !X1_un7939_s_instr_category_0_a3 & (!X1_N_2438_i_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_0_Z[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_Z[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_0_Z[2] = !X1_alu_cmd_o_2_iv_i_i_0_a[2] # !X1_N_2446_i_i_o2 # !Y1_state_o_1;


--X1_alu_cmd_o_2_iv_0_o4_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_1[5] = !X1_alu_cmd_o_2_iv_0_a3_0[5] & (!X1_alu_cmd_o_2_iv_0_a3_4_1[5] # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !Y1_command_o_0);


--X1_alu_cmd_o_2_iv_0_o2_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_0[5] = X1_alu_cmd_o_2_iv_0_a3_0_1[5] & (Y1_state_o_i_0 & !Y1_command_o_7 # !X1_alu_cmd_o_2_iv_0_o2_3_0_a[5]);


--X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0tt_5_m3_0_a2_0
--operation mode is normal

X1_alu_cmd_o_2_iv_0tt_5_m3_0_a2_0 = X1_alu_cmd_o_2_iv_0_o4_0_0[5] & (X1_un611_s_instr_category_2_0_a2_0_0_a2_i # X1_N_2399_i_i_o2 # !X1_alu_cmd_o_2_iv_0_a3_5_1[5]);


--X1_alu_cmd_o_2_iv_0_o4_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_6[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_6[5] = X1_alu_cmd_o_2_iv_0_o4_3[5] & (!X1_alu_cmd_o_2_iv_0_a3_1_0[5] & !X1_alu_cmd_o_2_iv_0_a3_6_1[5] # !Y1_un1_command_o_4_2_0);


--X1_alu_cmd_o_2_iv_0_a4_1_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_1_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_1_1[5] = !X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] & (X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & !X1_N_2399_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_o2_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_4[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_4[1] = !Y1_b42 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_8_0[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_8_0[1] = !X1_alu_cmd_o_2_iv_i_o2_7_0[1] & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2);


--X1_alu_cmd_o_2_iv_i_i_o2_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_3[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_3[1] = Y1_state_o_1 & X1_alu_cmd_o_2_iv_i_i_o2_5[1] & (X1_alu_cmd_o_2_iv_i_i_o2_6[1] # !X1_un1_un781_s_instr_category_1_0_a6_0_4) # !Y1_state_o_1 & (X1_alu_cmd_o_2_iv_i_i_o2_6[1] # !X1_un1_un781_s_instr_category_1_0_a6_0_4);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_2[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_2[1] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] & (X1_un4_s_intblock_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] # !Y1_state_o_1);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_4_a[1] = X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] & X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] & !X1_alu_cmd_o_2_iv_0_a2_10[4] # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_12_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_12_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_12_a[0] = X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 & X1_un1_un781_s_instr_category_1_0_a2_2_0 & !X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_un1_un1251_s_instr_category;


--X1_state_i_m_13_d[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_13_d[2]
--operation mode is normal

X1_state_i_m_13_d[2] = Y1_state_o_2 & X1_un4_s_intblock_0_0 & (!X1_un1_state_i_24_i_a2_i # !X1_state_i_m_13_d_a[2]);


--X1_alu_cmd_o_3_iv_10_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_10_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_10_a[0] = Y1_state_o_3 & !E1_prog_data_o_4 # !Y1_state_o_3 & !Y1_s_ir_4 # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--X1_alu_cmd_o_3_iv_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_7[0] = !X1_un1_s_intblock_47 & X1_alu_cmd_o_3_iv_7_a[0] & (X1_un4_s_intblock_0 # !X1_un1_s_intblock_75_i_i2_i_a2);


--X1_alu_cmd_o_3_iv_8_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_8_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_8_a[0] = !X1_un52_s_instr_category_0_a3 & !X1_un88_s_instr_category_0_a2_0_a3 # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_1[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_1[0] = X1_un4_s_intblock_0 # !X1_un14433_s_instr_category_0_a3 & !X1_alu_cmd_o_3_iv_1_a[0] # !Y1_state_o_1;


--X1_alu_cmd_o_3_iv_6_0_a2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6_0_a2[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_6_0_a2[0] = !X1_un4_s_intblock_0 & (X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] # Y1_state_o_2 & !X1_alu_cmd_o_3_iv_6_0_a2_a[0]);


--X1_alu_cmd_o_3_iv_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_6[0] = X1_alu_cmd_o_3_iv_2[0] & (X1_un4_s_intblock_0 # !X1_un11741_s_instr_category_0_a3 # !Y1_state_o_2);


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0tt_m1_e = Y1_state_o_2 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_state_i_227_0_0_a3_1_0 & !X1_un4_s_intblock_0;


--X1_alu_cmd_o_3_iv_i_o2_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_8[3] = X1_alu_cmd_o_3_iv_i_o2_8_a[3] & (X1_un1_un13418_s_instr_category_i_o2_0_m2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2);


--X1_alu_cmd_o_3_iv_i_o2_7_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_7_0[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_7_0[3] = Y1_state_o_1 & Y1_command_o_0 & !X1_un4_s_intblock_0 & X1_alu_cmd_o_3_iv_i_o2_7_0_a[3];


--X1_un1_un145_state_m_1_0_a2_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un145_state_m_1_0_a2_2_0_a2
--operation mode is normal

X1_un1_un145_state_m_1_0_a2_2_0_a2 = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_10_0[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_10_0[3] = !X1_un1_s_intblock_75_i_i2_i_a2 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1];


--X1_alu_cmd_o_3_iv_i_o2_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_2[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_2[3] = !X1_alu_cmd_o_3_iv_i_o2_7_0[3] & (!X1_N_2386_i_i_o2 & !X1_un7186_s_instr_category_i_i_a3_1 # !X1_un1_state_i_133_0_a2_0_a2_1);


--X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_c_1_a[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_c_1_a[3] = !X1_alu_cmd_o_3_iv_i_o2_8[3] # !X1_un1_un1251_s_instr_category;


--X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i_0_m3_e_a = !X1_un7747_s_instr_category_i_i_a3 & !X1_un11741_s_instr_category_0_a3 & X1_alu_cmd_o_3_iv_i_a2_1_10_0[3];


--X1_un1_state_i_24_i_a2_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_24_i_a2_i
--operation mode is normal

X1_un1_state_i_24_i_a2_i = !X1_un1_state_i_24_i_a2_i_a2_0 & (Y1_command_o_6 # X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2386_i_i_o2);


--X1_alu_cmd_o_3_iv_i_a2_1_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_3[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_3[3] = X1_alu_cmd_o_3_iv_i_a2_1_1[3] & (!Y1_command_o_3 & !X1_N_2435_i_i_o2 # !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4]);


--X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2 = !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & !X1_un11741_s_instr_category_0_a3 & !X1_un11060_s_instr_category_0_a3 & X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a;


--X1_alu_cmd_o_3_iv_i_a2_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_3[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_3[3] = !X1_bdata_mux_o_1_iv_0_0_a2_1_1_0 & (!X1_un4_s_intblock_0_0 # !X1_un1_un145_state_m_1_0_a2_2_0_a2 # !Y1_state_o_2);


--U1_opb_o_iv_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_a[0]
--operation mode is normal

U1_opb_o_iv_0_a2_a[0] = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (X1_alu_cmd_o_3_iv_0 & E1_prog_data_o_0 # !X1_alu_cmd_o_3_iv_0 & Y1_s_reg_data_u_0);


--U1_opb_o_iv_0_a2_0_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_iv_0_a2_0_1[0]
--operation mode is normal

U1_opb_o_iv_0_a2_0_1[0] = E1_prog_data_o_0 & !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_2_iv_i_i_0);


--U1_opa_o_1_0_a2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_0_a[0]
--operation mode is normal

U1_opa_o_1_0_a2_0_a[0] = Y1_s_reg_data_u_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_0_0;


--U1_opa_o_1_0_a2_c_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_c_a[0]
--operation mode is normal

U1_opa_o_1_0_a2_c_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_0_0 & X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0);


--U1_addsub_cy_o_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0_a2_0_0
--operation mode is normal

U1_addsub_cy_o_0_a2_0_0 = Y1_psw_o_7 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_0);


--U1_addsub_cy_o_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|addsub_cy_o_0_a
--operation mode is normal

U1_addsub_cy_o_0_a = U1_cy_o_0_iv_0_a2_8[0] & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_alu_cmd_o_1_3_0__romlut_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_1
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_1 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & (!X1_alu_cmd_o_3_iv_0 # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0);


--U1_alu_cmd_o_1_3_0__romlut_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_3
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_3 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # X1_alu_cmd_o_3_iv_0);


--U1_alu_cmd_o_1_3_0__romlut_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|alu_cmd_o_1_3_0__romlut_5
--operation mode is normal

U1_alu_cmd_o_1_3_0__romlut_5 = X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_b_o_1_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2[0]
--operation mode is normal

U1_op_b_o_1_0_o2[0] = U1_op_b_o_1_0_o2_0_2[0] & !U1_op_b_o_1_0_a2_1[0] & (U1_op_b_o_1_0_o2_a[0] # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1_op_b_o_1_0_o2_0[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0[0] = U1_op_b_o_1_0_o2_0_1[0] & (X1_alu_cmd_o_2_iv_0_0 # !U1_op_b_o_1_0_o2_0_a[0] # !X1_alu_cmd_o_2_iv_0_5_m6_i);


--U1_op_a_o_iv_0_0_o2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3[0]
--operation mode is normal

U1_op_a_o_iv_0_0_o2_3[0] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (U1_op_a_o_iv_0_0_o2_3_a[0] # X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i) # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (!X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !U1_op_a_o_iv_0_0_o2_3_a[0]) # !X1_alu_cmd_o_2_iv_0_5_m6_i;


--U1_op_a_o_iv_0_0_0_m5_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0_m5_a
--operation mode is normal

U1_op_a_o_iv_0_0_0_m5_a = Y1_acc_0 & (E1_prog_data_o_0 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_0 & E1_prog_data_o_0 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[7]
--operation mode is normal

U1_op_a_o_iv_0_0_a[7] = Y1_acc_7 & (E1_prog_data_o_7 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_7 & E1_prog_data_o_7 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_0
--operation mode is normal

U1_op_a_o_iv_0_0_0 = U1_op_a_o_iv_0_0_a2_0_0[1] & (U1_op_a_o_iv_0_0_o2_0_0_m9_i # !Y1_acc_1);


--U1_op_b_o_1_0_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_6
--operation mode is normal

U1_op_b_o_1_0_6 = E1_prog_data_o_7 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_7) # !E1_prog_data_o_7 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_7);


--T1_I_7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_7
--operation mode is arithmetic

T1_I_7 = U1_op_a_o_iv_0_0_5 $ !U1_op_b_o_1_0_5;

--T1_lt_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_6
--operation mode is arithmetic

T1_lt_6 = CARRY(U1_op_a_o_iv_0_0_5 & (!T1_lt_5 # !U1_op_b_o_1_0_5) # !U1_op_a_o_iv_0_0_5 & !U1_op_b_o_1_0_5 & !T1_lt_5);


--T1_I_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_5
--operation mode is arithmetic

T1_I_5 = U1_op_a_o_iv_0_0_3 $ !U1_op_b_o_1_0_3;

--T1_lt_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_4
--operation mode is arithmetic

T1_lt_4 = CARRY(U1_op_a_o_iv_0_0_3 & (!T1_lt_3 # !U1_op_b_o_1_0_3) # !U1_op_a_o_iv_0_0_3 & !U1_op_b_o_1_0_3 & !T1_lt_3);


--T1_I_6 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_6
--operation mode is arithmetic

T1_I_6 = U1_op_a_o_iv_0_0_4 $ !U1_op_b_o_1_0_4;

--T1_lt_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_5
--operation mode is arithmetic

T1_lt_5 = CARRY(U1_op_a_o_iv_0_0_4 & U1_op_b_o_1_0_4 & !T1_lt_4 # !U1_op_a_o_iv_0_0_4 & (U1_op_b_o_1_0_4 # !T1_lt_4));


--T1_lt3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt3
--operation mode is normal

T1_lt3 = T1_I_1 & T1_I_2 & T1_I_3 & T1_I_4;


--X1_un1_un9339_s_instr_category_2_0_a12_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_1_1_a
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_1_1_a = !Y1_command_o_2 & (Y1_state_o_3 & !E1_prog_data_o_6 # !Y1_state_o_3 & !Y1_s_ir_6);


--X1_un1_un9339_s_instr_category_2_0_a12_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_0_a
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_0_a = !Y1_command_o_4 & Y1_command_o_6 # !Y1_command_o_0;


--X1_un1_un9339_s_instr_category_2_0_o2_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_o2_3_a
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_o2_3_a = X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 & !X1_un1_un294_s_instr_category_1_0_a2_1_1 & (!X1_un1_un9339_s_instr_category_2_0_a12_6_0 # !Y1_command_o_0) # !X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 & (!X1_un1_un9339_s_instr_category_2_0_a12_6_0 # !Y1_command_o_0);


--X1_un1_un161_s_instr_category_1_0_2_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un161_s_instr_category_1_0_2_0_a2_a
--operation mode is normal

X1_un1_un161_s_instr_category_1_0_2_0_a2_a = !Y1_command_o_3 & (Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0);


--Y1_N_2964_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2964_i
--operation mode is normal

Y1_N_2964_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_un1_gprbit_1528_38_3_i_i_a2;


--Y1_tcon_0_5_Z[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[5]
--operation mode is normal

Y1_s_tf0_h2_0__Z_qfbk = Y1_s_tf0_h2_0__Z;
Y1_tcon_0_5_Z[5] = !Y1_tcon_0_5 & (Y1_s_tf0_h2_0__Z_qfbk # !Y1_s_tf0_h1[0]);

--Y1_s_tf0_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h2_0__Z
--operation mode is normal

Y1_s_tf0_h2_0__Z_sload_eqn = Y1_s_tf0_h1[0];
Y1_s_tf0_h2_0__Z = DFFEA(Y1_s_tf0_h2_0__Z_sload_eqn, L1__clk0, reset_n, , , , );


--Y1_tcon_0_13_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[5]
--operation mode is normal

Y1_tcon_0_13_0_a[5] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1528_68_s;


--Y1_un1_gprbit_1527_71_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_71_i
--operation mode is normal

Y1_un1_gprbit_1527_71_i = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_55_i_o3_i_a2 & Y1_un1_gprbit_1527_52_i_o3;


--Y1_tcon_0_13_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[7]
--operation mode is normal

Y1_tcon_0_13_a[7] = Y1_G_368 & !Y1_s_bdata_12_0 # !Y1_G_368 & !Y1_tcon_0_7 & !Y1_s_tf1_edge_0;


--Y1_N_3235_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3235_i
--operation mode is normal

Y1_N_3235_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_N_3445_i_0_a2;


--Y1_un1_gprbit_1527_105_i_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_105_i_i_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_105_i_i_a2_a = !Y1_s_adr_2_iv_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0);


--Y1_tcon_0_5_Z[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_5_Z[1]
--operation mode is normal

Y1_s_int0_h3_i_0__Z_qfbk = Y1_s_int0_h3_i_0__Z;
Y1_tcon_0_5_Z[1] = !Y1_tcon_0_1 & (Y1_tcon_0[0] & Y1_s_int0_h3_i_0__Z_qfbk # !Y1_s_int0_h2_i_0[0]);

--Y1_s_int0_h3_i_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h3_i_0__Z
--operation mode is normal

Y1_s_int0_h3_i_0__Z_sload_eqn = Y1_s_int0_h2_i_0[0];
Y1_s_int0_h3_i_0__Z = DFFEA(Y1_s_int0_h3_i_0__Z_sload_eqn, L1__clk0, reset_n, , , , );


--Y1_G_362 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362
--operation mode is normal

Y1_G_362 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_1_iv_7[3] & Y1_G_362_a & Y1_un1_gprbit_1528_68_s;


--T1_result_o_5_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[5]
--operation mode is normal

T1_result_o_5_a[5] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_4
--operation mode is normal

U1_op_b_o_1_0_4 = E1_prog_data_o_5 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_5) # !E1_prog_data_o_5 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_5);


--U1_op_a_o_iv_0_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_5
--operation mode is normal

U1_op_a_o_iv_0_0_5 = !U1_op_a_o_iv_0_0_a[6] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_6);


--U1_cy_o_0_iv_0_a2_8[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|cy_o_0_iv_0_a2_8[0]
--operation mode is normal

U1_cy_o_0_iv_0_a2_8[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_0_2_0;


--W1_v_result_2_bnc2_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_ovcy:gen_greater_four_gen_addsub_gen_addsub_5_gen_last_addsub_i_addsub_ovcy|v_result_2_bnc2_a
--operation mode is normal

W1_v_result_2_bnc2_a = U1_addsub_o_1_rom_x & !V1_un3_v_result_carry_4 # !U1_addsub_o_1_rom_x & V1_v_result_2_carry_4;


--U1_op_a_o_iv_0_0_a[4] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[4]
--operation mode is normal

U1_op_a_o_iv_0_0_a[4] = Y1_acc_4 & (E1_prog_data_o_4 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_4 & E1_prog_data_o_4 & !U1_op_a_o_iv_0_0_o2[0];


--U1_op_a_o_iv_0_0_a[5] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[5]
--operation mode is normal

U1_op_a_o_iv_0_0_a[5] = E1_prog_data_o_5 & (Y1_acc_5 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i # !U1_op_a_o_iv_0_0_o2[0]) # !E1_prog_data_o_5 & Y1_acc_5 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i;


--U1_op_a_o_iv_0_0_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[3]
--operation mode is normal

U1_op_a_o_iv_0_0_a[3] = Y1_acc_3 & (E1_prog_data_o_3 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_3 & E1_prog_data_o_3 & !U1_op_a_o_iv_0_0_o2[0];


--U1_opb_o_0_iv_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0
--operation mode is normal

U1_opb_o_0_iv_0_0 = E1_prog_data_o_3 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_3) # !E1_prog_data_o_3 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_3);


--U1_opa_o_1_0_a2_1_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_3
--operation mode is normal

U1_opa_o_1_0_a2_1_3 = U1_opa_o_1_0_a2_1_a[3] & (!U1_opa_o_1_0_a2_1[0] & U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_3);


--T1_result_o_5_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[3]
--operation mode is normal

T1_result_o_5_a[3] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_2
--operation mode is normal

U1_op_b_o_1_0_2 = E1_prog_data_o_3 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_3) # !E1_prog_data_o_3 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_3);


--U1_op_a_o_iv_0_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_1
--operation mode is normal

U1_op_a_o_iv_0_0_1 = !U1_op_a_o_iv_0_0_a[2] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_2);


--T1_result_o_5_a[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[6]
--operation mode is normal

T1_result_o_5_a[6] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_5
--operation mode is normal

U1_op_b_o_1_0_5 = E1_prog_data_o_6 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_6) # !E1_prog_data_o_6 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_6);


--T1_result_o_5[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5[1]
--operation mode is normal

T1_result_o_5[1] = U1_op_a_o_iv_0_0_0 & (T1_result_o_5_a[1] & !U1_op_b_o_1_0_0 # !T1_result_o_5_a[1] & !U1_alu_cmd_o_1_3_0__rom_0) # !U1_op_a_o_iv_0_0_0 & (T1_result_o_5_a[1] $ (U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_b_o_1_0_0));


--Y1_psw_31_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[6]
--operation mode is normal

Y1_psw_31_1[6] = Y1_psw_31_2[7] & Y1_psw_31_3[2] & (X1_regs_wr_en_o_2_iv_0 # !Y1_gprbit_1529_0_a2_0);


--Y1_psw_o_i_m_c_d_0_s[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c_d_0_s[6]
--operation mode is normal

Y1_psw_o_i_m_c_d_0_s[6] = Y1_psw_o_6 # Y1_psw_31_2[2] & (Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_c_s);


--Y1_psw_o_i_m_0_2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2[6]
--operation mode is normal

Y1_psw_o_i_m_0_2[6] = !Y1_psw_31_0_iv_1_6_m4_e & Y1_psw_o_i_m_0_2_a[6] & (Y1_s_data_15_0_2 # !Y1_un1_gprbit_1527_27_0_a2);


--U1_opb_o_0_iv_0_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opb_o_0_iv_0_0_0
--operation mode is normal

U1_opb_o_0_iv_0_0_0 = E1_prog_data_o_1 & U1_opb_o_0_iv_0_o2_0 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_1) # !E1_prog_data_o_1 & (!U1_opb_o_0_iv_0_a2_3_0 # !Y1_s_reg_data_u_1);


--U1_opa_o_1_0_a2_1_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_0
--operation mode is normal

U1_opa_o_1_0_a2_1_1_0 = U1_opa_o_1_0_a2_1_1_a[1] & (!U1_opa_o_1_0_a2_1[0] & U1_opa_o_1_0_o2_s_0_0 # !Y1_acc_1);


--V1_v_result_2_carry_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_carry_1
--operation mode is arithmetic

V1_v_result_2_carry_1 = CARRY(U1_opb_o_iv_0_0 & U1_opa_o_1_0_a2_3_0 & !V1_v_result_2_add1_start_cout # !U1_opb_o_iv_0_0 & (U1_opa_o_1_0_a2_3_0 # !V1_v_result_2_add1_start_cout));


--U1_opa_o_1_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1[0]
--operation mode is normal

U1_opa_o_1_0_a2_1[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !U1_ov_o_iv_0_o2_0;


--U1_opa_o_1_0_a2_1_1_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[2]
--operation mode is normal

U1_opa_o_1_0_a2_1_1_a[2] = !U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_2;


--T1_result_o_5_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[2]
--operation mode is normal

T1_result_o_5_a[2] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_1
--operation mode is normal

U1_op_b_o_1_0_1 = E1_prog_data_o_2 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_2) # !E1_prog_data_o_2 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_2);


--T1_result_o_5_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[7]
--operation mode is normal

T1_result_o_5_a[7] = U1_alu_cmd_o_1_3_0__rom_1_x & !U1_alu_cmd_o_1_3_0__rom & !U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--T1_result_o_6_a[7] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_6_a[7]
--operation mode is normal

T1_result_o_6_a[7] = Y1_psw_o_7 & !U1_op_a_o_iv_0_0_5 & T1_result_o_sn_m6 # !Y1_psw_o_7 & (!T1_result_o_sn_m6 # !U1_op_a_o_iv_0_0_5);


--Y1_un1_s_adr_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_9
--operation mode is normal

Y1_un1_s_adr_9 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_41_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_41_0_a2 = X1_regs_wr_en_o_3_iv_0 & Y1_un1_gprbit_1527_41_0_a4 & Y1_un3_s_ieip_0_a4 & Y1_un1_s_adr_9_1;


--Y1_s_int1_h2_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h2_i_0[0]
--operation mode is normal

Y1_s_int1_h2_i_0[0]_lut_out = Y1_s_int1_h1_i_0[0];
Y1_s_int1_h2_i_0[0] = DFFEA(Y1_s_int1_h2_i_0[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_tcon_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0[2]
--operation mode is normal

Y1_tcon_0[2]_lut_out = Y1_s_data_14_0_2 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[2]) # !Y1_s_data_14_0_2 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[2];
Y1_tcon_0[2] = DFFEA(Y1_tcon_0[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_un1_s_adr_5_0_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_5_0_0_a3
--operation mode is normal

Y1_un1_s_adr_5_0_0_a3 = !Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--Y1_N_2963_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2963_i
--operation mode is normal

Y1_N_2963_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_un1_gprbit_1528_42_3_i;


--Y1_un1_gprbit_1527_52_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_52_i_a
--operation mode is normal

Y1_un1_gprbit_1527_52_i_a = Y1_s_adr_2_iv_2 $ Y1_s_adr_2_iv_0 # !Y1_s_adr_1_iv_0_0 # !Y1_s_adr_1_iv_i_0;


--X1_inthigh_en_o_0_iv_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|inthigh_en_o_0_iv_i_a2_0
--operation mode is normal

X1_inthigh_en_o_0_iv_i_a2_0 = Y1_state_o_1 & Y1_un1_s_reti & X1_un4_s_intblock_0_0;


--X1_intlow_en_o_0_iv_0_a3_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intlow_en_o_0_iv_0_a3_0_4
--operation mode is normal

X1_intlow_en_o_0_iv_0_a3_0_4 = Y1_command_o_5 & !Y1_command_o_7 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & X1_intlow_en_o_0_iv_0_a3_0_4_a;


--Y1_ie[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[6]
--operation mode is normal

Y1_ie[6]_lut_out = Y1_p0_8_i_m4[6];
Y1_ie[6] = DFFEA(Y1_ie[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_75_0_a3, , );


--Y1_s_bit_data_8_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_6_0_c
--operation mode is normal

Y1_s_bit_data_8_6_0_c = Y1_s_preadr[0] & (Y1_ie_3 # Y1_s_preadr[2]) # !Y1_s_preadr[0] & Y1_ie_2 & !Y1_s_preadr[2];


--Y1_ie[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ie[5]
--operation mode is normal

Y1_ie[5]_lut_out = Y1_p0_8_i_m4[5];
Y1_ie[5] = DFFEA(Y1_ie[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_58_0_a3, , );


--Y1_s_bit_data_8_3_0_i_m3_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_8_3_0_i_m3_c
--operation mode is normal

Y1_s_bit_data_8_3_0_i_m3_c = Y1_s_preadr[0] & (Y1_ie_1 # Y1_s_preadr[2]) # !Y1_s_preadr[0] & Y1_ie_0 & !Y1_s_preadr[2];


--Y1_s_bit_data_10_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_3_0_c
--operation mode is normal

Y1_s_bit_data_10_3_0_c = Y1_s_preadr[0] & (Y1_ip_1 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & Y1_ip_0 & !Y1_s_preadr[1];


--Y1_p0_8_i_m4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[6]
--operation mode is normal

Y1_p0_8_i_m4[6] = Y1_s_data_15_0_2 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_15_0_2 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[6]
--operation mode is normal

Y1_ip[6] = DFFEA(Y1_p0_8_i_m4[6], L1__clk0, reset_n, , Y1_N_3208_i, , );


--Y1_s_bit_data_10_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_10_6_0_c
--operation mode is normal

Y1_s_bit_data_10_6_0_c = Y1_s_preadr[0] & (Y1_ip[5] # Y1_s_preadr[1]) # !Y1_s_preadr[0] & Y1_ip_4 & !Y1_s_preadr[1];


--Y1_s_bit_data_5_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_6_0_c
--operation mode is normal

Y1_s_bit_data_5_6_0_c = Y1_s_preadr[1] & (Y1_scon_0_6 # Y1_s_preadr[0]) # !Y1_s_preadr[1] & Y1_scon_0_4 & !Y1_s_preadr[0];


--Y1_scon_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_3
--operation mode is normal

Y1_scon_0_3_lut_out = Y1_s_data_14_0_3 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[3]) # !Y1_s_data_14_0_3 & !Y1_scon_0_10_a[3] & !Y1_un1_gprbit_1527_3;
Y1_scon_0_3 = DFFEA(Y1_scon_0_3_lut_out, L1__clk0, reset_n, , , , );


--Y1_scon_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0[2]
--operation mode is normal

Y1_scon_0[2]_lut_out = Y1_s_data_14_0_2 & (Y1_un1_gprbit_1527_3 # !Y1_scon_0_10_a[2]) # !Y1_s_data_14_0_2 & !Y1_un1_gprbit_1527_3 & !Y1_scon_0_10_a[2];
Y1_scon_0[2] = DFFEA(Y1_scon_0[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_5_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_5_3_0_c
--operation mode is normal

Y1_s_bit_data_5_3_0_c = Y1_s_preadr[0] & (Y1_scon_0_1 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & Y1_scon_0_0 & !Y1_s_preadr[1];


--Y1_tcon_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_6
--operation mode is normal

Y1_tcon_0_6_lut_out = Y1_s_data_15_0_2 & (Y1_tcon_0_13_0[6] # Y1_un1_gprbit_1527_1) # !Y1_s_data_15_0_2 & Y1_tcon_0_13_0[6] & !Y1_un1_gprbit_1527_1;
Y1_tcon_0_6 = DFFEA(Y1_tcon_0_6_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_2_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_6_0_c
--operation mode is normal

Y1_s_bit_data_2_6_0_c = Y1_s_preadr[0] & (Y1_tcon_0_5 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & Y1_tcon_0_4 & !Y1_s_preadr[1];


--Y1_s_p0_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[7]
--operation mode is normal

Y1_s_p0_i[7]_lut_out = !p0_i[7];
Y1_s_p0_i[7] = DFFEA(Y1_s_p0_i[7]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p0_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[6]
--operation mode is normal

Y1_s_p0_i[6]_lut_out = !p0_i[6];
Y1_s_p0_i[6] = DFFEA(Y1_s_p0_i[6]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_1_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_6_0_c
--operation mode is normal

Y1_s_bit_data_1_6_0_c = Y1_s_preadr[0] & (Y1_s_preadr[1] # !Y1_s_p0_i[5]) # !Y1_s_preadr[0] & !Y1_s_p0_i[4] & !Y1_s_preadr[1];


--Y1_s_bit_data_2_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_3_0
--operation mode is normal

Y1_s_bit_data_2_3_0 = Y1_s_bit_data_2_3_0_c & (Y1_tcon_0_3 # !Y1_s_preadr[1]) # !Y1_s_bit_data_2_3_0_c & Y1_tcon_0[2] & Y1_s_preadr[1];


--Y1_s_bit_data_1_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_3_0
--operation mode is normal

Y1_s_bit_data_1_3_0 = Y1_s_bit_data_1_3_0_c & (!Y1_s_preadr[1] # !Y1_s_p0_i[3]) # !Y1_s_bit_data_1_3_0_c & !Y1_s_p0_i[2] & Y1_s_preadr[1];


--Y1_s_p3_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[7]
--operation mode is normal

Y1_s_p3_i[7]_lut_out = !p3_i[7];
Y1_s_p3_i[7] = DFFEA(Y1_s_p3_i[7]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p1_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[7]
--operation mode is normal

Y1_s_p1_i[7]_lut_out = !p1_i[7];
Y1_s_p1_i[7] = DFFEA(Y1_s_p1_i[7]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_9_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_6_0_c
--operation mode is normal

Y1_s_bit_data_9_6_0_c = Y1_s_preadr[5] & (Y1_s_preadr[0] # !Y1_s_p3_i[6]) # !Y1_s_preadr[5] & !Y1_s_p1_i[6] & !Y1_s_preadr[0];


--Y1_s_p3_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[3]
--operation mode is normal

Y1_s_p3_i[3]_lut_out = !p3_i[3];
Y1_s_p3_i[3] = DFFEA(Y1_s_p3_i[3]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p1_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[3]
--operation mode is normal

Y1_s_p1_i[3]_lut_out = !p1_i[3];
Y1_s_p1_i[3] = DFFEA(Y1_s_p1_i[3]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_3_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_6_0_c
--operation mode is normal

Y1_s_bit_data_3_6_0_c = Y1_s_preadr[5] & (Y1_s_preadr[0] # !Y1_s_p3_i[2]) # !Y1_s_preadr[5] & !Y1_s_p1_i[2] & !Y1_s_preadr[0];


--Y1_s_bit_data_9_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_3_0
--operation mode is normal

Y1_s_bit_data_9_3_0 = Y1_s_bit_data_9_3_0_c & (!Y1_s_preadr[0] # !Y1_s_p3_i[5]) # !Y1_s_bit_data_9_3_0_c & !Y1_s_p1_i[5] & Y1_s_preadr[0];


--Y1_s_bit_data_3_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_3_0
--operation mode is normal

Y1_s_bit_data_3_3_0 = Y1_s_bit_data_3_3_0_c & (!Y1_s_preadr[0] # !Y1_s_p3_i[1]) # !Y1_s_bit_data_3_3_0_c & !Y1_s_p1_i[1] & Y1_s_preadr[0];


--Y1_s_bit_data_11_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_4_0
--operation mode is normal

Y1_s_bit_data_11_4_0 = Y1_b[2] & (Y1_psw_o_2 # Y1_s_preadr[5]) # !Y1_b[2] & Y1_psw_o_2 & !Y1_s_preadr[5];


--Y1_s_bit_data_11_7_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_7_0_c
--operation mode is normal

Y1_s_bit_data_11_7_0_c = Y1_s_preadr[0] & (Y1_s_preadr[1] # Y1_s_bit_data_13_1_0) # !Y1_s_preadr[0] & !Y1_s_preadr[1] & Y1_s_reg_data_12[0];


--Y1_s_bit_data_13_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_6_0
--operation mode is normal

Y1_s_bit_data_13_6_0 = Y1_s_bit_data_13_6_0_a & Y1_b[6] & Y1_s_preadr[5] # !Y1_s_bit_data_13_6_0_a & (Y1_b[7] # !Y1_s_preadr[5]);


--Y1_s_bit_data_11_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_6_0
--operation mode is normal

Y1_s_bit_data_11_6_0 = Y1_s_bit_data_11_6_0_c & (Y1_b[5] # !Y1_s_preadr[0]) # !Y1_s_bit_data_11_6_0_c & Y1_psw_o[5] & Y1_s_preadr[0];


--M1_s_rxd_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff0
--operation mode is normal

M1_s_rxd_ff0_lut_out = all_rxd_i[0];
M1_s_rxd_ff0 = DFFEA(M1_s_rxd_ff0_lut_out, L1__clk0, reset_n, , M1_un1_s_recv_state_14_0_o3, , );


--M1_s_rxd_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff1
--operation mode is normal

M1_s_rxd_ff1_lut_out = M1_s_rxd_ff0;
M1_s_rxd_ff1 = DFFEA(M1_s_rxd_ff1_lut_out, L1__clk0, reset_n, , M1_un1_s_recv_state_14_0_o3, , );


--M1_s_rxd_ff2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxd_ff2
--operation mode is normal

M1_s_rxd_ff2_lut_out = M1_s_rxd_ff1;
M1_s_rxd_ff2 = DFFEA(M1_s_rxd_ff2_lut_out, L1__clk0, reset_n, , M1_un1_s_recv_state_14_0_o3, , );


--M1_un1_un18_s_mode_19_i_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_i_i_0
--operation mode is normal

M1_un1_un18_s_mode_19_i_i_0 = !M1_un1_un22_s_mode_38_0_1_a & (M1_un3_s_rxd_val_i_0 # !Y1_scon_0_5);


--Y1_s_bit_data_12_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_6_0
--operation mode is normal

Y1_s_bit_data_12_6_0 = Y1_s_bit_data_12_6_0_c & (Y1_acc_7 # !Y1_s_preadr[0]) # !Y1_s_bit_data_12_6_0_c & !Y1_s_p2_i[7] & Y1_s_preadr[0];


--Y1_s_bit_data_7_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_6_0
--operation mode is normal

Y1_s_bit_data_7_6_0 = Y1_s_bit_data_7_6_0_c & (Y1_acc_5 # !Y1_s_preadr[0]) # !Y1_s_bit_data_7_6_0_c & !Y1_s_p2_i[5] & Y1_s_preadr[0];


--Y1_bit_data_o_3_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|bit_data_o_3_c
--operation mode is normal

Y1_bit_data_o_3_c = Y1_s_preadr[1] & (Y1_s_preadr[2] # Y1_s_bit_data_12_3_0) # !Y1_s_preadr[1] & !Y1_s_preadr[2] & Y1_s_bit_data_7_3_0;


--Y1_un156_s_bit_data_14[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[5]
--operation mode is normal

Y1_un156_s_bit_data_14[5] = Y1_s_preadr[5] & Y1_un156_s_bit_data_13[5] # !Y1_s_preadr[5] & Y1_un156_s_bit_data_10[5];


--Y1_un156_s_bit_data_7[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[5]
--operation mode is normal

Y1_un156_s_bit_data_7[5] = Y1_s_preadr[4] & Y1_un156_s_bit_data_6[5] # !Y1_s_preadr[4] & Y1_un156_s_bit_data_3[5];


--Y1_s_bit_data_16_2_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_2_0_c
--operation mode is normal

Y1_s_bit_data_16_2_0_c = Y1_s_preadr[3] & (Y1_s_preadr[2] # Y1_un156_s_bit_data_14[1]) # !Y1_s_preadr[3] & !Y1_s_preadr[2] & Y1_un156_s_bit_data_7[1];


--Y1_un156_s_bit_data_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[3]
--operation mode is normal

Y1_un156_s_bit_data_15[3] = Y1_un156_s_bit_data_15_c[3] & (Y1_un156_s_bit_data_6[7] # !Y1_s_preadr[2]) # !Y1_un156_s_bit_data_15_c[3] & Y1_s_preadr[2] & Y1_un156_s_bit_data_3[7];


--Y1_un156_s_bit_data_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[7]
--operation mode is normal

Y1_un156_s_bit_data_15[7] = Y1_s_preadr[2] & !Y1_un156_s_bit_data_15_a[7] # !Y1_s_preadr[2] & Y1_un156_s_bit_data_14[3];


--Y1_s_bit_data_16_4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_4_0
--operation mode is normal

Y1_s_bit_data_16_4_0 = Y1_s_preadr[3] & Y1_un156_s_bit_data_15[6] # !Y1_s_preadr[3] & Y1_un156_s_bit_data_15[2];


--Y1_s_bit_data_16_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_16_1_0
--operation mode is normal

Y1_s_bit_data_16_1_0 = Y1_s_preadr[2] & Y1_un156_s_bit_data_15[4] # !Y1_s_preadr[2] & Y1_un156_s_bit_data_15_0[0];


--T1_cy_o_2_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|cy_o_2_a[1]
--operation mode is normal

T1_cy_o_2_a[1] = U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_0_m5 # !U1_alu_cmd_o_1_3_0__rom_0 & !U1_op_a_o_iv_0_0_6;


--Y1_psw_o_m[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_m[7]
--operation mode is normal

Y1_psw_o_m[7] = Y1_psw_o_7 & !Y1_un1_command_o_2 & !Y1_b42 & !Y1_un1_command_o_4;


--X1_bdata_mux_o_1_iv_0_a2_0_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_0_2_a[0]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_0_2_a[0] = Y1_state_o_1 & !Y1_command_o_4 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0;


--X1_un1_un294_s_instr_category_1_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_0_a
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_0_a = !X1_un1_un15_s_instr_category_1_0_a3_0_1 # !X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_un1_un294_s_instr_category_1_0_a4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un294_s_instr_category_1_0_a4_a
--operation mode is normal

X1_un1_un294_s_instr_category_1_0_a4_a = Y1_un9_s_command_1 & (Y1_command_o_5 $ Y1_command_o_7);


--Y1_un51_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add1
--operation mode is arithmetic

Y1_un51_pc_comb_add1_carry_eqn = Y1_un51_pc_comb_carry_0;
Y1_un51_pc_comb_add1 = Y1_un4_pc_plus1_combout[1] $ Y1_acc_1 $ Y1_un51_pc_comb_add1_carry_eqn;

--Y1_un51_pc_comb_carry_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_1
--operation mode is arithmetic

Y1_un51_pc_comb_carry_1 = CARRY(Y1_un4_pc_plus1_combout[1] & !Y1_acc_1 & !Y1_un51_pc_comb_carry_0 # !Y1_un4_pc_plus1_combout[1] & (!Y1_un51_pc_comb_carry_0 # !Y1_acc_1));


--Y1_un33_pc_comb_add1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add1
--operation mode is arithmetic

Y1_un33_pc_comb_add1_carry_eqn = Y1_un33_pc_comb_carry_0;
Y1_un33_pc_comb_add1 = Y1_dpl[1] $ Y1_acc_1 $ Y1_un33_pc_comb_add1_carry_eqn;

--Y1_un33_pc_comb_carry_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_1
--operation mode is arithmetic

Y1_un33_pc_comb_carry_1 = CARRY(Y1_dpl[1] & !Y1_acc_1 & !Y1_un33_pc_comb_carry_0 # !Y1_dpl[1] & (!Y1_un33_pc_comb_carry_0 # !Y1_acc_1));


--Y1_un4_pc_plus2_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[9]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[9]_carry_eqn = Y1_un4_pc_plus2_cout[7];
Y1_un4_pc_plus2_combout[9] = Y1_pc[9] $ !Y1_un4_pc_plus2_combout[9]_carry_eqn;

--Y1_un4_pc_plus2_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[9]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[9] = CARRY(Y1_pc[9] & Y1_pc[10] & !Y1_un4_pc_plus2_cout[7]);


--Y1_un7_s_help16_combout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[9]
--operation mode is arithmetic

Y1_un7_s_help16_combout[9]_carry_eqn = Y1_un7_s_help16_cout[7];
Y1_un7_s_help16_combout[9] = Y1_pc[9] $ (Y1_pc[8] & !Y1_un7_s_help16_combout[9]_carry_eqn);

--Y1_un7_s_help16_cout[9] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[9]
--operation mode is arithmetic

Y1_un7_s_help16_cout[9] = CARRY(Y1_pc[8] & Y1_pc[9] & !Y1_un7_s_help16_cout[7]);


--Y1_un5_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add2
--operation mode is arithmetic

Y1_un5_pc_comb_add2_carry_eqn = Y1_un5_pc_comb_carry_1;
Y1_un5_pc_comb_add2 = Y1_un4_pc_plus1_combout[2] $ E1_prog_data_o_2 $ !Y1_un5_pc_comb_add2_carry_eqn;

--Y1_un5_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_2
--operation mode is arithmetic

Y1_un5_pc_comb_carry_2 = CARRY(Y1_un4_pc_plus1_combout[2] & (E1_prog_data_o_2 # !Y1_un5_pc_comb_carry_1) # !Y1_un4_pc_plus1_combout[2] & E1_prog_data_o_2 & !Y1_un5_pc_comb_carry_1);


--Y1_pc_comb_5_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[2]
--operation mode is normal

Y1_pc_comb_5_a[2] = Y1_s_help_2 & !Y1_pc[2] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_2 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[2]);


--Y1_pc_comb_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[2]
--operation mode is normal

Y1_pc_comb_3_c[2] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[2] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add2 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[2]
--operation mode is normal

Y1_pc_comb_9_a[2] = Y1_s_help16[2] & !Y1_un33_pc_comb_add2 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[2] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add2);


--Y1_un7_s_help16_cout[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[0]
--operation mode is arithmetic

Y1_un7_s_help16_cout[0] = CARRY(Y1_pc[0] # Y1_pc[1]);


--Y1_un4_pc_plus2_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[10]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[10]_carry_eqn = Y1_un4_pc_plus2_cout[8];
Y1_un4_pc_plus2_combout[10] = Y1_pc[10] $ (Y1_pc[9] & !Y1_un4_pc_plus2_combout[10]_carry_eqn);

--Y1_un4_pc_plus2_cout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[10]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[10] = CARRY(Y1_pc[9] & Y1_pc[10] & !Y1_un4_pc_plus2_cout[8]);


--Y1_un7_s_help16_combout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[10]
--operation mode is arithmetic

Y1_un7_s_help16_combout[10]_carry_eqn = Y1_un7_s_help16_cout[8];
Y1_un7_s_help16_combout[10] = Y1_pc[10] $ Y1_un7_s_help16_combout[10]_carry_eqn;

--Y1_un7_s_help16_cout[10] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[10]
--operation mode is arithmetic

Y1_un7_s_help16_cout[10] = CARRY(!Y1_un7_s_help16_cout[8] # !Y1_pc[11] # !Y1_pc[10]);


--Y1_un5_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_add3
--operation mode is arithmetic

Y1_un5_pc_comb_add3_carry_eqn = Y1_un5_pc_comb_carry_2;
Y1_un5_pc_comb_add3 = Y1_un4_pc_plus1_combout[3] $ E1_prog_data_o_3 $ Y1_un5_pc_comb_add3_carry_eqn;

--Y1_un5_pc_comb_carry_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un5_pc_comb_carry_3
--operation mode is arithmetic

Y1_un5_pc_comb_carry_3 = CARRY(Y1_un4_pc_plus1_combout[3] & !E1_prog_data_o_3 & !Y1_un5_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3] & (!Y1_un5_pc_comb_carry_2 # !E1_prog_data_o_3));


--Y1_pc_comb_5_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_5_a[3]
--operation mode is normal

Y1_pc_comb_5_a[3] = Y1_s_help_3 & !Y1_pc[3] & !X1_pc_inc_en_o_0_iv_0_0 # !Y1_s_help_3 & (X1_pc_inc_en_o_0_iv_0_0 # !Y1_pc[3]);


--Y1_pc_comb_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_3_c[3]
--operation mode is normal

Y1_pc_comb_3_c[3] = X1_pc_inc_en_o_0_iv_0_0 & (Y1_un4_pc_plus1_combout[3] # X1_pc_inc_en_o_2_iv_0) # !X1_pc_inc_en_o_0_iv_0_0 & Y1_un51_pc_comb_add3 & !X1_pc_inc_en_o_2_iv_0;


--Y1_pc_comb_9_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc_comb_9_a[3]
--operation mode is normal

Y1_pc_comb_9_a[3] = Y1_s_help16[3] & !Y1_un33_pc_comb_add3 & !X1_pc_inc_en_o_2_iv_0 # !Y1_s_help16[3] & (X1_pc_inc_en_o_2_iv_0 # !Y1_un33_pc_comb_add3);


--Y1_un7_s_help16_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_combout[11]
--operation mode is arithmetic

Y1_un7_s_help16_combout[11]_carry_eqn = Y1_un7_s_help16_cout[9];
Y1_un7_s_help16_combout[11] = Y1_pc[11] $ (Y1_pc[10] & Y1_un7_s_help16_combout[11]_carry_eqn);

--Y1_un7_s_help16_cout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un7_s_help16_cout[11]
--operation mode is arithmetic

Y1_un7_s_help16_cout[11] = CARRY(!Y1_un7_s_help16_cout[9] # !Y1_pc[11] # !Y1_pc[10]);


--Y1_un4_pc_plus2_combout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_combout[11]
--operation mode is arithmetic

Y1_un4_pc_plus2_combout[11]_carry_eqn = Y1_un4_pc_plus2_cout[9];
Y1_un4_pc_plus2_combout[11] = Y1_pc[11] $ Y1_un4_pc_plus2_combout[11]_carry_eqn;

--Y1_un4_pc_plus2_cout[11] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un4_pc_plus2_cout[11]
--operation mode is arithmetic

Y1_un4_pc_plus2_cout[11] = CARRY(!Y1_un4_pc_plus2_cout[9] # !Y1_pc[12] # !Y1_pc[11]);


--Y1_un51_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add12
--operation mode is arithmetic

Y1_un51_pc_comb_add12_carry_eqn = Y1_un51_pc_comb_carry_11;
Y1_un51_pc_comb_add12 = Y1_un4_pc_plus1_combout[12] $ !Y1_un51_pc_comb_add12_carry_eqn;

--Y1_un51_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_12
--operation mode is arithmetic

Y1_un51_pc_comb_carry_12 = CARRY(Y1_un4_pc_plus1_combout[12] & !Y1_un51_pc_comb_carry_11);


--Y1_un33_pc_comb_add12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add12
--operation mode is arithmetic

Y1_un33_pc_comb_add12_carry_eqn = Y1_un33_pc_comb_carry_11;
Y1_un33_pc_comb_add12 = Y1_dph[4] $ !Y1_un33_pc_comb_add12_carry_eqn;

--Y1_un33_pc_comb_carry_12 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_12
--operation mode is arithmetic

Y1_un33_pc_comb_carry_12 = CARRY(Y1_dph[4] & !Y1_un33_pc_comb_carry_11);


--Y1_un51_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add4
--operation mode is arithmetic

Y1_un51_pc_comb_add4_carry_eqn = Y1_un51_pc_comb_carry_3;
Y1_un51_pc_comb_add4 = Y1_un4_pc_plus1_combout[4] $ Y1_acc_4 $ !Y1_un51_pc_comb_add4_carry_eqn;

--Y1_un51_pc_comb_carry_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_4
--operation mode is arithmetic

Y1_un51_pc_comb_carry_4 = CARRY(Y1_un4_pc_plus1_combout[4] & (Y1_acc_4 # !Y1_un51_pc_comb_carry_3) # !Y1_un4_pc_plus1_combout[4] & Y1_acc_4 & !Y1_un51_pc_comb_carry_3);


--Y1_un33_pc_comb_add4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add4
--operation mode is arithmetic

Y1_un33_pc_comb_add4_carry_eqn = Y1_un33_pc_comb_carry_3;
Y1_un33_pc_comb_add4 = Y1_dpl[4] $ Y1_acc_4 $ !Y1_un33_pc_comb_add4_carry_eqn;

--Y1_un33_pc_comb_carry_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_4
--operation mode is arithmetic

Y1_un33_pc_comb_carry_4 = CARRY(Y1_dpl[4] & (Y1_acc_4 # !Y1_un33_pc_comb_carry_3) # !Y1_dpl[4] & Y1_acc_4 & !Y1_un33_pc_comb_carry_3);


--Y1_un51_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add13
--operation mode is arithmetic

Y1_un51_pc_comb_add13_carry_eqn = Y1_un51_pc_comb_carry_12;
Y1_un51_pc_comb_add13 = Y1_un4_pc_plus1_combout[13] $ Y1_un51_pc_comb_add13_carry_eqn;

--Y1_un51_pc_comb_carry_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_13
--operation mode is arithmetic

Y1_un51_pc_comb_carry_13 = CARRY(!Y1_un51_pc_comb_carry_12 # !Y1_un4_pc_plus1_combout[13]);


--Y1_un33_pc_comb_add13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add13
--operation mode is arithmetic

Y1_un33_pc_comb_add13_carry_eqn = Y1_un33_pc_comb_carry_12;
Y1_un33_pc_comb_add13 = Y1_dph_5 $ Y1_un33_pc_comb_add13_carry_eqn;

--Y1_un33_pc_comb_carry_13 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_13
--operation mode is arithmetic

Y1_un33_pc_comb_carry_13 = CARRY(!Y1_un33_pc_comb_carry_12 # !Y1_dph_5);


--Y1_un51_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add5
--operation mode is arithmetic

Y1_un51_pc_comb_add5_carry_eqn = Y1_un51_pc_comb_carry_4;
Y1_un51_pc_comb_add5 = Y1_un4_pc_plus1_combout[5] $ Y1_acc_5 $ Y1_un51_pc_comb_add5_carry_eqn;

--Y1_un51_pc_comb_carry_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_5
--operation mode is arithmetic

Y1_un51_pc_comb_carry_5 = CARRY(Y1_un4_pc_plus1_combout[5] & !Y1_acc_5 & !Y1_un51_pc_comb_carry_4 # !Y1_un4_pc_plus1_combout[5] & (!Y1_un51_pc_comb_carry_4 # !Y1_acc_5));


--Y1_un33_pc_comb_add5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add5
--operation mode is arithmetic

Y1_un33_pc_comb_add5_carry_eqn = Y1_un33_pc_comb_carry_4;
Y1_un33_pc_comb_add5 = Y1_dpl[5] $ Y1_acc_5 $ Y1_un33_pc_comb_add5_carry_eqn;

--Y1_un33_pc_comb_carry_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_5
--operation mode is arithmetic

Y1_un33_pc_comb_carry_5 = CARRY(Y1_dpl[5] & !Y1_acc_5 & !Y1_un33_pc_comb_carry_4 # !Y1_dpl[5] & (!Y1_un33_pc_comb_carry_4 # !Y1_acc_5));


--Y1_s_reg_data_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_3[6]
--operation mode is normal

Y1_s_reg_data_3[6] = Y1_ip[6] & (Y1_ie[6] # Y1_s_preadr[4]) # !Y1_ip[6] & Y1_ie[6] & !Y1_s_preadr[4];


--Y1_s_reg_data_22_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[6]
--operation mode is normal

Y1_ssel_6__Z_qfbk = Y1_ssel_6__Z;
Y1_s_reg_data_22_a[6] = Y1_tsel[6] & !Y1_s_preadr[2] & !Y1_ssel_6__Z_qfbk # !Y1_tsel[6] & (Y1_s_preadr[2] # !Y1_ssel_6__Z_qfbk);

--Y1_ssel_6__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_6__Z
--operation mode is normal

Y1_ssel_6__Z_sload_eqn = Y1_s_data_15_0_2;
Y1_ssel_6__Z = DFFEA(Y1_ssel_6__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_23_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_a[6]
--operation mode is normal

Y1_s_reg_data_23_a[6] = Y1_s_p1_i[6] & (!Y1_s_preadr[6] # !Y1_psw_o_6) # !Y1_s_p1_i[6] & !Y1_psw_o_6 & Y1_s_preadr[6];


--Y1_s_reg_data_5[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_5[6]
--operation mode is normal

Y1_s_reg_data_5[6] = Y1_s_r1_b0[6] & (Y1_s_r0_b0[6] # Y1_s_preadr[0]) # !Y1_s_r1_b0[6] & Y1_s_r0_b0[6] & !Y1_s_preadr[0];


--Y1_s_reg_data_17[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[6]
--operation mode is normal

Y1_s_reg_data_17[6] = Y1_s_reg_data_17_c[6] & (Y1_tmod_0_6 # !Y1_s_preadr[0]) # !Y1_s_reg_data_17_c[6] & Y1_s_r1_b1[6] & Y1_s_preadr[0];


--Y1_s_reg_data_16[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16[6]
--operation mode is normal

Y1_s_reg_data_16[6] = Y1_s_reg_data_16_c[6] & (Y1_dph_6 # !Y1_s_preadr[1]) # !Y1_s_reg_data_16_c[6] & Y1_dpl[6] & Y1_s_preadr[1];


--Y1_s_reg_data_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[6]
--operation mode is normal

Y1_s_reg_data_1[6] = N1_s_countl1_6 & (N1_s_counth1_6 # Y1_s_preadr[1]) # !N1_s_countl1_6 & N1_s_counth1_6 & !Y1_s_preadr[1];


--Y1_s_reg_data_12[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_12[6]
--operation mode is normal

Y1_s_reg_data_12[6] = Y1_s_r1_b3[6] & (Y1_s_r1_b2[6] # Y1_s_preadr[3]) # !Y1_s_r1_b3[6] & Y1_s_r1_b2[6] & !Y1_s_preadr[3];


--Y1_s_reg_data_25_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_25_c[6]
--operation mode is normal

Y1_s_reg_data_25_c[6] = Y1_s_preadr[7] & (Y1_s_preadr[0] # Y1_s_reg_data_6[6]) # !Y1_s_preadr[7] & !Y1_s_preadr[0] & Y1_s_reg_data_8[6];


--Y1_N_2203_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2203_i
--operation mode is normal

Y1_N_2203_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_58_3_0_a3_0_a2;


--Y1_s_p3_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[6]
--operation mode is normal

Y1_s_p3_i[6]_lut_out = !p3_i[6];
Y1_s_p3_i[6] = DFFEA(Y1_s_p3_i[6]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p2_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[6]
--operation mode is normal

Y1_s_p2_i[6]_lut_out = !p2_i[6];
Y1_s_p2_i[6] = DFFEA(Y1_s_p2_i[6]_lut_out, L1__clk0, reset_n, , , , );


--M1_s_recv_buf_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_6
--operation mode is normal

M1_s_recv_buf_6_lut_out = M1_s_recv_sh[7] & (M1_s_recv_sh[6] # !M1_s_recv_state[1]) # !M1_s_recv_sh[7] & M1_s_recv_sh[6] & M1_s_recv_state[1];
M1_s_recv_buf_6 = DFFEA(M1_s_recv_buf_6_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--DB1_q_a[6] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[6]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[6]_PORT_A_data_in = Y1_s_data_15_0_2;
DB1_q_a[6]_PORT_A_data_in_reg = DFFE(DB1_q_a[6]_PORT_A_data_in, DB1_q_a[6]_clock_0, , , DB1_q_a[6]_clock_enable_0);
DB1_q_a[6]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[6]_PORT_A_address_reg = DFFE(DB1_q_a[6]_PORT_A_address, DB1_q_a[6]_clock_0, , , DB1_q_a[6]_clock_enable_0);
DB1_q_a[6]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[6]_PORT_B_address_reg = DFFE(DB1_q_a[6]_PORT_B_address, DB1_q_a[6]_clock_0, , , DB1_q_a[6]_clock_enable_0);
DB1_q_a[6]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[6]_PORT_A_write_enable_reg = DFFE(DB1_q_a[6]_PORT_A_write_enable, DB1_q_a[6]_clock_0, , , DB1_q_a[6]_clock_enable_0);
DB1_q_a[6]_clock_0 = L1__clk0;
DB1_q_a[6]_clock_enable_0 = reset_n;
DB1_q_a[6]_PORT_A_data_out = MEMORY(DB1_q_a[6]_PORT_A_data_in_reg, , DB1_q_a[6]_PORT_A_address_reg, DB1_q_a[6]_PORT_B_address_reg, DB1_q_a[6]_PORT_A_write_enable_reg, , , , DB1_q_a[6]_clock_0, , DB1_q_a[6]_clock_enable_0, , , );
DB1_q_a[6] = DB1_q_a[6]_PORT_A_data_out[0];


--Y1_s_reg_data_35_15_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[6]
--operation mode is normal

Y1_s_reg_data_35_15_0[6] = Y1_s_reg_data_35_15_0_c[6] & (Y1_s_reg_data_35_13_0[6] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_15_0_c[6] & Y1_s_preadr[3] & Y1_s_reg_data_35_6_0[6];


--Y1_un51_pc_comb_add14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add14
--operation mode is arithmetic

Y1_un51_pc_comb_add14_carry_eqn = Y1_un51_pc_comb_carry_13;
Y1_un51_pc_comb_add14 = Y1_un4_pc_plus1_combout[14] $ !Y1_un51_pc_comb_add14_carry_eqn;

--Y1_un51_pc_comb_carry_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_14
--operation mode is arithmetic

Y1_un51_pc_comb_carry_14 = CARRY(Y1_un4_pc_plus1_combout[14] & !Y1_un51_pc_comb_carry_13);


--Y1_un51_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add6
--operation mode is arithmetic

Y1_un51_pc_comb_add6_carry_eqn = Y1_un51_pc_comb_carry_5;
Y1_un51_pc_comb_add6 = Y1_un4_pc_plus1_combout[6] $ Y1_acc_6 $ !Y1_un51_pc_comb_add6_carry_eqn;

--Y1_un51_pc_comb_carry_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_6
--operation mode is arithmetic

Y1_un51_pc_comb_carry_6 = CARRY(Y1_un4_pc_plus1_combout[6] & (Y1_acc_6 # !Y1_un51_pc_comb_carry_5) # !Y1_un4_pc_plus1_combout[6] & Y1_acc_6 & !Y1_un51_pc_comb_carry_5);


--Y1_un33_pc_comb_add6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add6
--operation mode is arithmetic

Y1_un33_pc_comb_add6_carry_eqn = Y1_un33_pc_comb_carry_5;
Y1_un33_pc_comb_add6 = Y1_dpl[6] $ Y1_acc_6 $ !Y1_un33_pc_comb_add6_carry_eqn;

--Y1_un33_pc_comb_carry_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_6
--operation mode is arithmetic

Y1_un33_pc_comb_carry_6 = CARRY(Y1_dpl[6] & (Y1_acc_6 # !Y1_un33_pc_comb_carry_5) # !Y1_dpl[6] & Y1_acc_6 & !Y1_un33_pc_comb_carry_5);


--Y1_s_reg_data_17[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[7]
--operation mode is normal

Y1_s_reg_data_17[7] = Y1_s_reg_data_17_c[7] & (M1_s_recv_buf_7 # !Y1_s_preadr[4]) # !Y1_s_reg_data_17_c[7] & Y1_s_r1_b3[7] & Y1_s_preadr[4];


--Y1_s_reg_data_20[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[7]
--operation mode is normal

Y1_s_reg_data_20[7] = Y1_s_reg_data_20_c[7] & (Y1_scon_0_7 # !Y1_s_preadr[3]) # !Y1_s_reg_data_20_c[7] & Y1_s_r0_b3[7] & Y1_s_preadr[3];


--Y1_s_reg_data_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[7]
--operation mode is normal

Y1_s_reg_data_6[7] = Y1_s_r1_b2[7] & (Y1_s_r1_b0[7] # Y1_s_preadr[4]) # !Y1_s_r1_b2[7] & Y1_s_r1_b0[7] & !Y1_s_preadr[4];


--Y1_s_bit_data_13_5_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_5_0
--operation mode is normal

Y1_s_bit_data_13_5_0 = Y1_b[7] & (Y1_psw_o_7 # Y1_s_preadr[5]) # !Y1_b[7] & Y1_psw_o_7 & !Y1_s_preadr[5];


--Y1_s_reg_data_28_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[7]
--operation mode is normal

Y1_s_reg_data_28_c[7] = Y1_s_preadr[7] & (Y1_s_reg_data_15[7] # Y1_s_reg_data_sn_m16_i_3) # !Y1_s_preadr[7] & Y1_s_reg_data_1[7] & !Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_21[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[7]
--operation mode is normal

Y1_s_reg_data_21[7] = Y1_s_reg_data_21_c[7] & (Y1_s_smodreg_0 # !Y1_s_preadr[0]) # !Y1_s_reg_data_21_c[7] & Y1_sp_4 & Y1_s_preadr[0];


--Y1_s_reg_data_18[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[7]
--operation mode is normal

Y1_tsel_7__Z_qfbk = Y1_tsel_7__Z;
Y1_s_reg_data_18[7] = Y1_s_reg_data_18_c[7] & (Y1_tsel_7__Z_qfbk # !Y1_s_preadr[2]) # !Y1_s_reg_data_18_c[7] & N1_s_counth0_7 & Y1_s_preadr[2];

--Y1_tsel_7__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_7__Z
--operation mode is normal

Y1_tsel_7__Z_sload_eqn = Y1_s_data_15_0_3;
Y1_tsel_7__Z = DFFEA(Y1_tsel_7__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_19[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[7]
--operation mode is normal

Y1_s_reg_data_19[7] = Y1_s_reg_data_19_c[7] & (Y1_ip[7] # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_c[7] & Y1_ie[7] & Y1_s_preadr[3];


--Y1_s_reg_data_22[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[7]
--operation mode is normal

Y1_s_reg_data_22[7] = Y1_s_preadr[7] & !Y1_s_reg_data_22_a[7] # !Y1_s_preadr[7] & Y1_s_reg_data_9[7];


--Y1_un51_pc_comb_add15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add15
--operation mode is normal

Y1_un51_pc_comb_add15_carry_eqn = Y1_un51_pc_comb_carry_14;
Y1_un51_pc_comb_add15 = Y1_un4_pc_plus1_combout[15] $ Y1_un51_pc_comb_add15_carry_eqn;


--Y1_un51_pc_comb_add7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add7
--operation mode is arithmetic

Y1_un51_pc_comb_add7_carry_eqn = Y1_un51_pc_comb_carry_6;
Y1_un51_pc_comb_add7 = Y1_un4_pc_plus1_combout[7] $ Y1_acc_7 $ Y1_un51_pc_comb_add7_carry_eqn;

--Y1_un51_pc_comb_carry_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_7
--operation mode is arithmetic

Y1_un51_pc_comb_carry_7 = CARRY(Y1_un4_pc_plus1_combout[7] & !Y1_acc_7 & !Y1_un51_pc_comb_carry_6 # !Y1_un4_pc_plus1_combout[7] & (!Y1_un51_pc_comb_carry_6 # !Y1_acc_7));


--I_330_a is I_330_a
--operation mode is normal

I_330_a = Y1_sbuf_0_3 & !M1_s_tran_sh_4 & I_413 # !Y1_sbuf_0_3 & (!I_413 # !M1_s_tran_sh_4);


--I_320 is I_320
--operation mode is normal

I_320 = Y1_scon_0_6 & (I_405 & I_320_a # !I_405 & !Y1_sbuf_0_3) # !Y1_scon_0_6 & I_320_a;


--Y1_tmod_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_5
--operation mode is normal

Y1_tmod_0_5_lut_out = Y1_s_data_15_0_1;
Y1_tmod_0_5 = DFFEA(Y1_tmod_0_5_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--N1_s_tf115_0_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_tf115_0_o2
--operation mode is normal

N1_s_tf115_0_o2 = Y1_tmod_0_0 & Y1_tmod_0_1;


--N1_un86_s_tmr_ctr1_en_13_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_13_4
--operation mode is normal

N1_un86_s_tmr_ctr1_en_13_4 = N1_s_counth1_2 & N1_s_counth1_3 & N1_s_counth1_0 & N1_s_counth1_1;


--N1_un86_s_tmr_ctr1_en_13_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_13_5
--operation mode is normal

N1_un86_s_tmr_ctr1_en_13_5 = N1_s_counth1_6 & N1_s_counth1_7 & N1_s_counth1_4 & N1_s_counth1_5;


--Y1_tmod_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_4
--operation mode is normal

Y1_tmod_0_4_lut_out = Y1_s_data_15_0_0;
Y1_tmod_0_4 = DFFEA(Y1_tmod_0_4_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--N1_s_pre_count_3_i_a2[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count_3_i_a2[2]
--operation mode is normal

N1_s_pre_count_3_i_a2[2] = N1_s_pre_count[1] & N1_s_pre_count[3] & N1_s_pre_count[0] & !N1_s_pre_count[2];


--N1_un2_s_tmr_ctr1_en_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_0_a2_0_0
--operation mode is normal

N1_s_int1_sync_Z_qfbk = N1_s_int1_sync_Z;
N1_un2_s_tmr_ctr1_en_0_a2_0_0 = Y1_tmod_0_6 & N1_un2_s_tmr_ctr1_en_0_a2_0_0_a & (N1_s_int1_sync_Z_qfbk # !Y1_tmod_0_7) # !Y1_tmod_0_6 & (N1_s_int1_sync_Z_qfbk # !Y1_tmod_0_7);

--N1_s_int1_sync_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int1_sync_Z
--operation mode is normal

N1_s_int1_sync_Z_sload_eqn = int1_i[0];
N1_s_int1_sync_Z = DFFEA(N1_s_int1_sync_Z_sload_eqn, L1__clk0, reset_n, , , , );


--N1_s_countl1_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_6
--operation mode is arithmetic

N1_s_countl1_6_carry_eqn = N1_s_countl1_cout[5];
N1_s_countl1_6_lut_out = N1_s_countl1_6 $ !N1_s_countl1_6_carry_eqn;
N1_s_countl1_6_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[6]) # (N1_un1_tmod_i_31 & N1_s_countl1_6_lut_out);
N1_s_countl1_6 = DFFEA(N1_s_countl1_6_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[6]
--operation mode is arithmetic

N1_s_countl1_cout[6] = CARRY(N1_s_countl1_6 & !N1_s_countl1_cout[5]);


--N1_s_countl1_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_7
--operation mode is normal

N1_s_countl1_7_carry_eqn = N1_s_countl1_cout[6];
N1_s_countl1_7_lut_out = N1_s_countl1_7 $ N1_s_countl1_7_carry_eqn;
N1_s_countl1_7_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[7]) # (N1_un1_tmod_i_31 & N1_s_countl1_7_lut_out);
N1_s_countl1_7 = DFFEA(N1_s_countl1_7_sload_eqn, L1__clk0, reset_n, , , , );


--N1_s_countl1_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_5
--operation mode is arithmetic

N1_s_countl1_5_carry_eqn = N1_s_countl1_cout[4];
N1_s_countl1_5_lut_out = N1_s_countl1_5 $ N1_s_countl1_5_carry_eqn;
N1_s_countl1_5_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[5]) # (N1_un1_tmod_i_31 & N1_s_countl1_5_lut_out);
N1_s_countl1_5 = DFFEA(N1_s_countl1_5_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[5]
--operation mode is arithmetic

N1_s_countl1_cout[5] = CARRY(!N1_s_countl1_cout[4] # !N1_s_countl1_5);


--N1_un86_s_tmr_ctr1_en_14_0_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2_1
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2_1 = N1_s_countl1_4 & N1_s_countl1_1 & N1_s_countl1_2 & !N1_un86_s_tmr_ctr1_en_14_0_a2_1_a;


--N1_un1_s_tf115_10_i_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2
--operation mode is normal

N1_un1_s_tf115_10_i_a2 = N1_s_counth0_4 & N1_s_counth0_3 & N1_un1_s_tf115_10_i_a2_2_0 & !N1_un1_s_tf115_10_i_a2_a;


--N1_un1_s_tf115_5_2_i_i_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_5_2_i_i_a2
--operation mode is normal

N1_un1_s_tf115_5_2_i_i_a2 = Y1_tcon_0_6 & N1_s_pre_count_3_i_a2[2];


--N1_un1_tmod_i_26_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2
--operation mode is normal

N1_un1_tmod_i_26_0_a2 = N1_un1_tmod_i_26_0_a2_a & N1_un86_s_tmr_ctr1_en_14_0_a2 & (!Y1_tmod_0_1 # !Y1_tmod_0_0);


--N1_un1_s_tf115_12_i_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_12_i_a
--operation mode is normal

N1_un1_s_tf115_12_i_a = Y1_tcon_0_6 & !N1_s_tf115_0_o2 & (!Y1_tmod_0_4 # !Y1_tmod_0_5) # !Y1_tcon_0_6 & N1_s_tf115_0_o2;


--M1_s_rxpre_count[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[5]
--operation mode is normal

M1_s_rxpre_count[5]_carry_eqn = M1_s_rxpre_count_cout[4];
M1_s_rxpre_count[5]_lut_out = M1_s_rxpre_count[5] $ M1_s_rxpre_count[5]_carry_eqn;
M1_s_rxpre_count[5]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[5]_lut_out);
M1_s_rxpre_count[5] = DFFEA(M1_s_rxpre_count[5]_sload_eqn, L1__clk0, reset_n, , , , );


--M1_s_rxpre_count[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[1]
--operation mode is arithmetic

M1_s_rxpre_count[1]_carry_eqn = M1_s_rxpre_count_cout[0];
M1_s_rxpre_count[1]_lut_out = M1_s_rxpre_count[1] $ M1_s_rxpre_count[1]_carry_eqn;
M1_s_rxpre_count[1]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[1]_lut_out);
M1_s_rxpre_count[1] = DFFEA(M1_s_rxpre_count[1]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_rxpre_count_cout[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[1]
--operation mode is arithmetic

M1_s_rxpre_count_cout[1] = CARRY(!M1_s_rxpre_count_cout[0] # !M1_s_rxpre_count[1]);


--M1_un1_un18_s_mode_19_0_o3_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_1_a
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_1_a = !M1_s_rxpre_count[0] # !M1_s_rxpre_count[4] # !M1_s_rxpre_count[3] # !M1_s_rxpre_count[2];


--M1_s_recv_state_2_0_o3_0_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_o3_0_a[0]
--operation mode is normal

M1_s_recv_state_2_0_o3_0_a[0] = M1_s_recv_state[0] & (M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 # !Y1_scon_0_7) # !M1_s_recv_state[0] & M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 & !Y1_scon_0_7;


--M1_s_recv_sh_59_i_a3_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_i_a3_0[0]
--operation mode is normal

M1_s_recv_sh_59_i_a3_0[0] = !M1_s_recv_state[2] & !M1_s_recv_state[3];


--M1_s_recv_state_2_0_a3_3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_3_a[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_3_a[0] = !M1_s_recv_state[1] & M1_un1_un22_s_mode_51_i_a3_6 & M1_N_450_i & Y1_scon_0_6;


--M1_s_recv_state_2_0_a3_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_state_2_0_a3_a[0]
--operation mode is normal

M1_s_recv_state_2_0_a3_a[0] = M1_un1_un22_s_mode_4_i_o3 & !M1_s_recv_state[2] # !M1_un1_un22_s_mode_4_i_o3 & (M1_s_recv_state[0] # M1_s_recv_state[1]);


--M1_s_rxpre_count[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[0]
--operation mode is arithmetic

M1_s_rxpre_count[0]_lut_out = M1_s_rxpre_count[0] $ M1_un1_scon_i_7_i_0;
M1_s_rxpre_count[0]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[0]_lut_out);
M1_s_rxpre_count[0] = DFFEA(M1_s_rxpre_count[0]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_rxpre_count_cout[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[0]
--operation mode is arithmetic

M1_s_rxpre_count_cout[0] = CARRY(M1_s_rxpre_count[0] & M1_un1_scon_i_7_i_0);


--M1_s_rxpre_count[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[3]
--operation mode is arithmetic

M1_s_rxpre_count[3]_carry_eqn = M1_s_rxpre_count_cout[2];
M1_s_rxpre_count[3]_lut_out = M1_s_rxpre_count[3] $ M1_s_rxpre_count[3]_carry_eqn;
M1_s_rxpre_count[3]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[3]_lut_out);
M1_s_rxpre_count[3] = DFFEA(M1_s_rxpre_count[3]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_rxpre_count_cout[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[3]
--operation mode is arithmetic

M1_s_rxpre_count_cout[3] = CARRY(!M1_s_rxpre_count_cout[2] # !M1_s_rxpre_count[3]);


--M1_s_rxm13_ff0_3_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxm13_ff0_3_0_a
--operation mode is normal

M1_s_rxm13_ff0_3_0_a = !M1_s_rxpre_count[4] & !Y1_s_smodreg_0 # !M1_s_rxpre_count[2];


--Y1_scon_0_10_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[4]
--operation mode is normal

Y1_scon_0_10_a[4] = Y1_G_373_s & (Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_3_4_i_i_a2_0 & !Y1_scon_0_4) # !Y1_G_373_s & !Y1_scon_0_4;


--M1_s_det_ff1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff1
--operation mode is normal

M1_s_det_ff1_lut_out = M1_s_det_ff0 & Y1_scon_0_4 & M1_s_recv_sh_59_i_a3[0];
M1_s_det_ff1 = DFFEA(M1_s_det_ff1_lut_out, L1__clk0, reset_n, , M1_un1_s_recv_state_12_0, , );


--M1_s_det_ff0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_det_ff0
--operation mode is normal

M1_s_det_ff0_lut_out = Y1_scon_0_4 & all_rxd_i[0] & M1_s_recv_sh_59_i_a3[0];
M1_s_det_ff0 = DFFEA(M1_s_det_ff0_lut_out, L1__clk0, reset_n, , M1_un1_s_recv_state_12_0, , );


--M1_un1_un22_s_mode_51_i_o3_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_2_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_2_a = M1_s_recv_state[0] & M1_N_450_i & !M1_un3_s_rxd_val_i_0;


--M1_v_rxstep_62_0_iv_0_o3_2_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_2_a[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_2_a[0] = !M1_s_recv_state[2] & (M1_s_recv_state[3] & M1_s_recv_state[0] & M1_s_recv_state[1] # !M1_s_recv_state[3] & !M1_s_recv_state[1]);


--M1_v_rxstep_62_0_iv_0_o3_0_0[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_0_0[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_0_0[0] = Y1_scon_0_7 # !M1_s_recv_state[2] & !M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] # !M1_un1_un22_s_mode_4_i_o3;


--Y1_tsel[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[4]
--operation mode is normal

Y1_tsel[4]_lut_out = Y1_s_data_15_0_0;
Y1_tsel[4] = DFFEA(Y1_tsel[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_un1_gprbit_1527_5_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i
--operation mode is normal

Y1_un1_gprbit_1527_5_i = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_5_i_a & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1_s_p1_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[4]
--operation mode is normal

Y1_s_p1_i[4]_lut_out = !p1_i[4];
Y1_s_p1_i[4] = DFFEA(Y1_s_p1_i[4]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_sn_m20_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_sn_m20_1_a
--operation mode is normal

Y1_s_reg_data_sn_m20_1_a = !Y1_s_preadr[5] & (!Y1_s_preadr[2] # !Y1_s_preadr[4]);


--Y1_s_reg_data_24_i_m2_1_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_1_c[4]
--operation mode is normal

Y1_s_reg_data_24_i_m2_1_c[4] = Y1_s_preadr[7] & (Y1_tcon_0_4 # Y1_s_preadr[0]) # !Y1_s_preadr[7] & Y1_s_r0_b1[4] & !Y1_s_preadr[0];


--Y1_s_reg_data_24_i_m2_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0_c[4]
--operation mode is normal

Y1_s_reg_data_24_i_m2_0_c[4] = Y1_s_preadr[1] & (Y1_dpl[4] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[4] & !Y1_s_preadr[0];


--N1_s_countl1_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_4
--operation mode is arithmetic

N1_s_countl1_4_carry_eqn = N1_s_countl1_cout[3];
N1_s_countl1_4_lut_out = N1_s_countl1_4 $ !N1_s_countl1_4_carry_eqn;
N1_s_countl1_4_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[4]) # (N1_un1_tmod_i_31 & N1_s_countl1_4_lut_out);
N1_s_countl1_4 = DFFEA(N1_s_countl1_4_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[4]
--operation mode is arithmetic

N1_s_countl1_cout[4] = CARRY(N1_s_countl1_4 & !N1_s_countl1_cout[3]);


--N1_s_countl0_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_4
--operation mode is arithmetic

N1_s_countl0_4_carry_eqn = N1_s_countl0_cout[3];
N1_s_countl0_4_lut_out = N1_s_countl0_4 $ !N1_s_countl0_4_carry_eqn;
N1_s_countl0_4_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[4]) # (N1_un1_wt_i_7 & N1_s_countl0_4_lut_out);
N1_s_countl0_4 = DFFEA(N1_s_countl0_4_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[4]
--operation mode is arithmetic

N1_s_countl0_cout[4] = CARRY(N1_s_countl0_4 & !N1_s_countl0_cout[3]);


--Y1_s_reg_data_20_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[4]
--operation mode is normal

Y1_s_reg_data_20_c[4] = Y1_s_preadr[0] & (N1_s_counth1_4 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & N1_s_counth0_4 & !Y1_s_preadr[1];


--Y1_s_reg_data_19_i_m2_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m2_c[4]
--operation mode is normal

Y1_s_reg_data_19_i_m2_c[4] = Y1_s_preadr[0] & (Y1_s_r1_b2[4] # Y1_s_preadr[3]) # !Y1_s_preadr[0] & Y1_s_r0_b2[4] & !Y1_s_preadr[3];


--Y1_un1_gprbit_1529 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1529
--operation mode is normal

Y1_un1_gprbit_1529 = Y1_b42 & !X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_s_adr_15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_adr_15
--operation mode is normal

Y1_un1_s_adr_15 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_30 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_30
--operation mode is normal

Y1_un1_gprbit_1527_30 = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_1_iv_7[3] & Y1_un112_s_adr_i_i_a2_0 & Y1_un92_s_adr_5_i_i_o3;


--M1_s_recv_sh[5] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[5]
--operation mode is normal

M1_s_recv_sh[5]_lut_out = M1_s_recv_sh[6] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[5] = DFFEA(M1_s_recv_sh[5]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--M1_s_recv_sh[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[4]
--operation mode is normal

M1_s_recv_sh[4]_lut_out = M1_s_recv_sh[5] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[4] = DFFEA(M1_s_recv_sh[4]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--M1_un1_un22_s_mode_38_1_i_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_1_i_i_0
--operation mode is normal

M1_un1_un22_s_mode_38_1_i_i_0 = M1_un1_un18_s_mode_19_i_i # M1_s_recv_state[3] & M1_un1_un22_s_mode_38_0_a2_0_1;


--Y1_ram_wr_o_i_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ram_wr_o_i_i
--operation mode is normal

Y1_ram_wr_o_i_i = Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1_s_adr_1_iv_i_0 & (Y1_ram_wr_o_i_i_a # !Y1_s_adr_1_iv_0_0);


--Y1_s_reg_data_35_15_0_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[4]
--operation mode is normal

Y1_s_reg_data_35_15_0_a[4] = Y1_s_preadr[1] & !Y1_s_reg_data_35_13_0[4] # !Y1_s_preadr[1] & !Y1_s_reg_data_35_10_0[4];


--Y1_s_reg_data_35_7_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[4]
--operation mode is normal

Y1_s_reg_data_35_7_0[4] = Y1_s_preadr[2] & Y1_s_reg_data_35_6_0[4] # !Y1_s_preadr[2] & Y1_s_reg_data_35_3_0[4];


--X1_un1_s_intblock_18_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_18_a
--operation mode is normal

X1_un1_s_intblock_18_a = Y1_command_o_5 & !Y1_command_o_7 & Y1_un9_s_command_1;


--X1_un1_s_intblock_87_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_87_1_a
--operation mode is normal

X1_un1_s_intblock_87_1_a = !X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !E1_prog_data_o_3;


--X1_un1_state_i_27_i_a2_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_27_i_a2_1_a
--operation mode is normal

X1_un1_state_i_27_i_a2_1_a = Y1_command_o_5 & !Y1_command_o_7 & X1_N_2442_i_i_o2;


--X1_un1_un1488_s_instr_category_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2 = Y1_state_o_2 & Y1_command_o_3 & Y1_un9_s_command_1 & X1_un1_un1488_s_instr_category_1_0_a2_a;


--X1_un4685_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2
--operation mode is normal

X1_un4685_s_instr_category_0_a2 = X1_un4685_s_instr_category_0_a2_a & X1_un4685_s_instr_category_0_a2_0 & X1_un611_s_instr_category_2_0_a2_0_0_a2_i & X1_un7558_s_instr_category_0_a2_0_a2_s;


--Y1_un1_gprbit_1527_35_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_35_0_a3_a
--operation mode is normal

Y1_un1_gprbit_1527_35_0_a3_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3];


--X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0]
--operation mode is normal

X1_adrx_mux_o_0_a2_1_a2_0_a2_0_0_a[0] = Y1_state_o_3 & !E1_prog_data_o_2 # !Y1_state_o_3 & !Y1_s_ir_2 & Y1_s_ir_4;


--Y1_un1_gprbit_1527_25_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_25_0_a3_a
--operation mode is normal

Y1_un1_gprbit_1527_25_0_a3_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3];


--Y1_un1_command_o_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_command_o_2_2
--operation mode is normal

Y1_un1_command_o_2_2 = !Y1_command_o_2 & (Y1_state_o_3 & E1_prog_data_o_4 # !Y1_state_o_3 & Y1_s_ir_4);


--X1_un1_un14433_s_instr_category_1_98_i_o2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_98_i_o2
--operation mode is normal

X1_un1_un14433_s_instr_category_1_98_i_o2 = !Y1_command_o_4 & Y1_command_o_6 & (Y1_command_o_5 $ Y1_command_o_7);


--X1_un1_state_i_227_0_0_a2_1_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_1_1_a
--operation mode is normal

X1_un1_state_i_227_0_0_a2_1_1_a = !Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_2 & X1_N_2377_i_0_a2_s;


--X1_un1_un14433_s_instr_category_1_91_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2 = !Y1_command_o_6 & !Y1_command_o_7 & X1_N_2453_i_i_o2 & X1_un1_un14433_s_instr_category_1_91_i_a2_0_0;


--X1_un1_state_i_227_0_0_a2_4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_227_0_0_a2_4_0_a
--operation mode is normal

X1_un1_state_i_227_0_0_a2_4_0_a = !X1_un1_un14433_s_instr_category_1_91_i_a2_1_0 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]) # !Y1_command_o_0;


--Y1_s_r1_b2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[7]
--operation mode is normal

Y1_s_r1_b2[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r1_b2[7] = DFFEA(Y1_s_r1_b2[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[7]
--operation mode is normal

Y1_s_r0_b2[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r0_b2[7] = DFFEA(Y1_s_r0_b2[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[7]
--operation mode is normal

Y1_s_r1_b0[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r1_b0[7] = DFFEA(Y1_s_r1_b0[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[7]
--operation mode is normal

Y1_s_r0_b0[7]_lut_out = Y1_s_data_15_0_3;
Y1_s_r0_b0[7] = DFFEA(Y1_s_r0_b0[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_s_reg_data_17[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[1]
--operation mode is normal

Y1_s_reg_data_17[1] = Y1_s_reg_data_17_c[1] & (M1_s_recv_buf_1 # !Y1_s_preadr[4]) # !Y1_s_reg_data_17_c[1] & Y1_s_r1_b3[1] & Y1_s_preadr[4];


--Y1_s_reg_data_20[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20[1]
--operation mode is normal

Y1_s_reg_data_20[1] = Y1_s_reg_data_20_c[1] & (Y1_scon_0_1 # !Y1_s_preadr[3]) # !Y1_s_reg_data_20_c[1] & Y1_s_r0_b3[1] & Y1_s_preadr[3];


--Y1_s_reg_data_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[1]
--operation mode is normal

Y1_s_reg_data_6[1] = Y1_s_r1_b2[1] & (Y1_s_r1_b0[1] # Y1_s_preadr[4]) # !Y1_s_r1_b2[1] & Y1_s_r1_b0[1] & !Y1_s_preadr[4];


--Y1_s_bit_data_13_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_1_0
--operation mode is normal

Y1_s_bit_data_13_1_0 = Y1_b[1] & (Y1_psw_o[1] # Y1_s_preadr[5]) # !Y1_b[1] & Y1_psw_o[1] & !Y1_s_preadr[5];


--Y1_s_reg_data_28_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[1]
--operation mode is normal

Y1_s_reg_data_28_c[1] = Y1_s_preadr[7] & (Y1_s_reg_data_15[1] # Y1_s_reg_data_sn_m16_i_3) # !Y1_s_preadr[7] & Y1_s_reg_data_1[1] & !Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_18[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18[1]
--operation mode is normal

Y1_tsel_1__Z_qfbk = Y1_tsel_1__Z;
Y1_s_reg_data_18[1] = Y1_s_reg_data_18_c[1] & (Y1_tsel_1__Z_qfbk # !Y1_s_preadr[2]) # !Y1_s_reg_data_18_c[1] & N1_s_counth0_1 & Y1_s_preadr[2];

--Y1_tsel_1__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_1__Z
--operation mode is normal

Y1_tsel_1__Z_sload_eqn = Y1_s_data_14_0_1;
Y1_tsel_1__Z = DFFEA(Y1_tsel_1__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_21[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21[1]
--operation mode is normal

Y1_pcon_1__Z_qfbk = Y1_pcon_1__Z;
Y1_s_reg_data_21[1] = Y1_s_reg_data_21_c[1] & (Y1_pcon_1__Z_qfbk # !Y1_s_preadr[1]) # !Y1_s_reg_data_21_c[1] & Y1_dpl[1] & Y1_s_preadr[1];

--Y1_pcon_1__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_1__Z
--operation mode is normal

Y1_pcon_1__Z_sload_eqn = Y1_s_data_14_0_1;
Y1_pcon_1__Z = DFFEA(Y1_pcon_1__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_s_reg_data_19[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19[1]
--operation mode is normal

Y1_s_reg_data_19[1] = Y1_s_reg_data_19_c[1] & (Y1_ip_1 # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_c[1] & Y1_ie_1 & Y1_s_preadr[3];


--Y1_s_reg_data_22[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22[1]
--operation mode is normal

Y1_s_reg_data_22[1] = Y1_s_preadr[7] & !Y1_s_reg_data_22_a[1] # !Y1_s_preadr[7] & Y1_s_reg_data_9[1];


--Y1_s_r1_b0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[1]
--operation mode is normal

Y1_s_r1_b0[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r1_b0[1] = DFFEA(Y1_s_r1_b0[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[1]
--operation mode is normal

Y1_s_r0_b0[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r0_b0[1] = DFFEA(Y1_s_r0_b0[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--Y1_s_r1_b2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[1]
--operation mode is normal

Y1_s_r1_b2[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r1_b2[1] = DFFEA(Y1_s_r1_b2[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[1]
--operation mode is normal

Y1_s_r0_b2[1]_lut_out = Y1_s_data_14_0_1;
Y1_s_r0_b2[1] = DFFEA(Y1_s_r0_b2[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_reg_data_17[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17[2]
--operation mode is normal

Y1_s_reg_data_17[2] = Y1_s_reg_data_17_c[2] & (M1_s_recv_buf_2 # !Y1_s_preadr[4]) # !Y1_s_reg_data_17_c[2] & Y1_s_r1_b3[2] & Y1_s_preadr[4];


--Y1_s_reg_data_20_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_i_m3[2]
--operation mode is normal

Y1_s_reg_data_20_i_m3[2] = Y1_s_reg_data_20_i_m3_c[2] & (M1_s_rb8 # !Y1_s_preadr[3]) # !Y1_s_reg_data_20_i_m3_c[2] & Y1_s_r0_b3[2] & Y1_s_preadr[3];


--Y1_s_reg_data_23_i_m2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_23_i_m2[2]
--operation mode is normal

Y1_s_reg_data_23_i_m2[2] = Y1_s_r1_b2[2] & (Y1_s_r1_b0[2] # Y1_s_preadr[4]) # !Y1_s_r1_b2[2] & Y1_s_r1_b0[2] & !Y1_s_preadr[4];


--Y1_s_reg_data_28_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_28_c[2]
--operation mode is normal

Y1_s_reg_data_28_c[2] = Y1_s_preadr[7] & (Y1_s_reg_data_24_i_m2[2] # Y1_s_reg_data_sn_m16_i_3) # !Y1_s_preadr[7] & Y1_s_reg_data_24_i_m2_0[2] & !Y1_s_reg_data_sn_m16_i_3;


--Y1_s_reg_data_21_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3[2]
--operation mode is normal

Y1_pcon_2__Z_qfbk = Y1_pcon_2__Z;
Y1_s_reg_data_21_i_m3[2] = Y1_s_reg_data_21_i_m3_c[2] & (Y1_pcon_2__Z_qfbk # !Y1_s_preadr[0]) # !Y1_s_reg_data_21_i_m3_c[2] & !Y1_sp_i[2] & Y1_s_preadr[0];

--Y1_pcon_2__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pcon_2__Z
--operation mode is normal

Y1_pcon_2__Z_sload_eqn = Y1_s_data_14_0_2;
Y1_pcon_2__Z = DFFEA(Y1_pcon_2__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_36_0_a3_0_a2, , );


--Y1_s_reg_data_18_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_i_m3[2]
--operation mode is normal

Y1_tsel_2__Z_qfbk = Y1_tsel_2__Z;
Y1_s_reg_data_18_i_m3[2] = Y1_s_reg_data_18_i_m3_c[2] & (Y1_tsel_2__Z_qfbk # !Y1_s_preadr[1]) # !Y1_s_reg_data_18_i_m3_c[2] & N1_s_countl0_2 & Y1_s_preadr[1];

--Y1_tsel_2__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel_2__Z
--operation mode is normal

Y1_tsel_2__Z_sload_eqn = Y1_s_data_14_0_2;
Y1_tsel_2__Z = DFFEA(Y1_tsel_2__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_reg_data_19_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m3[2]
--operation mode is normal

Y1_s_reg_data_19_i_m3[2] = Y1_s_reg_data_19_i_m3_c[2] & (Y1_ip_2 # !Y1_s_preadr[3]) # !Y1_s_reg_data_19_i_m3_c[2] & Y1_ie_2 & Y1_s_preadr[3];


--Y1_s_reg_data_22_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3[2]
--operation mode is normal

Y1_s_reg_data_22_i_m3[2] = Y1_s_preadr[7] & !Y1_s_reg_data_22_i_m3_a[2] # !Y1_s_preadr[7] & (Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0_i_m3[2] # !Y1_s_reg_data_sn_m7_0_a5 & !Y1_s_reg_data_22_i_m3_a[2]);


--Y1_s_r1_b2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b2[2]
--operation mode is normal

Y1_s_r1_b2[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r1_b2[2] = DFFEA(Y1_s_r1_b2[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_24_i_i_a2, , );


--Y1_s_r0_b2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b2[2]
--operation mode is normal

Y1_s_r0_b2[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r0_b2[2] = DFFEA(Y1_s_r0_b2[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_28_i_i_a2, , );


--Y1_s_r1_b0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r1_b0[2]
--operation mode is normal

Y1_s_r1_b0[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r1_b0[2] = DFFEA(Y1_s_r1_b0[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_37_i_i_a2, , );


--Y1_s_r0_b0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_r0_b0[2]
--operation mode is normal

Y1_s_r0_b0[2]_lut_out = Y1_s_data_14_0_2;
Y1_s_r0_b0[2] = DFFEA(Y1_s_r0_b0[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_34_i_i_a2, , );


--X1_un1_un15_s_instr_category_2_0_a4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_1_a
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_1_a = X1_un1_un15_s_instr_category_2_0_a4_3_0 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_un15_s_instr_category_2_0_a4_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_3
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_3 = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un1_un15_s_instr_category_2_0_a4_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_2_0_a4_0_a
--operation mode is normal

X1_un1_un15_s_instr_category_2_0_a4_0_a = Y1_command_o_6 & (!Y1_command_o_7 # !Y1_command_o_5) # !Y1_command_o_6 & !X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3] & (Y1_command_o_7 # !Y1_command_o_5);


--X1_un1_un462_s_instr_category_1_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_3_a
--operation mode is normal

X1_un1_un462_s_instr_category_1_3_a = !Y1_un9_s_command & (!X1_N_2435_i_i_o2 # !X1_N_2442_i_i_o2 # !X1_pc_inc_en_o_0_iv_0_a2_0_0[3]);


--X1_un1_un462_s_instr_category_1_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un462_s_instr_category_1_2
--operation mode is normal

X1_un1_un462_s_instr_category_1_2 = !X1_un4987_s_instr_category_0_a2 & !X1_un4253_s_instr_category_0_a3 & !X1_un12444_s_instr_category_0_a3_0_a2 # !Y1_state_o_2;


--X1_un1_un333_s_instr_category_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_0_a
--operation mode is normal

X1_un1_un333_s_instr_category_1_0_a = !Y1_command_o_2 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un7186_s_instr_category_i_i_a3_1_s & X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_help_en_o_1_iv_0_o2_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_o2_1_a[0]
--operation mode is normal

X1_help_en_o_1_iv_0_o2_1_a[0] = !X1_N_2380_i_i_o2 # !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1_command_o_0 # !Y1_command_o_2;


--M1_s_recv_buf_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_0
--operation mode is normal

M1_s_recv_buf_0_lut_out = M1_s_recv_sh[1] & (M1_s_recv_sh[0] # !M1_s_recv_state[1]) # !M1_s_recv_sh[1] & M1_s_recv_sh[0] & M1_s_recv_state[1];
M1_s_recv_buf_0 = DFFEA(M1_s_recv_buf_0_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[0]
--operation mode is normal

Y1_s_reg_data_17_c[0] = Y1_s_preadr[7] & (Y1_tmod_0_0 # Y1_s_preadr[4]) # !Y1_s_preadr[7] & Y1_s_r1_b1[0] & !Y1_s_preadr[4];


--Y1_s_reg_data_20_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[0]
--operation mode is normal

Y1_s_reg_data_20_c[0] = Y1_s_preadr[7] & (Y1_s_preadr[3] # !Y1_s_p1_i[0]) # !Y1_s_preadr[7] & Y1_s_r0_b2[0] & !Y1_s_preadr[3];


--Y1_b[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[0]
--operation mode is normal

Y1_b[0]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_14_0_0 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[0] = DFFEA(Y1_b[0]_lut_out, L1__clk0, reset_n, , Y1_N_2205_i, , );


--Y1_psw_o[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[0]
--operation mode is normal

Y1_psw_o[0]_lut_out = Y1_acc_7 $ Y1_acc_6 $ Y1_s_p_0 $ Y1_s_p_a;
Y1_psw_o[0] = DFFEA(Y1_psw_o[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_15[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[0]
--operation mode is normal

Y1_ssel_0__Z_qfbk = Y1_ssel_0__Z;
Y1_s_reg_data_15[0] = N1_s_counth1_0 & (Y1_ssel_0__Z_qfbk # !Y1_s_preadr[1]) # !N1_s_counth1_0 & Y1_s_preadr[1] & Y1_ssel_0__Z_qfbk;

--Y1_ssel_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_0__Z
--operation mode is normal

Y1_ssel_0__Z_sload_eqn = Y1_s_data_14_0_0;
Y1_ssel_0__Z = DFFEA(Y1_ssel_0__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[0]
--operation mode is normal

Y1_s_reg_data_1[0] = Y1_s_r0_b1[0] & (Y1_s_r0_b0[0] # Y1_s_preadr[3]) # !Y1_s_r0_b1[0] & Y1_s_r0_b0[0] & !Y1_s_preadr[3];


--Y1_s_reg_data_21_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[0]
--operation mode is normal

Y1_s_reg_data_21_c[0] = Y1_s_preadr[1] & (Y1_dpl[0] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[0] & !Y1_s_preadr[0];


--N1_s_counth0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_0
--operation mode is arithmetic

N1_s_counth0_0_lut_out = N1_s_counth0_0 $ N1_un1_s_tf115_10_i;
N1_s_counth0_0_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_0) # (N1_un1_s_tf115_13 & N1_s_counth0_0_lut_out);
N1_s_counth0_0_reg_input = N1_s_counth0_0_sload_eqn & N1_N_4645_i;
N1_s_counth0_0 = DFFEA(N1_s_counth0_0_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[0]
--operation mode is arithmetic

N1_s_counth0_cout[0] = CARRY(N1_s_counth0_0 & N1_un1_s_tf115_10_i);


--Y1_s_reg_data_18_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[0]
--operation mode is normal

Y1_s_reg_data_18_c[0] = Y1_s_preadr[1] & (N1_s_countl0_0 # Y1_s_preadr[2]) # !Y1_s_preadr[1] & Y1_tcon_0[0] & !Y1_s_preadr[2];


--Y1_un1_gprbit_1527_4_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_4_i
--operation mode is normal

Y1_un1_gprbit_1527_4_i = Y1_gprbit_1527_i_0_i_a3_0_a2 & !Y1_s_adr_1_iv_7[3] & Y1_sp23_i_0_o5_1_i_a2 & Y1_un1_gprbit_1527_4_i_2;


--Y1_s_reg_data_27_i_m2_1_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_1_c[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2_1_c[0] = Y1_s_preadr[4] & (Y1_s_preadr[3] # !Y1_s_p3_i[0]) # !Y1_s_preadr[4] & !Y1_s_p2_i[0] & !Y1_s_preadr[3];


--Y1_s_reg_data_27_i_m2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_0_a[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2_0_a[0] = DB1_q_a[0] & Y1_s_preadr[7] & !Y1_s_reg_data_27_i_m2_5[0] # !DB1_q_a[0] & (!Y1_s_reg_data_27_i_m2_5[0] # !Y1_s_preadr[7]);


--Y1_s_reg_data_35_15_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m2[0]
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m2[0] = Y1_s_reg_data_35_15_0_i_m2_c[0] & (Y1_s_reg_data_35_13_0[0] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_15_0_i_m2_c[0] & Y1_s_preadr[1] & Y1_s_reg_data_35_6_0[0];


--Y1_psw_31_0_iv_0_o3_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_o3_0_a[3]
--operation mode is normal

Y1_psw_31_0_iv_0_o3_0_a[3] = !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_2_iv_0;


--Y1_psw_31_0_iv_0_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_3[3]
--operation mode is normal

Y1_psw_31_0_iv_0_3[3] = Y1_psw_31_0_iv_0_0[3] & (Y1_psw_o[3] # Y1_un1_gprbit_1527_67_0_o4 # Y1_psw_31_0_iv_0_3_a[3]);


--Y1_psw_31_0_iv_0_a2_7_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_a2_7_1[3]
--operation mode is normal

Y1_psw_31_0_iv_0_a2_7_1[3] = !Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0;


--M1_s_recv_buf_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_3
--operation mode is normal

M1_s_recv_buf_3_lut_out = M1_s_recv_sh[4] & (M1_s_recv_sh[3] # !M1_s_recv_state[1]) # !M1_s_recv_sh[4] & M1_s_recv_sh[3] & M1_s_recv_state[1];
M1_s_recv_buf_3 = DFFEA(M1_s_recv_buf_3_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[3]
--operation mode is normal

Y1_s_reg_data_17_c[3] = Y1_s_preadr[7] & (Y1_tmod_0_3 # Y1_s_preadr[4]) # !Y1_s_preadr[7] & Y1_s_r1_b1[3] & !Y1_s_preadr[4];


--Y1_s_reg_data_20_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[3]
--operation mode is normal

Y1_s_reg_data_20_c[3] = Y1_s_preadr[7] & (Y1_s_preadr[3] # !Y1_s_p1_i[3]) # !Y1_s_preadr[7] & Y1_s_r0_b2[3] & !Y1_s_preadr[3];


--Y1_b[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[3]
--operation mode is normal

Y1_b[3]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_14_0_3 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[3] = DFFEA(Y1_b[3]_lut_out, L1__clk0, reset_n, , Y1_N_2240_i, , );


--Y1_s_reg_data_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[3]
--operation mode is normal

Y1_ssel_3__Z_qfbk = Y1_ssel_3__Z;
Y1_s_reg_data_15[3] = N1_s_counth1_3 & (Y1_ssel_3__Z_qfbk # !Y1_s_preadr[1]) # !N1_s_counth1_3 & Y1_s_preadr[1] & Y1_ssel_3__Z_qfbk;

--Y1_ssel_3__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_3__Z
--operation mode is normal

Y1_ssel_3__Z_sload_eqn = Y1_s_data_14_0_3;
Y1_ssel_3__Z = DFFEA(Y1_ssel_3__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[3]
--operation mode is normal

Y1_s_reg_data_1[3] = Y1_s_r0_b1[3] & (Y1_s_r0_b0[3] # Y1_s_preadr[3]) # !Y1_s_r0_b1[3] & Y1_s_r0_b0[3] & !Y1_s_preadr[3];


--Y1_s_reg_data_21_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[3]
--operation mode is normal

Y1_s_reg_data_21_c[3] = Y1_s_preadr[1] & (Y1_dpl[3] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[3] & !Y1_s_preadr[0];


--N1_s_counth0_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_3
--operation mode is arithmetic

N1_s_counth0_3_carry_eqn = N1_s_counth0_cout[2];
N1_s_counth0_3_lut_out = N1_s_counth0_3 $ N1_s_counth0_3_carry_eqn;
N1_s_counth0_3_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_3) # (N1_un1_s_tf115_13 & N1_s_counth0_3_lut_out);
N1_s_counth0_3_reg_input = N1_s_counth0_3_sload_eqn & N1_N_4645_i;
N1_s_counth0_3 = DFFEA(N1_s_counth0_3_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[3]
--operation mode is arithmetic

N1_s_counth0_cout[3] = CARRY(!N1_s_counth0_cout[2] # !N1_s_counth0_3);


--Y1_s_reg_data_18_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[3]
--operation mode is normal

Y1_s_reg_data_18_c[3] = Y1_s_preadr[1] & (N1_s_countl0_3 # Y1_s_preadr[2]) # !Y1_s_preadr[1] & Y1_tcon_0_3 & !Y1_s_preadr[2];


--Y1_s_reg_data_19_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[3]
--operation mode is normal

Y1_s_reg_data_19_c[3] = Y1_s_preadr[4] & (Y1_s_preadr[3] # !Y1_s_p3_i[3]) # !Y1_s_preadr[4] & !Y1_s_p2_i[3] & !Y1_s_preadr[3];


--Y1_s_reg_data_22_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[3]
--operation mode is normal

Y1_s_reg_data_22_a[3] = DB1_q_a[3] & Y1_s_preadr[7] & !Y1_s_reg_data_10[3] # !DB1_q_a[3] & (!Y1_s_reg_data_10[3] # !Y1_s_preadr[7]);


--Y1_s_reg_data_35_15_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[3]
--operation mode is normal

Y1_s_reg_data_35_15_0[3] = Y1_s_reg_data_35_15_0_c[3] & (Y1_s_reg_data_35_13_0[3] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_15_0_c[3] & Y1_s_preadr[1] & Y1_s_reg_data_35_6_0[3];


--Y1_p0_8_i_m4[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|p0_8_i_m4[5]
--operation mode is normal

Y1_p0_8_i_m4[5] = Y1_s_data_15_0_1 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_bdata_12_0) # !Y1_s_data_15_0_1 & !X1_regs_wr_en_o_3_iv_0 & Y1_s_bdata_12_0;

--Y1_ip[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ip[5]
--operation mode is normal

Y1_ip[5] = DFFEA(Y1_p0_8_i_m4[5], L1__clk0, reset_n, , Y1_N_3151_i, , );


--Y1_tsel[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[5]
--operation mode is normal

Y1_tsel[5]_lut_out = Y1_s_data_15_0_1;
Y1_tsel[5] = DFFEA(Y1_tsel[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_s_p1_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[5]
--operation mode is normal

Y1_s_p1_i[5]_lut_out = !p1_i[5];
Y1_s_p1_i[5] = DFFEA(Y1_s_p1_i[5]_lut_out, L1__clk0, reset_n, , , , );


--Y1_psw_o[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[5]
--operation mode is normal

Y1_psw_o[5]_lut_out = Y1_psw_o_i_m_0_1[5] & (Y1_psw_o[5] # Y1_psw_31_0[5] & Y1_psw_31_1[5]);
Y1_psw_o[5] = DFFEA(Y1_psw_o[5]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_17_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[5]
--operation mode is normal

Y1_s_reg_data_17_c[5] = Y1_s_preadr[7] & (Y1_tcon_0_5 # Y1_s_preadr[0]) # !Y1_s_preadr[7] & Y1_s_r0_b1[5] & !Y1_s_preadr[0];


--Y1_s_reg_data_16_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16_c[5]
--operation mode is normal

Y1_s_reg_data_16_c[5] = Y1_s_preadr[1] & (Y1_dpl[5] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[5] & !Y1_s_preadr[0];


--N1_s_countl0_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_5
--operation mode is arithmetic

N1_s_countl0_5_carry_eqn = N1_s_countl0_cout[4];
N1_s_countl0_5_lut_out = N1_s_countl0_5 $ N1_s_countl0_5_carry_eqn;
N1_s_countl0_5_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[5]) # (N1_un1_wt_i_7 & N1_s_countl0_5_lut_out);
N1_s_countl0_5 = DFFEA(N1_s_countl0_5_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[5]
--operation mode is arithmetic

N1_s_countl0_cout[5] = CARRY(!N1_s_countl0_cout[4] # !N1_s_countl0_5);


--Y1_s_reg_data_20_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[5]
--operation mode is normal

Y1_s_reg_data_20_c[5] = Y1_s_preadr[0] & (N1_s_counth1_5 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & N1_s_counth0_5 & !Y1_s_preadr[1];


--Y1_s_reg_data_19_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[5]
--operation mode is normal

Y1_s_reg_data_19_c[5] = Y1_s_preadr[0] & (Y1_s_r1_b2[5] # Y1_s_preadr[3]) # !Y1_s_preadr[0] & Y1_s_r0_b2[5] & !Y1_s_preadr[3];


--Y1_scon_0_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_0[5]
--operation mode is normal

Y1_scon_0_10_0[5] = Y1_un1_s_adr_3_i_i_a3 & (Y1_scon_0_10_0_a[5] & Y1_s_bdata_12_0 # !Y1_scon_0_10_0_a[5] & Y1_scon_0_5) # !Y1_un1_s_adr_3_i_i_a3 & Y1_scon_0_5;


--M1_s_recv_sh[6] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[6]
--operation mode is normal

M1_s_recv_sh[6]_lut_out = M1_s_recv_sh[7] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[6] = DFFEA(M1_s_recv_sh[6]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--Y1_s_reg_data_35_13_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[5]
--operation mode is normal

Y1_s_reg_data_35_13_0[5] = Y1_s_reg_data_35_13_0_c[5] & (Y1_gprbit_15[5] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_13_0_c[5] & Y1_gprbit_11[5] & Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[5]
--operation mode is normal

Y1_s_reg_data_35_6_0[5] = Y1_s_reg_data_35_6_0_c[5] & (Y1_gprbit_14[5] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_6_0_c[5] & Y1_gprbit_10[5] & Y1_s_preadr[1];


--Y1_s_reg_data_35_15_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[5]
--operation mode is normal

Y1_s_reg_data_35_15_0_c[5] = Y1_s_preadr[0] & (Y1_s_preadr[3] # Y1_s_reg_data_35_10_0[5]) # !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_35_3_0[5];


--Y1_un1_gprbit_1527_24_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_24_i_i_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_24_i_i_a2_0 = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_s_reti_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_s_reti_0_a
--operation mode is normal

Y1_un1_s_reti_0_a = Y1_s_ir_0 & !E1_prog_data_o_0 & Y1_state_o_3 # !Y1_s_ir_0 & (!Y1_state_o_3 # !E1_prog_data_o_0);


--Y1_un1_gprbit_1527_91_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_91_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_91_0_a3 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_4_2 & (Y1_un1_gprbit_1527_91_0_a3_a # Y1_un1_gprbit_1527_61_0_a2);


--Y1_N_3242_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3242_i
--operation mode is normal

Y1_N_3242_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_N_3453_i_0_a2;


--Y1_scon_0_10_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[1]
--operation mode is normal

Y1_scon_0_10_a[1] = Y1_G_370 & !Y1_s_bdata_12_0 # !Y1_G_370 & !Y1_scon_0_1 & !Y1_s_ti_edge[0];


--Y1_scon_0_10_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[0]
--operation mode is normal

Y1_scon_0_10_a[0] = Y1_G_369_0 & (Y1_un92_s_adr_5_i_i_o3 & !Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & Y1_scon_0_1_Z[0]) # !Y1_G_369_0 & Y1_scon_0_1_Z[0];


--Y1_un1_gprbit_1527_41_0_a4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_41_0_a4
--operation mode is normal

Y1_un1_gprbit_1527_41_0_a4 = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_111_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_111_0_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_111_0_a2_a = !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_67_0_o4 # !X1_regs_wr_en_o_2_iv_0) # !Y1_s_adr_0_iv_5_m8_0_a2;


--X1_help_en_o_1_iv_0_a2_6_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|help_en_o_1_iv_0_a2_6_0[0]
--operation mode is normal

X1_help_en_o_1_iv_0_a2_6_0[0] = !Y1_command_o_4 & Y1_command_o_0 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--X1_un1_state_i_19_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_19_0_a2_2
--operation mode is normal

X1_un1_state_i_19_0_a2_2 = !Y1_command_o_6 & !Y1_command_o_2 & X1_un1_state_i_19_0_a2_2_a & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1[1] = !Y1_command_o_0 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un1_s_intblock_102_i_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_0_1
--operation mode is normal

X1_un1_s_intblock_102_i_a3_0_1 = Y1_state_o_i_0 & !X1_un4_s_intblock_0 & !X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2[1];


--X1_un1_s_intblock_102_i_o2_2_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_6
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_6 = !X1_un1_s_intblock_102_i_a6_2 & !X1_un1_s_intblock_102_i_a6_1 & !X1_un1_s_intblock_102_i_a6 & !X1_un1_s_intblock_102_i_a6_0;


--X1_un1_s_intblock_102_i_o3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o3_0
--operation mode is normal

X1_un1_s_intblock_102_i_o3_0 = !X1_un1_s_intblock_102_i_o3_0_a & (!Y1_un1_command_o_4_2 # !Y1_command_o_4 # !X1_un1_s_intblock_102_i_a2_0_0);


--X1_un1_state_i_20_0_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_20_0_a2_0_a2_0
--operation mode is normal

X1_un1_state_i_20_0_a2_0_a2_0 = !Y1_command_o_6 & X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un1_un15_s_instr_category_2_0_a4_3_0;


--X1_un100_s_intblock_m_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un100_s_intblock_m_1_a
--operation mode is normal

X1_un100_s_intblock_m_1_a = !X1_un4685_s_instr_category_0_a2 & !X1_un14433_s_instr_category_0_a3 & !X1_alu_cmd_o_2_iv_i_i_a2_17_1[2] & X1_un1_un333_s_instr_category_1_3;


--X1_s_pc_inc_en_28_m_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_28_m_0[0]
--operation mode is normal

X1_s_pc_inc_en_28_m_0[0] = !Y1_state_o_0 & Y1_state_o_i_0 & (X1_un145_state_0_a2 # !Y1_state_o_1);


--X1_pc_inc_en_o_2_iv_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_3[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_3[0] = !X1_pc_inc_en_o_0_iv_0_a2_0[3] & (X1_un1_un1406_s_instr_category_1 # !X1_un4_s_intblock_0_0 # !Y1_state_o_1);


--X1_pc_inc_en_o_2_iv_4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_4[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_4[0] = X1_pc_inc_en_o_2_iv_1[0] & (!X1_state_i_m_28_2[2] # !X1_state_i_m_12_1[2] # !X1_state_i_m_28_1[2]);


--X1_pc_inc_en_o_2_iv_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_2[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_2[0] = X1_pc_inc_en_o_2_iv_0_Z[0] & (!X1_un4_s_intblock_0 # !X1_un1_s_intblock_102_i_a3_1_0 # !Y1_state_o_i_0);


--X1_s_pc_inc_en_38_m_2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|s_pc_inc_en_38_m_2_a[0]
--operation mode is normal

X1_s_pc_inc_en_38_m_2_a[0] = !X1_data_mux_o_1_iv_0_a2_8[3] & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_N_2380_i_i_o2 # !Y1_state_o_i_0;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0[1] = Y1_state_o_2 & (X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] # X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_N_2442_i_i_o2);


--X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_a2_7_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_a2_7_a[1] = !X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3] # !Y1_command_o_3 # !Y1_state_o_2;


--X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_i_o2_0_0_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_i_o2_0_0_a[1] = X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (Y1_command_o_2 & !Y1_command_o_0 # !X1_un1_state_i_39_0_0_o2_0_o2);


--X1_alu_cmd_o_2_iv_i_o2_7_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_o2_7_0_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_o2_7_0_a[1] = !X1_un7186_s_instr_category_i_i_a3_1 & (!X1_N_2380_i_i_o2 # !Y1_command_o_0 # !Y1_command_o_5);


--X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 = !X1_N_2435_i_i_o2 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_un13418_s_instr_category_i_o2_0_m2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un13418_s_instr_category_i_o2_0_m2
--operation mode is normal

X1_un1_un13418_s_instr_category_i_o2_0_m2 = Y1_command_o_0 & (!X1_un1_s_instr_category_7_i_a6_0_1 # !Y1_command_o_2) # !Y1_command_o_0 & !X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--X1_un7939_s_instr_category_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7939_s_instr_category_0_a3
--operation mode is normal

X1_un7939_s_instr_category_0_a3 = X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un7186_s_instr_category_i_i_a3_1_s & X1_un1_un15_s_instr_category_2_0_a4_3_0 & X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_alu_cmd_o_2_iv_i_i_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_0_a[2]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_0_a[2] = X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & (!X1_un1_un13418_s_instr_category_i_o2_0_m2 & X1_un4_s_intblock_0_0 # !X1_un4_s_intblock_0) # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2 & !X1_un1_un13418_s_instr_category_i_o2_0_m2 & X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_2_iv_0_a3_4_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_4_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_4_1[5] = Y1_state_o_1 & !Y1_command_o_1 & Y1_command_o_2 & !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--X1_alu_cmd_o_2_iv_0_a3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0[5] = !X1_alu_cmd_o_2_iv_0_a3_0_a[5] & (X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !Y1_command_o_7 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_alu_cmd_o_2_iv_0_a3_0_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0_1[5] = Y1_command_o_1 & !Y1_command_o_2 & !Y1_command_o_6 & Y1_command_o_0;


--X1_alu_cmd_o_2_iv_0_o2_3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o2_3_0_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o2_3_0_a[5] = !X1_N_2399_i_i_o2 # !Y1_command_o_5 # !Y1_state_o_2;


--X1_alu_cmd_o_2_iv_0_a3_5_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_5_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_5_1[5] = !X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] & Y1_state_o_1 & !Y1_command_o_1 & Y1_command_o_2;


--X1_alu_cmd_o_2_iv_0_o4_0_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_0_0[5] = X1_alu_cmd_o_2_iv_0_a3_3_1[5] & !X1_alu_cmd_o_2_iv_0_o4_0_0_a[5] & (!X1_alu_cmd_o_2_iv_0_a3_2_0[5] # !X1_N_2442_i_i_o2) # !X1_alu_cmd_o_2_iv_0_a3_3_1[5] & (!X1_alu_cmd_o_2_iv_0_a3_2_0[5] # !X1_N_2442_i_i_o2);


--X1_alu_cmd_o_2_iv_0_a3_1_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_1_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_1_0[5] = !Y1_command_o_6 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & Y1_state_o_i_0 # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & Y1_state_o_2);


--X1_alu_cmd_o_2_iv_0_a3_6_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_6_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_6_1[5] = Y1_state_o_2 & Y1_command_o_6 & !Y1_command_o_7 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_alu_cmd_o_2_iv_0_o4_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_3[5] = X1_alu_cmd_o_2_iv_0_o4_3_a[5] # Y1_command_o_6 & !X1_N_2380_i_i_o2 # !Y1_un1_command_o_4_2_0;


--X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a4_1_1_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a4_1_1_a[5] = !Y1_command_o_3 # !Y1_state_o_2 # !Y1_state_o_i_0;


--X1_alu_cmd_o_2_iv_i_i_o2_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_6[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_6[1] = X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] & (!X1_N_2446_i_i_o2 # !Y1_state_o_2) # !X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] & !X1_N_2442_i_i_o2 & (!X1_N_2446_i_i_o2 # !Y1_state_o_2);


--X1_alu_cmd_o_2_iv_i_i_o2_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_5[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_5[1] = X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] & !X1_N_2438_i_i_o2 & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2) # !X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] & (!X1_N_2446_i_i_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_1[1] = X1_un4_s_intblock_0 # !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_0[1] & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] # !X1_alu_cmd_o_2_iv_0_a2_12_1[4]);


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_2_a[1] = X1_alu_cmd_o_2_iv_i_i_o2_4[1] & (!X1_N_2438_i_i_o2 # !X1_N_2380_i_i_o2 # !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_3[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3[1] = X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 & X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] # !X1_N_2397_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_6[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_6[1] = X1_alu_cmd_o_2_iv_0_o2_0[4] & (X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] # X1_alu_cmd_o_2_iv_i_i_6_2_m8_0_a3_0 # !Y1_state_o_2);


--X1_un1_un1251_s_instr_category is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1251_s_instr_category
--operation mode is normal

X1_un1_un1251_s_instr_category = X1_un1_un1251_s_instr_category_a # !X1_un1_s_instr_category_7_i_a6_0_1 # !Y1_command_o_0 # !Y1_command_o_2;


--X1_state_i_m_13_d_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_13_d_a[2]
--operation mode is normal

X1_state_i_m_13_d_a[2] = !Y1_command_o_3 & !X1_N_2435_i_i_o2 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 # !X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2;


--X1_un1_s_intblock_75_i_i2_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2
--operation mode is normal

X1_un1_s_intblock_75_i_i2_i_a2 = !Y1_command_o_5 & !X1_un100_s_intblock & X1_N_2399_i_i_o2 & X1_un1_s_intblock_75_i_i2_i_a2_a;


--X1_un1_s_intblock_47 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_47
--operation mode is normal

X1_un1_s_intblock_47 = Y1_state_o_1 & X1_un37_s_instr_category_0_a2_1_a3_0_a2_1 & X1_N_2438_i_i_o2 & !X1_un4_s_intblock_0;


--X1_alu_cmd_o_3_iv_7_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_7_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_7_a[0] = !X1_un9757_s_instr_category_0_a2 & (X1_un1_s_instr_category_5_1 # !Y1_state_o_2) # !X1_un4_s_intblock_0_0;


--X1_alu_cmd_o_3_iv_1_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_1_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_1_a[0] = Y1_command_o_5 & !Y1_command_o_7 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & X1_N_2438_i_i_o2;


--X1_alu_cmd_o_3_iv_6_0_a2_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_6_0_a2_a[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_6_0_a2_a[0] = !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un1_state_i_227_0_0_a3_1_0 # !X1_un7186_s_instr_category_i_i_a3_1_s # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0;


--X1_alu_cmd_o_3_iv_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_2[0]
--operation mode is normal

X1_alu_cmd_o_3_iv_2[0] = X1_alu_cmd_o_1_0[0] & (X1_un4_s_intblock_0 # !X1_un1_s_intblock_31_0_a2_0_a2_0) # !Y1_state_o_2;


--X1_alu_cmd_o_3_iv_i_o2_8_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_8_a[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_8_a[3] = !X1_un7939_s_instr_category_0_a3 & (!X1_N_2438_i_i_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_3_iv_i_o2_7_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_o2_7_0_a[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_o2_7_0_a[3] = !Y1_command_o_5 & (X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] # X1_un2865_s_instr_category_4_0_a2_0_0_a2_0_0_a3_0_a2 & X1_adrx_mux_o_0_a2_0_a3_1_i[1]);


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_N_2433_i_i & X1_N_2442_i_i_o2 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1];


--X1_un7747_s_instr_category_i_i_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un7747_s_instr_category_i_i_a3
--operation mode is normal

X1_un7747_s_instr_category_i_i_a3 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un7186_s_instr_category_i_i_a3_1_s & X1_un1_state_i_227_0_0_a3_1_0 & X1_un7558_s_instr_category_0_a2_0_a2_s;


--X1_alu_cmd_o_3_iv_i_a2_1_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_1_1[3]
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_1_1[3] = !X1_un11512_s_instr_category_0_a3 & (!X1_un1_un781_s_instr_category_1_0_a6_0_4 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un7186_s_instr_category_i_i_a3_1_s);


--X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a
--operation mode is normal

X1_alu_cmd_o_3_iv_i_a2_5tt_3_m3_e_0_a2_a = !X1_un1_state_i_39_i_a2_i_a2 & !X1_un1_s_intblock_75_i_i2_i_a2 & !X1_alu_cmd_o_2_iv_11_0_o2_0_a2[1] & X1_un1_state_i_40_i_a2;


--U1_op_b_o_1_0_o2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_a[0]
--operation mode is normal

U1_op_b_o_1_0_o2_a[0] = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0 # !X1_alu_cmd_o_2_iv_i_i_0 # !U1_cy_o_0_iv_0_a2_8[0];


--U1_op_b_o_1_0_o2_0_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_2[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0_2[0] = X1_alu_cmd_o_2_iv_i_i_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !U1_op_b_o_1_0_o2_0_2_a[0];


--U1_op_b_o_1_0_a2_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_a2_1[0]
--operation mode is normal

U1_op_b_o_1_0_a2_1[0] = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0 & X1_alu_cmd_o_2_iv_i_i_0 & U1_opb_o_iv_0_a2_3[0];


--U1_op_b_o_1_0_o2_0_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_a[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0_a[0] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0 & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_i_i_0 $ !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--U1_op_b_o_1_0_o2_0_1[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_1[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0_1[0] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !U1_opb_o_iv_0_a2_3[0] # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1_op_b_o_1_0_o2_0_1_a[0] # !X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_a_o_iv_0_0_o2_3_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_3_a[0]
--operation mode is normal

U1_op_a_o_iv_0_0_o2_3_a[0] = !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_0_a2_0 # X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 # !X1_alu_cmd_o_2_iv_0_2_0);


--U1_op_a_o_iv_0_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2[0]
--operation mode is normal

U1_op_a_o_iv_0_0_o2[0] = !U1_op_a_o_iv_0_0_a2_3[0] & !U1_op_a_o_iv_0_0_a2_2[0];


--U1_op_a_o_iv_0_0_o2_0_0_m9_i is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i = !U1_op_a_o_iv_0_0_a2_11[0] & !U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 & U1_op_a_o_iv_0_0_o2_0_0_m9_i_0 & U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0;


--U1_op_a_o_iv_0_0_a2_0_0[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0[1]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_0_0[1] = U1_op_a_o_iv_0_0_a2_0_0_a[1] & (U1_op_a_o_iv_0_0_o2_3[0] # !X1_alu_cmd_o_2_iv_i_i_0 # !Y1_s_reg_data_u_1);


--T1_I_4 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_4
--operation mode is arithmetic

T1_I_4 = U1_op_a_o_iv_0_0_2 $ !U1_op_b_o_1_0_2;

--T1_lt_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_3
--operation mode is arithmetic

T1_lt_3 = CARRY(U1_op_a_o_iv_0_0_2 & U1_op_b_o_1_0_2 & !T1_lt_2 # !U1_op_a_o_iv_0_0_2 & (U1_op_b_o_1_0_2 # !T1_lt_2));


--T1_I_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_1
--operation mode is arithmetic

T1_I_1 = U1_op_a_o_iv_0_0_0_m5 $ !U1_op_b_o_1_0_0_0;

--T1_lt_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_0
--operation mode is arithmetic

T1_lt_0 = CARRY(U1_op_a_o_iv_0_0_0_m5 & !U1_op_b_o_1_0_0_0);


--T1_I_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_2
--operation mode is arithmetic

T1_I_2 = U1_op_a_o_iv_0_0_0 $ !U1_op_b_o_1_0_0;

--T1_lt_1 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_1
--operation mode is arithmetic

T1_lt_1 = CARRY(U1_op_a_o_iv_0_0_0 & U1_op_b_o_1_0_0 & !T1_lt_0 # !U1_op_a_o_iv_0_0_0 & (U1_op_b_o_1_0_0 # !T1_lt_0));


--T1_I_3 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|I_3
--operation mode is arithmetic

T1_I_3 = U1_op_a_o_iv_0_0_1 $ !U1_op_b_o_1_0_1;

--T1_lt_2 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|lt_2
--operation mode is arithmetic

T1_lt_2 = CARRY(U1_op_a_o_iv_0_0_1 & (!T1_lt_1 # !U1_op_b_o_1_0_1) # !U1_op_a_o_iv_0_0_1 & !U1_op_b_o_1_0_1 & !T1_lt_1);


--X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_2_0_a3_0_1 = !Y1_command_o_1 & (Y1_state_o_3 & !E1_prog_data_o_4 # !Y1_state_o_3 & !Y1_s_ir_4);


--X1_un1_un9339_s_instr_category_2_0_a12_6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un9339_s_instr_category_2_0_a12_6_0
--operation mode is normal

X1_un1_un9339_s_instr_category_2_0_a12_6_0 = X1_data_mux_o_1_iv_0_a2_8[3] & (Y1_state_o_3 & E1_prog_data_o_4 # !Y1_state_o_3 & Y1_s_ir_4);


--Y1_s_tf0_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf0_h1[0]
--operation mode is normal

Y1_s_tf0_h1[0]_lut_out = N1_tf0_o;
Y1_s_tf0_h1[0] = DFFEA(Y1_s_tf0_h1[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_tf1_edge_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_tf1_edge_0
--operation mode is normal

Y1_s_tf1_edge_0 = !Y1_s_tf1_h2_0 & M1_s_ff0;


--Y1_G_368 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368
--operation mode is normal

Y1_G_368 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_G_368_a & Y1_un1_gprbit_1527_36_0_a3_0_a2_2;


--Y1_s_int0_h2_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h2_i_0[0]
--operation mode is normal

Y1_s_int0_h2_i_0[0]_lut_out = Y1_s_int0_h1_i_0[0];
Y1_s_int0_h2_i_0[0] = DFFEA(Y1_s_int0_h2_i_0[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_tcon_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0[0]
--operation mode is normal

Y1_tcon_0[0]_lut_out = Y1_s_data_14_0_0 & (Y1_un1_gprbit_1527_1 # Y1_tcon_0_13_0[0]) # !Y1_s_data_14_0_0 & !Y1_un1_gprbit_1527_1 & Y1_tcon_0_13_0[0];
Y1_tcon_0[0] = DFFEA(Y1_tcon_0[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_G_362_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_362_a
--operation mode is normal

Y1_G_362_a = !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_s_adr_2_iv_0;


--U1_op_a_o_iv_0_0_a[6] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[6]
--operation mode is normal

U1_op_a_o_iv_0_0_a[6] = Y1_acc_6 & (E1_prog_data_o_6 & !U1_op_a_o_iv_0_0_o2[0] # !U1_op_a_o_iv_0_0_o2_0_0_m9_i) # !Y1_acc_6 & E1_prog_data_o_6 & !U1_op_a_o_iv_0_0_o2[0];


--U1_opa_o_1_0_a2_1_a[3] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_a[3]
--operation mode is normal

U1_opa_o_1_0_a2_1_a[3] = !U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_3;


--U1_op_a_o_iv_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a[2]
--operation mode is normal

U1_op_a_o_iv_0_0_a[2] = E1_prog_data_o_2 & (Y1_acc_2 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i # !U1_op_a_o_iv_0_0_o2[0]) # !E1_prog_data_o_2 & Y1_acc_2 & !U1_op_a_o_iv_0_0_o2_0_0_m9_i;


--T1_result_o_5_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|result_o_5_a[1]
--operation mode is normal

T1_result_o_5_a[1] = U1_alu_cmd_o_1_3_0__rom_2 & !U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom_2 & (!U1_alu_cmd_o_1_3_0__rom_0 # !U1_alu_cmd_o_1_3_0__rom);


--U1_op_b_o_1_0_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_0
--operation mode is normal

U1_op_b_o_1_0_0 = E1_prog_data_o_1 & U1_op_b_o_1_0_o2_0[0] & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_1) # !E1_prog_data_o_1 & (U1_op_b_o_1_0_o2[0] # !Y1_s_reg_data_u_1);


--Y1_psw_31_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_3[2]
--operation mode is normal

Y1_psw_31_3[2] = !Y1_un1_gprbit_1527_82_i_o3_i_a4 # !Y1_un1_gprbit_1528_46_0_a2_0_s # !Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_i_a3_0;


--Y1_psw_31_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_2[2]
--operation mode is normal

Y1_psw_31_2[2] = !Y1_un1_gprbit_1528_89 & (!Y1_un1_gprbit_1527_82_i_o3_i_a4 # !Y1_un1_gprbit_1528_44_0 # !Y1_un1_gprbit_1527_82_i_i_a4);


--Y1_psw_31_0_iv_1_6_m4_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1_6_m4_e
--operation mode is normal

Y1_psw_31_0_iv_1_6_m4_e = !Y1_s_bdata_12_0 & Y1_un1_gprbit_1528_58_0_a2;


--Y1_psw_o_i_m_0_2_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_2_a[6]
--operation mode is normal

Y1_psw_o_i_m_0_2_a[6] = !Y1_psw_31_0_iv_1tt_6_m1_e & (Y1_psw_o_6 # Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_d_s);


--U1_opa_o_1_0_a2_1_1_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|opa_o_1_0_a2_1_1_a[1]
--operation mode is normal

U1_opa_o_1_0_a2_1_1_a[1] = !U1_opa_o_1_0_a2_2[0] # !Y1_s_reg_data_u_1;


--V1_v_result_2_add1_start_cout is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|addsub_core:i_addsub_core|addsub_cy:gen_greater_four_gen_addsub_gen_addsub_4_gen_nibble_addsub_i_addsub_cy|v_result_2_add1_start_cout
--operation mode is arithmetic

V1_v_result_2_add1_start_cout = CARRY(U1_addsub_cy_o_0);


--Y1_s_int1_h1_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int1_h1_i_0[0]
--operation mode is normal

Y1_s_int1_h1_i_0[0]_lut_out = !int1_i[0];
Y1_s_int1_h1_i_0[0] = DFFEA(Y1_s_int1_h1_i_0[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_tcon_0_13_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[2]
--operation mode is normal

Y1_tcon_0_13_0[2] = Y1_un1_gprbit_1528_68_s & (Y1_tcon_0_13_0_a[2] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[2] & Y1_tcon_0[2]) # !Y1_un1_gprbit_1528_68_s & Y1_tcon_0[2];


--X1_intlow_en_o_0_iv_0_a3_0_4_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|intlow_en_o_0_iv_0_a3_0_4_a
--operation mode is normal

X1_intlow_en_o_0_iv_0_a3_0_4_a = !Y1_inthigh_o & Y1_intlow_o & Y1_state_o_1 & !Y1_command_o_0;


--Y1_un1_gprbit_1527_75_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_75_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_75_0_a3 = Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_4_2 & (Y1_un1_gprbit_1527_48_0_a2 # Y1_un1_gprbit_1527_61_0_a2);


--Y1_un1_gprbit_1527_58_0_a3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_58_0_a3
--operation mode is normal

Y1_un1_gprbit_1527_58_0_a3 = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_un1_gprbit_1527_47_0_o4;


--Y1_N_3208_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3208_i
--operation mode is normal

Y1_N_3208_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_un1_gprbit_1528_58_3_0_a3_0_a2;


--Y1_scon_0_10_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[3]
--operation mode is normal

Y1_scon_0_10_a[3] = Y1_un1_s_adr_5_0_0_a3 & (Y1_G_369_0 & !Y1_s_bdata_12_0 # !Y1_G_369_0 & !Y1_scon_0_3) # !Y1_un1_s_adr_5_0_0_a3 & !Y1_scon_0_3;


--Y1_scon_0_10_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_a[2]
--operation mode is normal

Y1_scon_0_10_a[2] = Y1_scon_0[2] & !Y1_s_bdata_12_0 & Y1_G_371 # !Y1_scon_0[2] & (!Y1_G_371 # !Y1_s_bdata_12_0);


--Y1_tcon_0_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[6]
--operation mode is normal

Y1_tcon_0_13_0[6] = Y1_tcon_0_13_0_a[6] & (Y1_G_367_s & Y1_s_bdata_12_0 # !Y1_G_367_s & Y1_tcon_0_6) # !Y1_tcon_0_13_0_a[6] & Y1_tcon_0_6;


--Y1_tcon_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_4
--operation mode is normal

Y1_tcon_0_4_lut_out = Y1_s_data_15_0_0 & (Y1_un1_gprbit_1527_1 # !Y1_tcon_0_13_a[4]) # !Y1_s_data_15_0_0 & !Y1_un1_gprbit_1527_1 & !Y1_tcon_0_13_a[4];
Y1_tcon_0_4 = DFFEA(Y1_tcon_0_4_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p0_i[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[5]
--operation mode is normal

Y1_s_p0_i[5]_lut_out = !p0_i[5];
Y1_s_p0_i[5] = DFFEA(Y1_s_p0_i[5]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p0_i[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[4]
--operation mode is normal

Y1_s_p0_i[4]_lut_out = !p0_i[4];
Y1_s_p0_i[4] = DFFEA(Y1_s_p0_i[4]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_2_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_2_3_0_c
--operation mode is normal

Y1_s_bit_data_2_3_0_c = Y1_s_preadr[0] & (Y1_tcon_0_1 # Y1_s_preadr[1]) # !Y1_s_preadr[0] & Y1_tcon_0[0] & !Y1_s_preadr[1];


--Y1_s_p0_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[3]
--operation mode is normal

Y1_s_p0_i[3]_lut_out = !p0_i[3];
Y1_s_p0_i[3] = DFFEA(Y1_s_p0_i[3]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p0_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[2]
--operation mode is normal

Y1_s_p0_i[2]_lut_out = !p0_i[2];
Y1_s_p0_i[2] = DFFEA(Y1_s_p0_i[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_1_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_1_3_0_c
--operation mode is normal

Y1_s_bit_data_1_3_0_c = Y1_s_preadr[0] & (Y1_s_preadr[1] # !Y1_s_p0_i[1]) # !Y1_s_preadr[0] & !Y1_s_p0_i[0] & !Y1_s_preadr[1];


--Y1_s_p1_i[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[6]
--operation mode is normal

Y1_s_p1_i[6]_lut_out = !p1_i[6];
Y1_s_p1_i[6] = DFFEA(Y1_s_p1_i[6]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p3_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[2]
--operation mode is normal

Y1_s_p3_i[2]_lut_out = !p3_i[2];
Y1_s_p3_i[2] = DFFEA(Y1_s_p3_i[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p1_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[2]
--operation mode is normal

Y1_s_p1_i[2]_lut_out = !p1_i[2];
Y1_s_p1_i[2] = DFFEA(Y1_s_p1_i[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_9_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_9_3_0_c
--operation mode is normal

Y1_s_bit_data_9_3_0_c = Y1_s_preadr[5] & (Y1_s_preadr[0] # !Y1_s_p3_i[4]) # !Y1_s_preadr[5] & !Y1_s_p1_i[4] & !Y1_s_preadr[0];


--Y1_s_p3_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[1]
--operation mode is normal

Y1_s_p3_i[1]_lut_out = !p3_i[1];
Y1_s_p3_i[1] = DFFEA(Y1_s_p3_i[1]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p1_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[1]
--operation mode is normal

Y1_s_p1_i[1]_lut_out = !p1_i[1];
Y1_s_p1_i[1] = DFFEA(Y1_s_p1_i[1]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_3_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_3_3_0_c
--operation mode is normal

Y1_s_bit_data_3_3_0_c = Y1_s_preadr[5] & (Y1_s_preadr[0] # !Y1_s_p3_i[0]) # !Y1_s_preadr[5] & !Y1_s_p1_i[0] & !Y1_s_preadr[0];


--Y1_b[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[2]
--operation mode is normal

Y1_b[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_14_0_2 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[2] = DFFEA(Y1_b[2]_lut_out, L1__clk0, reset_n, , Y1_N_2201_i, , );


--Y1_psw_o_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_2
--operation mode is normal

Y1_psw_o_2_lut_out = !Y1_psw_o_i_m_d_d[2] & !Y1_psw_o_i_m_d_c[2] & Y1_psw_o_i_m_d_0_2[2] & !Y1_psw_o_i_m_c[2];
Y1_psw_o_2 = DFFEA(Y1_psw_o_2_lut_out, L1__clk0, reset_n, , , , );


--Y1_b[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[7]
--operation mode is normal

Y1_b[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_15_0_3 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[7] = DFFEA(Y1_b[7]_lut_out, L1__clk0, reset_n, , Y1_N_2199_i, , );


--Y1_s_bit_data_13_6_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_13_6_0_a
--operation mode is normal

Y1_s_bit_data_13_6_0_a = Y1_s_preadr[0] & !Y1_psw_o_7 & !Y1_s_preadr[5] # !Y1_s_preadr[0] & (Y1_s_preadr[5] # !Y1_psw_o_6);


--Y1_s_bit_data_11_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_11_6_0_c
--operation mode is normal

Y1_s_bit_data_11_6_0_c = Y1_s_preadr[5] & (Y1_b[4] # Y1_s_preadr[0]) # !Y1_s_preadr[5] & Y1_psw_o[4] & !Y1_s_preadr[0];


--M1_un1_s_recv_state_14_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3
--operation mode is normal

M1_un1_s_recv_state_14_0_o3 = M1_un1_s_recv_state_14_0_o3_6 & M1_un1_s_recv_state_14_0_o3_7;


--M1_un1_un22_s_mode_38_0_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_1_a
--operation mode is normal

M1_un1_un22_s_mode_38_0_1_a = M1_un1_un18_s_mode_19_0_o3_3 & !M1_un1_un18_s_mode_19_0_a2_0_0 & (!M1_un1_un18_s_mode_19_0_o3_1 # !M1_un1_un18_s_mode_19_0_a2_0_2) # !M1_un1_un18_s_mode_19_0_o3_3 & (!M1_un1_un18_s_mode_19_0_o3_1 # !M1_un1_un18_s_mode_19_0_a2_0_2);


--Y1_s_p2_i[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[7]
--operation mode is normal

Y1_s_p2_i[7]_lut_out = !p2_i[7];
Y1_s_p2_i[7] = DFFEA(Y1_s_p2_i[7]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_12_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_6_0_c
--operation mode is normal

Y1_s_bit_data_12_6_0_c = Y1_s_preadr[6] & (Y1_acc_6 # Y1_s_preadr[0]) # !Y1_s_preadr[6] & !Y1_s_p2_i[6] & !Y1_s_preadr[0];


--Y1_s_bit_data_7_6_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_6_0_c
--operation mode is normal

Y1_s_bit_data_7_6_0_c = Y1_s_preadr[6] & (Y1_acc_4 # Y1_s_preadr[0]) # !Y1_s_preadr[6] & !Y1_s_p2_i[4] & !Y1_s_preadr[0];


--Y1_s_bit_data_12_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_3_0
--operation mode is normal

Y1_s_bit_data_12_3_0 = Y1_s_bit_data_12_3_0_c & (Y1_acc_3 # !Y1_s_preadr[0]) # !Y1_s_bit_data_12_3_0_c & !Y1_s_p2_i[3] & Y1_s_preadr[0];


--Y1_s_bit_data_7_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_3_0
--operation mode is normal

Y1_s_bit_data_7_3_0 = Y1_s_bit_data_7_3_0_c & (Y1_acc_1 # !Y1_s_preadr[0]) # !Y1_s_bit_data_7_3_0_c & !Y1_s_p2_i[1] & Y1_s_preadr[0];


--Y1_un156_s_bit_data_13[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[5]
--operation mode is normal

Y1_un156_s_bit_data_13[5] = Y1_un156_s_bit_data_13_c[5] & (Y1_gprbit_15[5] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_13_c[5] & Y1_gprbit_7[5] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[5]
--operation mode is normal

Y1_un156_s_bit_data_10[5] = Y1_un156_s_bit_data_10_c[5] & (Y1_gprbit_11[5] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_10_c[5] & Y1_gprbit_3[5] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[5]
--operation mode is normal

Y1_un156_s_bit_data_6[5] = Y1_un156_s_bit_data_6_c[5] & (Y1_gprbit_14[5] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_6_c[5] & Y1_gprbit_6[5] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[5]
--operation mode is normal

Y1_un156_s_bit_data_3[5] = Y1_un156_s_bit_data_3_c[5] & (Y1_gprbit_12[5] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_3_c[5] & Y1_gprbit_4[5] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[1]
--operation mode is normal

Y1_un156_s_bit_data_7[1] = Y1_s_preadr[5] & Y1_un156_s_bit_data_6[1] # !Y1_s_preadr[5] & Y1_un156_s_bit_data_3[1];


--Y1_un156_s_bit_data_14[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[1]
--operation mode is normal

Y1_un156_s_bit_data_14[1] = Y1_s_preadr[4] & Y1_un156_s_bit_data_13[1] # !Y1_s_preadr[4] & Y1_un156_s_bit_data_10[1];


--Y1_un156_s_bit_data_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[7]
--operation mode is normal

Y1_un156_s_bit_data_6[7] = Y1_un156_s_bit_data_6_c[7] & (Y1_gprbit_14[7] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_6_c[7] & Y1_gprbit_10[7] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[7]
--operation mode is normal

Y1_un156_s_bit_data_3[7] = Y1_un156_s_bit_data_3_c[7] & (Y1_gprbit_12[7] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_3_c[7] & Y1_gprbit_4[7] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_15_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_c[3]
--operation mode is normal

Y1_un156_s_bit_data_15_c[3] = Y1_s_preadr[4] & (Y1_s_preadr[2] # Y1_un156_s_bit_data_6[3]) # !Y1_s_preadr[4] & !Y1_s_preadr[2] & Y1_un156_s_bit_data_3[3];


--Y1_un156_s_bit_data_14[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_14[3]
--operation mode is normal

Y1_un156_s_bit_data_14[3] = Y1_s_preadr[4] & Y1_un156_s_bit_data_13[3] # !Y1_s_preadr[4] & Y1_un156_s_bit_data_10[3];


--Y1_un156_s_bit_data_15_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[7]
--operation mode is normal

Y1_un156_s_bit_data_15_a[7] = Y1_s_preadr[6] & !Y1_un156_s_bit_data_13[7] # !Y1_s_preadr[6] & !Y1_un156_s_bit_data_10[7];


--Y1_un156_s_bit_data_15[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[6]
--operation mode is normal

Y1_un156_s_bit_data_15[6] = Y1_un156_s_bit_data_15_c[6] & (Y1_un156_s_bit_data_13[6] # !Y1_s_preadr[2]) # !Y1_un156_s_bit_data_15_c[6] & Y1_s_preadr[2] & Y1_un156_s_bit_data_10[6];


--Y1_un156_s_bit_data_15[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[2]
--operation mode is normal

Y1_un156_s_bit_data_15[2] = Y1_s_preadr[2] & !Y1_un156_s_bit_data_15_a[2] # !Y1_s_preadr[2] & Y1_un156_s_bit_data_7[2];


--Y1_un156_s_bit_data_15_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_0[0]
--operation mode is normal

Y1_un156_s_bit_data_15_0[0] = Y1_un156_s_bit_data_15_0_c[0] & (Y1_un156_s_bit_data_13_0_i_m2[0] # !Y1_s_preadr[3]) # !Y1_un156_s_bit_data_15_0_c[0] & Y1_s_preadr[3] & Y1_un156_s_bit_data_10_0[0];


--Y1_un156_s_bit_data_15[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15[4]
--operation mode is normal

Y1_un156_s_bit_data_15[4] = Y1_s_preadr[3] & !Y1_un156_s_bit_data_15_a[4] # !Y1_s_preadr[3] & Y1_un156_s_bit_data_7[4];


--Y1_un51_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add2
--operation mode is arithmetic

Y1_un51_pc_comb_add2_carry_eqn = Y1_un51_pc_comb_carry_1;
Y1_un51_pc_comb_add2 = Y1_un4_pc_plus1_combout[2] $ Y1_acc_2 $ !Y1_un51_pc_comb_add2_carry_eqn;

--Y1_un51_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_2
--operation mode is arithmetic

Y1_un51_pc_comb_carry_2 = CARRY(Y1_un4_pc_plus1_combout[2] & (Y1_acc_2 # !Y1_un51_pc_comb_carry_1) # !Y1_un4_pc_plus1_combout[2] & Y1_acc_2 & !Y1_un51_pc_comb_carry_1);


--Y1_un33_pc_comb_add2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add2
--operation mode is arithmetic

Y1_un33_pc_comb_add2_carry_eqn = Y1_un33_pc_comb_carry_1;
Y1_un33_pc_comb_add2 = Y1_dpl[2] $ Y1_acc_2 $ !Y1_un33_pc_comb_add2_carry_eqn;

--Y1_un33_pc_comb_carry_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_2
--operation mode is arithmetic

Y1_un33_pc_comb_carry_2 = CARRY(Y1_dpl[2] & (Y1_acc_2 # !Y1_un33_pc_comb_carry_1) # !Y1_dpl[2] & Y1_acc_2 & !Y1_un33_pc_comb_carry_1);


--Y1_un51_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_add3
--operation mode is arithmetic

Y1_un51_pc_comb_add3_carry_eqn = Y1_un51_pc_comb_carry_2;
Y1_un51_pc_comb_add3 = Y1_un4_pc_plus1_combout[3] $ Y1_acc_3 $ Y1_un51_pc_comb_add3_carry_eqn;

--Y1_un51_pc_comb_carry_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un51_pc_comb_carry_3
--operation mode is arithmetic

Y1_un51_pc_comb_carry_3 = CARRY(Y1_un4_pc_plus1_combout[3] & !Y1_acc_3 & !Y1_un51_pc_comb_carry_2 # !Y1_un4_pc_plus1_combout[3] & (!Y1_un51_pc_comb_carry_2 # !Y1_acc_3));


--Y1_un33_pc_comb_add3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_add3
--operation mode is arithmetic

Y1_un33_pc_comb_add3_carry_eqn = Y1_un33_pc_comb_carry_2;
Y1_un33_pc_comb_add3 = Y1_dpl[3] $ Y1_acc_3 $ Y1_un33_pc_comb_add3_carry_eqn;

--Y1_un33_pc_comb_carry_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un33_pc_comb_carry_3
--operation mode is arithmetic

Y1_un33_pc_comb_carry_3 = CARRY(Y1_dpl[3] & !Y1_acc_3 & !Y1_un33_pc_comb_carry_2 # !Y1_dpl[3] & (!Y1_un33_pc_comb_carry_2 # !Y1_acc_3));


--Y1_tsel[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tsel[6]
--operation mode is normal

Y1_tsel[6]_lut_out = Y1_s_data_15_0_2;
Y1_tsel[6] = DFFEA(Y1_tsel[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_4_i, , );


--Y1_tmod_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_6
--operation mode is normal

Y1_tmod_0_6_lut_out = Y1_s_data_15_0_2;
Y1_tmod_0_6 = DFFEA(Y1_tmod_0_6_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--Y1_s_reg_data_17_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[6]
--operation mode is normal

Y1_s_reg_data_17_c[6] = Y1_s_preadr[7] & (Y1_tcon_0_6 # Y1_s_preadr[0]) # !Y1_s_preadr[7] & Y1_s_r0_b1[6] & !Y1_s_preadr[0];


--Y1_s_reg_data_16_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_16_c[6]
--operation mode is normal

Y1_s_reg_data_16_c[6] = Y1_s_preadr[0] & (Y1_sp[6] # Y1_s_preadr[1]) # !Y1_s_preadr[0] & !Y1_s_p0_i[6] & !Y1_s_preadr[1];


--N1_s_counth1_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_6
--operation mode is arithmetic

N1_s_counth1_6_carry_eqn = N1_s_counth1_cout[5];
N1_s_counth1_6_lut_out = N1_s_counth1_6 $ !N1_s_counth1_6_carry_eqn;
N1_s_counth1_6_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_6) # (N1_un38_wt_i_0 & N1_s_counth1_6_lut_out);
N1_s_counth1_6_reg_input = N1_s_counth1_6_sload_eqn & N1_N_4533_i;
N1_s_counth1_6 = DFFEA(N1_s_counth1_6_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[6]
--operation mode is arithmetic

N1_s_counth1_cout[6] = CARRY(N1_s_counth1_6 & !N1_s_counth1_cout[5]);


--Y1_s_reg_data_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_6[6]
--operation mode is normal

Y1_s_reg_data_6[6] = N1_s_countl0_6 & (N1_s_counth0_6 # Y1_s_preadr[1]) # !N1_s_countl0_6 & N1_s_counth0_6 & !Y1_s_preadr[1];


--Y1_s_reg_data_8[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_8[6]
--operation mode is normal

Y1_s_reg_data_8[6] = Y1_s_r0_b3[6] & (Y1_s_r0_b2[6] # Y1_s_preadr[3]) # !Y1_s_r0_b3[6] & Y1_s_r0_b2[6] & !Y1_s_preadr[3];


--M1_s_recv_sh[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[7]
--operation mode is normal

M1_s_recv_sh[7]_lut_out = M1_s_recv_sh_59_iv_0_o3_1[7] & (Y1_scon_0_6 # M1_un1_un18_s_mode_19_0_o3_1 # !Y1_scon_0_7);
M1_s_recv_sh[7] = DFFEA(M1_s_recv_sh[7]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--Y1_s_reg_data_35_13_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[6]
--operation mode is normal

Y1_s_reg_data_35_13_0[6] = Y1_s_reg_data_35_13_0_c[6] & (Y1_gprbit_15[6] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_13_0_c[6] & Y1_gprbit_11[6] & Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[6]
--operation mode is normal

Y1_s_reg_data_35_6_0[6] = Y1_s_reg_data_35_6_0_c[6] & (Y1_gprbit_14[6] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_6_0_c[6] & Y1_gprbit_10[6] & Y1_s_preadr[1];


--Y1_s_reg_data_35_15_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[6]
--operation mode is normal

Y1_s_reg_data_35_15_0_c[6] = Y1_s_preadr[0] & (Y1_s_preadr[3] # Y1_s_reg_data_35_10_0[6]) # !Y1_s_preadr[0] & !Y1_s_preadr[3] & Y1_s_reg_data_35_3_0[6];


--M1_s_recv_buf_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_7
--operation mode is normal

M1_s_recv_buf_7_lut_out = M1_s_recv_sh[7] & (M1_s_recv_state[1] # all_rxd_i[0]) # !M1_s_recv_sh[7] & !M1_s_recv_state[1] & all_rxd_i[0];
M1_s_recv_buf_7 = DFFEA(M1_s_recv_buf_7_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[7]
--operation mode is normal

Y1_s_reg_data_17_c[7] = Y1_s_preadr[7] & (Y1_tmod_0_7 # Y1_s_preadr[4]) # !Y1_s_preadr[7] & Y1_s_r1_b1[7] & !Y1_s_preadr[4];


--Y1_s_reg_data_20_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[7]
--operation mode is normal

Y1_s_reg_data_20_c[7] = Y1_s_preadr[7] & (Y1_s_preadr[3] # !Y1_s_p1_i[7]) # !Y1_s_preadr[7] & Y1_s_r0_b2[7] & !Y1_s_preadr[3];


--Y1_s_reg_data_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[7]
--operation mode is normal

Y1_ssel_7__Z_qfbk = Y1_ssel_7__Z;
Y1_s_reg_data_15[7] = N1_s_counth1_7 & (Y1_ssel_7__Z_qfbk # !Y1_s_preadr[1]) # !N1_s_counth1_7 & Y1_s_preadr[1] & Y1_ssel_7__Z_qfbk;

--Y1_ssel_7__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_7__Z
--operation mode is normal

Y1_ssel_7__Z_sload_eqn = Y1_s_data_15_0_3;
Y1_ssel_7__Z = DFFEA(Y1_ssel_7__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_1[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[7]
--operation mode is normal

Y1_s_reg_data_1[7] = Y1_s_r0_b1[7] & (Y1_s_r0_b0[7] # Y1_s_preadr[3]) # !Y1_s_r0_b1[7] & Y1_s_r0_b0[7] & !Y1_s_preadr[3];


--Y1_s_reg_data_21_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[7]
--operation mode is normal

Y1_s_reg_data_21_c[7] = Y1_s_preadr[1] & (Y1_dpl[7] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[7] & !Y1_s_preadr[0];


--N1_s_counth0_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_7
--operation mode is normal

N1_s_counth0_7_carry_eqn = N1_s_counth0_cout[6];
N1_s_counth0_7_lut_out = N1_s_counth0_7 $ N1_s_counth0_7_carry_eqn;
N1_s_counth0_7_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_7) # (N1_un1_s_tf115_13 & N1_s_counth0_7_lut_out);
N1_s_counth0_7_reg_input = N1_s_counth0_7_sload_eqn & N1_N_4645_i;
N1_s_counth0_7 = DFFEA(N1_s_counth0_7_reg_input, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_18_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[7]
--operation mode is normal

Y1_s_reg_data_18_c[7] = Y1_s_preadr[1] & (N1_s_countl0_7 # Y1_s_preadr[2]) # !Y1_s_preadr[1] & Y1_tcon_0_7 & !Y1_s_preadr[2];


--Y1_s_reg_data_19_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[7]
--operation mode is normal

Y1_s_reg_data_19_c[7] = Y1_s_preadr[4] & (Y1_s_preadr[3] # !Y1_s_p3_i[7]) # !Y1_s_preadr[4] & !Y1_s_p2_i[7] & !Y1_s_preadr[3];


--Y1_s_reg_data_22_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[7]
--operation mode is normal

Y1_s_reg_data_22_a[7] = Y1_dph_7 & !N1_s_countl1_7 & Y1_s_preadr[3] # !Y1_dph_7 & (!Y1_s_preadr[3] # !N1_s_countl1_7);


--Y1_s_reg_data_9[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_9[7]
--operation mode is normal

Y1_s_reg_data_9[7] = DB1_q_a[7] & (Y1_s_reg_data_35_15_0[7] # !Y1_s_reg_data_sn_m7_0_a5) # !DB1_q_a[7] & Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[7];


--M1_s_tran_sh_4 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_4
--operation mode is normal

M1_s_tran_sh_4_lut_out = Y1_scon_0_7 & !I_362_a # !Y1_scon_0_7 & !I_352;
M1_s_tran_sh_4 = DFFEA(M1_s_tran_sh_4_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_320_a is I_320_a
--operation mode is normal

I_320_a = Y1_scon_0_6 & !M1_s_tran_sh_4 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_4 # !I_211 & !M1_s_tran_sh_4);


--Y1_un1_gprbit_1527_2_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2 = Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_all_trans_o_5_i_o5_0_i_a2 & Y1_un1_gprbit_1527_2_0_a2_a;


--Y1_tmod_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_0
--operation mode is normal

Y1_tmod_0_0_lut_out = Y1_s_data_14_0_0;
Y1_tmod_0_0 = DFFEA(Y1_tmod_0_0_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--Y1_tmod_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_1
--operation mode is normal

Y1_tmod_0_1_lut_out = Y1_s_data_14_0_1;
Y1_tmod_0_1 = DFFEA(Y1_tmod_0_1_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--N1_s_counth1_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_2
--operation mode is arithmetic

N1_s_counth1_2_carry_eqn = N1_s_counth1_cout[1];
N1_s_counth1_2_lut_out = N1_s_counth1_2 $ !N1_s_counth1_2_carry_eqn;
N1_s_counth1_2_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_2) # (N1_un38_wt_i_0 & N1_s_counth1_2_lut_out);
N1_s_counth1_2_reg_input = N1_s_counth1_2_sload_eqn & N1_N_4533_i;
N1_s_counth1_2 = DFFEA(N1_s_counth1_2_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[2]
--operation mode is arithmetic

N1_s_counth1_cout[2] = CARRY(N1_s_counth1_2 & !N1_s_counth1_cout[1]);


--N1_s_counth1_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_3
--operation mode is arithmetic

N1_s_counth1_3_carry_eqn = N1_s_counth1_cout[2];
N1_s_counth1_3_lut_out = N1_s_counth1_3 $ N1_s_counth1_3_carry_eqn;
N1_s_counth1_3_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_3) # (N1_un38_wt_i_0 & N1_s_counth1_3_lut_out);
N1_s_counth1_3_reg_input = N1_s_counth1_3_sload_eqn & N1_N_4533_i;
N1_s_counth1_3 = DFFEA(N1_s_counth1_3_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[3]
--operation mode is arithmetic

N1_s_counth1_cout[3] = CARRY(!N1_s_counth1_cout[2] # !N1_s_counth1_3);


--N1_s_counth1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_0
--operation mode is arithmetic

N1_s_counth1_0_lut_out = N1_s_counth1_0 $ N1_un1_un23_s_tmr_ctr1_en_3;
N1_s_counth1_0_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_0) # (N1_un38_wt_i_0 & N1_s_counth1_0_lut_out);
N1_s_counth1_0_reg_input = N1_s_counth1_0_sload_eqn & N1_N_4533_i;
N1_s_counth1_0 = DFFEA(N1_s_counth1_0_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[0]
--operation mode is arithmetic

N1_s_counth1_cout[0] = CARRY(N1_s_counth1_0 & N1_un1_un23_s_tmr_ctr1_en_3);


--N1_s_counth1_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_1
--operation mode is arithmetic

N1_s_counth1_1_carry_eqn = N1_s_counth1_cout[0];
N1_s_counth1_1_lut_out = N1_s_counth1_1 $ N1_s_counth1_1_carry_eqn;
N1_s_counth1_1_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_1) # (N1_un38_wt_i_0 & N1_s_counth1_1_lut_out);
N1_s_counth1_1_reg_input = N1_s_counth1_1_sload_eqn & N1_N_4533_i;
N1_s_counth1_1 = DFFEA(N1_s_counth1_1_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[1]
--operation mode is arithmetic

N1_s_counth1_cout[1] = CARRY(!N1_s_counth1_cout[0] # !N1_s_counth1_1);


--N1_s_counth1_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_7
--operation mode is normal

N1_s_counth1_7_carry_eqn = N1_s_counth1_cout[6];
N1_s_counth1_7_lut_out = N1_s_counth1_7 $ N1_s_counth1_7_carry_eqn;
N1_s_counth1_7_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_7) # (N1_un38_wt_i_0 & N1_s_counth1_7_lut_out);
N1_s_counth1_7_reg_input = N1_s_counth1_7_sload_eqn & N1_N_4533_i;
N1_s_counth1_7 = DFFEA(N1_s_counth1_7_reg_input, L1__clk0, reset_n, , , , );


--N1_s_counth1_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_4
--operation mode is arithmetic

N1_s_counth1_4_carry_eqn = N1_s_counth1_cout[3];
N1_s_counth1_4_lut_out = N1_s_counth1_4 $ !N1_s_counth1_4_carry_eqn;
N1_s_counth1_4_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_4) # (N1_un38_wt_i_0 & N1_s_counth1_4_lut_out);
N1_s_counth1_4_reg_input = N1_s_counth1_4_sload_eqn & N1_N_4533_i;
N1_s_counth1_4 = DFFEA(N1_s_counth1_4_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[4]
--operation mode is arithmetic

N1_s_counth1_cout[4] = CARRY(N1_s_counth1_4 & !N1_s_counth1_cout[3]);


--N1_s_counth1_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_5
--operation mode is arithmetic

N1_s_counth1_5_carry_eqn = N1_s_counth1_cout[4];
N1_s_counth1_5_lut_out = N1_s_counth1_5 $ N1_s_counth1_5_carry_eqn;
N1_s_counth1_5_sload_eqn = (!N1_un38_wt_i_0 & Y1_s_reload_0_5) # (N1_un38_wt_i_0 & N1_s_counth1_5_lut_out);
N1_s_counth1_5_reg_input = N1_s_counth1_5_sload_eqn & N1_N_4533_i;
N1_s_counth1_5 = DFFEA(N1_s_counth1_5_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth1_cout[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth1_cout[5]
--operation mode is arithmetic

N1_s_counth1_cout[5] = CARRY(!N1_s_counth1_cout[4] # !N1_s_counth1_5);


--N1_s_pre_count[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[1]
--operation mode is normal

N1_s_pre_count[1]_lut_out = N1_s_pre_count[1] $ N1_s_pre_count[0];
N1_s_pre_count[1] = DFFEA(N1_s_pre_count[1]_lut_out, L1__clk0, reset_n, , , , );


--N1_s_pre_count[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[3]
--operation mode is normal

N1_s_pre_count[3]_lut_out = N1_s_pre_count[3] & (!N1_s_pre_count[1] # !N1_s_pre_count[0]) # !N1_s_pre_count[3] & N1_s_pre_count[0] & N1_s_pre_count[2] & N1_s_pre_count[1];
N1_s_pre_count[3] = DFFEA(N1_s_pre_count[3]_lut_out, L1__clk0, reset_n, , , , );


--N1_s_pre_count[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[0]
--operation mode is normal

N1_s_pre_count[0]_lut_out = !N1_s_pre_count[0];
N1_s_pre_count[0] = DFFEA(N1_s_pre_count[0]_lut_out, L1__clk0, reset_n, , , , );


--N1_s_pre_count[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_pre_count[2]
--operation mode is normal

N1_s_pre_count[2]_lut_out = N1_s_pre_count[2] & (!N1_s_pre_count[1] # !N1_s_pre_count[0]) # !N1_s_pre_count[2] & N1_s_pre_count[0] & N1_s_pre_count[1] & !N1_s_pre_count[3];
N1_s_pre_count[2] = DFFEA(N1_s_pre_count[2]_lut_out, L1__clk0, reset_n, , , , );


--Y1_tmod_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_7
--operation mode is normal

Y1_tmod_0_7_lut_out = Y1_s_data_15_0_3;
Y1_tmod_0_7 = DFFEA(Y1_tmod_0_7_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--N1_un2_s_tmr_ctr1_en_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_0_a2_0_0_a
--operation mode is normal

N1_s_t1ff2_Z_qfbk = N1_s_t1ff2_Z;
N1_un2_s_tmr_ctr1_en_0_a2_0_0_a = !N1_s_t1ff1 & N1_s_t1ff2_Z_qfbk;

--N1_s_t1ff2_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff2_Z
--operation mode is normal

N1_s_t1ff2_Z_sload_eqn = N1_s_t1ff1;
N1_s_t1ff2_Z = DFFEA(N1_s_t1ff2_Z_sload_eqn, L1__clk0, reset_n, , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_s_countl1_25_u[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[6]
--operation mode is normal

N1_s_countl1_25_u[6] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_6 # !N1_un1_tmod_i_24 & Y1_s_reload_0_6);


--N1_un1_tmod_i_31 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31
--operation mode is normal

N1_un1_tmod_i_31 = N1_un1_tmod_i_28 # !N1_un1_tmod_i_31_1;


--N1_s_countl1_25_u[7] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[7]
--operation mode is normal

N1_s_countl1_25_u[7] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_7 # !N1_un1_tmod_i_24 & Y1_s_reload_0_7);


--N1_s_countl1_25_u[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[5]
--operation mode is normal

N1_s_countl1_25_u[5] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_5 # !N1_un1_tmod_i_24 & Y1_s_reload_0_5);


--N1_s_countl1_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_1
--operation mode is arithmetic

N1_s_countl1_1_carry_eqn = N1_s_countl1_cout[0];
N1_s_countl1_1_lut_out = N1_s_countl1_1 $ N1_s_countl1_1_carry_eqn;
N1_s_countl1_1_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[1]) # (N1_un1_tmod_i_31 & N1_s_countl1_1_lut_out);
N1_s_countl1_1 = DFFEA(N1_s_countl1_1_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[1]
--operation mode is arithmetic

N1_s_countl1_cout[1] = CARRY(!N1_s_countl1_cout[0] # !N1_s_countl1_1);


--N1_s_countl1_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_2
--operation mode is arithmetic

N1_s_countl1_2_carry_eqn = N1_s_countl1_cout[1];
N1_s_countl1_2_lut_out = N1_s_countl1_2 $ !N1_s_countl1_2_carry_eqn;
N1_s_countl1_2_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[2]) # (N1_un1_tmod_i_31 & N1_s_countl1_2_lut_out);
N1_s_countl1_2 = DFFEA(N1_s_countl1_2_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[2]
--operation mode is arithmetic

N1_s_countl1_cout[2] = CARRY(N1_s_countl1_2 & !N1_s_countl1_cout[1]);


--N1_un86_s_tmr_ctr1_en_14_0_a2_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2_1_a
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2_1_a = !N1_s_countl1_3 # !N1_s_countl1_0;


--N1_s_counth0_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_4
--operation mode is arithmetic

N1_s_counth0_4_carry_eqn = N1_s_counth0_cout[3];
N1_s_counth0_4_lut_out = N1_s_counth0_4 $ !N1_s_counth0_4_carry_eqn;
N1_s_counth0_4_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_4) # (N1_un1_s_tf115_13 & N1_s_counth0_4_lut_out);
N1_s_counth0_4_reg_input = N1_s_counth0_4_sload_eqn & N1_N_4645_i;
N1_s_counth0_4 = DFFEA(N1_s_counth0_4_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[4]
--operation mode is arithmetic

N1_s_counth0_cout[4] = CARRY(N1_s_counth0_4 & !N1_s_counth0_cout[3]);


--N1_un1_s_tf115_10_i_a2_2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2_0
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2_0 = N1_s_counth0_7 & N1_s_counth0_5;


--N1_un1_s_tf115_10_i_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_a
--operation mode is normal

N1_un1_s_tf115_10_i_a2_a = !N1_s_counth0_6 # !N1_s_counth0_0 # !N1_s_counth0_2 # !N1_s_counth0_1;


--N1_un1_tmod_i_26_0_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_26_0_a2_a
--operation mode is normal

N1_un1_tmod_i_26_0_a2_a = Y1_tmod_0_5 & !Y1_tmod_0_4 # !Y1_tmod_0_5 & Y1_tmod_0_4 & N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5;


--N1_un86_s_tmr_ctr1_en_14_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_14_0_a2
--operation mode is normal

N1_un86_s_tmr_ctr1_en_14_0_a2 = N1_s_countl1_6 & N1_s_countl1_7 & N1_s_countl1_5 & N1_un86_s_tmr_ctr1_en_14_0_a2_1;


--M1_N_450_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_450_i_0
--operation mode is normal

M1_N_450_i_0 = M1_s_det_ff0 # !M1_s_det_ff1;


--M1_s_rxpre_count[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[4]
--operation mode is arithmetic

M1_s_rxpre_count[4]_carry_eqn = M1_s_rxpre_count_cout[3];
M1_s_rxpre_count[4]_lut_out = M1_s_rxpre_count[4] $ !M1_s_rxpre_count[4]_carry_eqn;
M1_s_rxpre_count[4]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[4]_lut_out);
M1_s_rxpre_count[4] = DFFEA(M1_s_rxpre_count[4]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_rxpre_count_cout[4] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[4]
--operation mode is arithmetic

M1_s_rxpre_count_cout[4] = CARRY(M1_s_rxpre_count[4] & !M1_s_rxpre_count_cout[3]);


--M1_s_rxpre_count[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count[2]
--operation mode is arithmetic

M1_s_rxpre_count[2]_carry_eqn = M1_s_rxpre_count_cout[1];
M1_s_rxpre_count[2]_lut_out = M1_s_rxpre_count[2] $ !M1_s_rxpre_count[2]_carry_eqn;
M1_s_rxpre_count[2]_sload_eqn = (!M1_N_450_i_0 & ~GND) # (M1_N_450_i_0 & M1_s_rxpre_count[2]_lut_out);
M1_s_rxpre_count[2] = DFFEA(M1_s_rxpre_count[2]_sload_eqn, L1__clk0, reset_n, , , , );

--M1_s_rxpre_count_cout[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_rxpre_count_cout[2]
--operation mode is arithmetic

M1_s_rxpre_count_cout[2] = CARRY(M1_s_rxpre_count[2] & !M1_s_rxpre_count_cout[1]);


--M1_un1_un22_s_mode_51_i_a3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3_6
--operation mode is normal

M1_un1_un22_s_mode_51_i_a3_6 = !M1_s_rxm13_ff1 & M1_s_rxm13_ff0;


--Y1_G_373_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s
--operation mode is normal

Y1_G_373_s = Y1_s_adr_2_iv_2 & !Y1_G_373_s_a & !Y1_s_adr_1_iv[4] & !Y1_s_adr_2_iv_0;


--M1_un1_s_recv_state_12_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0
--operation mode is normal

M1_un1_s_recv_state_12_0 = !M1_un1_s_recv_state_12_0_a2_0_0 & !M1_un1_s_recv_state_12_0_a & !I_440 # !M1_un1_s_recv_state_12_0_a3;


--M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|v_rxstep_62_0_iv_0_o3_0_0_a[0]
--operation mode is normal

M1_v_rxstep_62_0_iv_0_o3_0_0_a[0] = !M1_s_recv_state[3] & (M1_s_recv_state[0] # M1_s_recv_state[1] # M1_un1_un22_s_mode_38_0_a3_0);


--Y1_un1_gprbit_1527_5_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_5_i_a
--operation mode is normal

Y1_un1_gprbit_1527_5_i_a = Y1_gprbit_1527_i_0_i_a3_0_a2 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2;


--N1_s_countl1_25_u[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[4]
--operation mode is normal

N1_s_countl1_25_u[4] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_4 # !N1_un1_tmod_i_24 & Y1_s_reload_0_4);


--N1_s_countl1_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_3
--operation mode is arithmetic

N1_s_countl1_3_carry_eqn = N1_s_countl1_cout[2];
N1_s_countl1_3_lut_out = N1_s_countl1_3 $ N1_s_countl1_3_carry_eqn;
N1_s_countl1_3_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[3]) # (N1_un1_tmod_i_31 & N1_s_countl1_3_lut_out);
N1_s_countl1_3 = DFFEA(N1_s_countl1_3_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[3]
--operation mode is arithmetic

N1_s_countl1_cout[3] = CARRY(!N1_s_countl1_cout[2] # !N1_s_countl1_3);


--N1_s_countl0_33_u_i[4] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[4]
--operation mode is normal

N1_s_countl0_33_u_i[4] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_4 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_4);


--N1_un1_wt_i_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_wt_i_7
--operation mode is normal

N1_un1_wt_i_7 = N1_un2_s_tmr_ctr1_en_9_i # !N1_un2_s_tmr_ctr0_en_0_a2 & (Y1_s_wt_0_1 # !N1_un6_wt_i_0_o2_0);


--N1_s_countl0_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_3
--operation mode is arithmetic

N1_s_countl0_3_carry_eqn = N1_s_countl0_cout[2];
N1_s_countl0_3_lut_out = N1_s_countl0_3 $ N1_s_countl0_3_carry_eqn;
N1_s_countl0_3_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[3]) # (N1_un1_wt_i_7 & N1_s_countl0_3_lut_out);
N1_s_countl0_3 = DFFEA(N1_s_countl0_3_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[3]
--operation mode is arithmetic

N1_s_countl0_cout[3] = CARRY(!N1_s_countl0_cout[2] # !N1_s_countl0_3);


--Y1_un112_s_adr_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un112_s_adr_i_i_a2_0
--operation mode is normal

Y1_un112_s_adr_i_i_a2_0 = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4] & Y1_s_adr_0_iv_5_m8_0_a2;


--M1_N_4545_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_4545_i
--operation mode is normal

M1_N_4545_i = M1_un1_un22_s_mode_51_i_a2_1 # M1_un1_un22_s_mode_51_i_a2 # M1_un1_un22_s_mode_51_i_a2_2 # !M1_un1_un22_s_mode_51_i_0;


--M1_un1_un22_s_mode_38_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a2_0_1
--operation mode is normal

M1_un1_un22_s_mode_38_0_a2_0_1 = !M1_s_recv_state[0] & !M1_s_recv_state[1] & M1_un1_un22_s_mode_4_i_o3 & I_440;


--M1_un1_un18_s_mode_19_i_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_i_i
--operation mode is normal

M1_un1_un18_s_mode_19_i_i = !M1_un1_un22_s_mode_38_0_1_a & (M1_un3_s_rxd_val_i_0 # !Y1_scon_0_5);


--Y1_ram_wr_o_i_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ram_wr_o_i_i_a
--operation mode is normal

Y1_ram_wr_o_i_i_a = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_s_adr_1_iv[4] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_i_a3_0);


--Y1_s_reg_data_35_13_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[4]
--operation mode is normal

Y1_s_reg_data_35_13_0[4] = Y1_s_reg_data_35_13_0_c[4] & (Y1_gprbit_15[4] # !Y1_s_preadr[2]) # !Y1_s_reg_data_35_13_0_c[4] & Y1_gprbit_7[4] & Y1_s_preadr[2];


--Y1_s_reg_data_35_10_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[4]
--operation mode is normal

Y1_s_reg_data_35_10_0[4] = Y1_s_reg_data_35_10_0_c[4] & (Y1_gprbit_13[4] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_10_0_c[4] & Y1_gprbit_9[4] & Y1_s_preadr[3];


--Y1_s_reg_data_35_3_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[4]
--operation mode is normal

Y1_s_reg_data_35_3_0[4] = Y1_s_reg_data_35_3_0_c[4] & (Y1_gprbit_10[4] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_3_0_c[4] & Y1_gprbit_2[4] & Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[4]
--operation mode is normal

Y1_s_reg_data_35_6_0[4] = Y1_s_reg_data_35_6_0_c[4] & (Y1_gprbit_14[4] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_6_0_c[4] & Y1_gprbit_12[4] & Y1_s_preadr[3];


--X1_un1_un1488_s_instr_category_1_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1488_s_instr_category_1_0_a2_a
--operation mode is normal

X1_un1_un1488_s_instr_category_1_0_a2_a = Y1_command_o_7 $ (Y1_state_o_3 & E1_prog_data_o_5 # !Y1_state_o_3 & Y1_s_ir_5);


--X1_un4685_s_instr_category_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un4685_s_instr_category_0_a2_a
--operation mode is normal

X1_un4685_s_instr_category_0_a2_a = !Y1_command_o_1 & (Y1_state_o_3 & E1_prog_data_o_2 # !Y1_state_o_3 & Y1_s_ir_2);


--X1_un1_un14433_s_instr_category_1_91_i_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un14433_s_instr_category_1_91_i_a2_0_0
--operation mode is normal

X1_un1_un14433_s_instr_category_1_91_i_a2_0_0 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & (Y1_command_o_5 $ Y1_command_o_4);


--M1_s_recv_buf_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_1
--operation mode is normal

M1_s_recv_buf_1_lut_out = M1_s_recv_sh[2] & (M1_s_recv_sh[1] # !M1_s_recv_state[1]) # !M1_s_recv_sh[2] & M1_s_recv_sh[1] & M1_s_recv_state[1];
M1_s_recv_buf_1 = DFFEA(M1_s_recv_buf_1_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[1]
--operation mode is normal

Y1_s_reg_data_17_c[1] = Y1_s_preadr[7] & (Y1_tmod_0_1 # Y1_s_preadr[4]) # !Y1_s_preadr[7] & Y1_s_r1_b1[1] & !Y1_s_preadr[4];


--Y1_s_reg_data_20_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_c[1]
--operation mode is normal

Y1_s_reg_data_20_c[1] = Y1_s_preadr[7] & (Y1_s_preadr[3] # !Y1_s_p1_i[1]) # !Y1_s_preadr[7] & Y1_s_r0_b2[1] & !Y1_s_preadr[3];


--Y1_b[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|b[1]
--operation mode is normal

Y1_b[1]_lut_out = X1_regs_wr_en_o_3_iv_0 & Y1_s_data_14_0_1 # !X1_regs_wr_en_o_3_iv_0 & X1_regs_wr_en_o_2_iv_0 & Y1_s_bdata_12_0;
Y1_b[1] = DFFEA(Y1_b[1]_lut_out, L1__clk0, reset_n, , Y1_N_2207_i, , );


--Y1_psw_o[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o[1]
--operation mode is normal

Y1_psw_o[1]_lut_out = !Y1_s_bdata_i_m & !Y1_s_data_i_m[1] & !Y1_psw_o_i_m_c[1] & !Y1_psw_o_i_m_d[1];
Y1_psw_o[1] = DFFEA(Y1_psw_o[1]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_reg_data_15[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_15[1]
--operation mode is normal

Y1_ssel_1__Z_qfbk = Y1_ssel_1__Z;
Y1_s_reg_data_15[1] = N1_s_counth1_1 & (Y1_ssel_1__Z_qfbk # !Y1_s_preadr[1]) # !N1_s_counth1_1 & Y1_s_preadr[1] & Y1_ssel_1__Z_qfbk;

--Y1_ssel_1__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_1__Z
--operation mode is normal

Y1_ssel_1__Z_sload_eqn = Y1_s_data_14_0_1;
Y1_ssel_1__Z = DFFEA(Y1_ssel_1__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_1[1]
--operation mode is normal

Y1_s_reg_data_1[1] = Y1_s_r0_b1[1] & (Y1_s_r0_b0[1] # Y1_s_preadr[3]) # !Y1_s_r0_b1[1] & Y1_s_r0_b0[1] & !Y1_s_preadr[3];


--N1_s_counth0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_1
--operation mode is arithmetic

N1_s_counth0_1_carry_eqn = N1_s_counth0_cout[0];
N1_s_counth0_1_lut_out = N1_s_counth0_1 $ N1_s_counth0_1_carry_eqn;
N1_s_counth0_1_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_1) # (N1_un1_s_tf115_13 & N1_s_counth0_1_lut_out);
N1_s_counth0_1_reg_input = N1_s_counth0_1_sload_eqn & N1_N_4645_i;
N1_s_counth0_1 = DFFEA(N1_s_counth0_1_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[1]
--operation mode is arithmetic

N1_s_counth0_cout[1] = CARRY(!N1_s_counth0_cout[0] # !N1_s_counth0_1);


--Y1_s_reg_data_18_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_c[1]
--operation mode is normal

Y1_s_reg_data_18_c[1] = Y1_s_preadr[1] & (N1_s_countl0_1 # Y1_s_preadr[2]) # !Y1_s_preadr[1] & Y1_tcon_0_1 & !Y1_s_preadr[2];


--Y1_s_reg_data_21_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_c[1]
--operation mode is normal

Y1_s_reg_data_21_c[1] = Y1_s_preadr[0] & (Y1_s_preadr[1] # !Y1_sp_i_0[1]) # !Y1_s_preadr[0] & !Y1_s_p0_i[1] & !Y1_s_preadr[1];


--Y1_s_reg_data_19_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_c[1]
--operation mode is normal

Y1_s_reg_data_19_c[1] = Y1_s_preadr[4] & (Y1_s_preadr[3] # !Y1_s_p3_i[1]) # !Y1_s_preadr[4] & !Y1_s_p2_i[1] & !Y1_s_preadr[3];


--Y1_s_reg_data_22_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_a[1]
--operation mode is normal

Y1_s_reg_data_22_a[1] = Y1_dph[1] & !N1_s_countl1_1 & Y1_s_preadr[3] # !Y1_dph[1] & (!Y1_s_preadr[3] # !N1_s_countl1_1);


--Y1_s_reg_data_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_9[1]
--operation mode is normal

Y1_s_reg_data_9[1] = DB1_q_a[1] & (Y1_s_reg_data_35_15_0[1] # !Y1_s_reg_data_sn_m7_0_a5) # !DB1_q_a[1] & Y1_s_reg_data_sn_m7_0_a5 & Y1_s_reg_data_35_15_0[1];


--M1_s_recv_buf_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_buf_2
--operation mode is normal

M1_s_recv_buf_2_lut_out = M1_s_recv_sh[3] & (M1_s_recv_sh[2] # !M1_s_recv_state[1]) # !M1_s_recv_sh[3] & M1_s_recv_sh[2] & M1_s_recv_state[1];
M1_s_recv_buf_2 = DFFEA(M1_s_recv_buf_2_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_38_1_i_i_0, , );


--Y1_s_reg_data_17_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_17_c[2]
--operation mode is normal

Y1_s_reg_data_17_c[2] = Y1_s_preadr[7] & (Y1_tmod_0_2 # Y1_s_preadr[4]) # !Y1_s_preadr[7] & Y1_s_r1_b1[2] & !Y1_s_preadr[4];


--Y1_s_reg_data_20_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_20_i_m3_c[2]
--operation mode is normal

Y1_s_reg_data_20_i_m3_c[2] = Y1_s_preadr[7] & (Y1_s_preadr[3] # !Y1_s_p1_i[2]) # !Y1_s_preadr[7] & Y1_s_r0_b2[2] & !Y1_s_preadr[3];


--Y1_s_reg_data_24_i_m2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2[2]
--operation mode is normal

Y1_ssel_2__Z_qfbk = Y1_ssel_2__Z;
Y1_s_reg_data_24_i_m2[2] = N1_s_counth1_2 & (Y1_ssel_2__Z_qfbk # !Y1_s_preadr[1]) # !N1_s_counth1_2 & Y1_s_preadr[1] & Y1_ssel_2__Z_qfbk;

--Y1_ssel_2__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|ssel_2__Z
--operation mode is normal

Y1_ssel_2__Z_sload_eqn = Y1_s_data_14_0_2;
Y1_ssel_2__Z = DFFEA(Y1_ssel_2__Z_sload_eqn, L1__clk0, reset_n, , Y1_un1_gprbit_1527_5_i, , );


--Y1_s_reg_data_24_i_m2_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_24_i_m2_0[2]
--operation mode is normal

Y1_s_reg_data_24_i_m2_0[2] = Y1_s_r0_b1[2] & (Y1_s_r0_b0[2] # Y1_s_preadr[3]) # !Y1_s_r0_b1[2] & Y1_s_r0_b0[2] & !Y1_s_preadr[3];


--Y1_s_reg_data_21_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_21_i_m3_c[2]
--operation mode is normal

Y1_s_reg_data_21_i_m3_c[2] = Y1_s_preadr[1] & (Y1_dpl[2] # Y1_s_preadr[0]) # !Y1_s_preadr[1] & !Y1_s_p0_i[2] & !Y1_s_preadr[0];


--N1_s_countl0_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_2
--operation mode is arithmetic

N1_s_countl0_2_carry_eqn = N1_s_countl0_cout[1];
N1_s_countl0_2_lut_out = N1_s_countl0_2 $ !N1_s_countl0_2_carry_eqn;
N1_s_countl0_2_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[2]) # (N1_un1_wt_i_7 & N1_s_countl0_2_lut_out);
N1_s_countl0_2 = DFFEA(N1_s_countl0_2_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[2]
--operation mode is arithmetic

N1_s_countl0_cout[2] = CARRY(N1_s_countl0_2 & !N1_s_countl0_cout[1]);


--Y1_s_reg_data_18_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_18_i_m3_c[2]
--operation mode is normal

Y1_s_reg_data_18_i_m3_c[2] = Y1_s_preadr[2] & (N1_s_counth0_2 # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_tcon_0[2] & !Y1_s_preadr[1];


--Y1_s_reg_data_19_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_19_i_m3_c[2]
--operation mode is normal

Y1_s_reg_data_19_i_m3_c[2] = Y1_s_preadr[4] & (Y1_s_preadr[3] # !Y1_s_p3_i[2]) # !Y1_s_preadr[4] & !Y1_s_p2_i[2] & !Y1_s_preadr[3];


--Y1_s_reg_data_22_i_m3_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m3_a[2]
--operation mode is normal

Y1_s_reg_data_22_i_m3_a[2] = DB1_q_a[2] & Y1_s_preadr[7] & !Y1_s_reg_data_22_i_m2[2] # !DB1_q_a[2] & (!Y1_s_reg_data_22_i_m2[2] # !Y1_s_preadr[7]);


--Y1_s_reg_data_35_15_0_i_m3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m3[2]
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m3[2] = Y1_s_reg_data_35_15_0_i_m3_c[2] & (Y1_s_reg_data_35_13_0[2] # !Y1_s_preadr[0]) # !Y1_s_reg_data_35_15_0_i_m3_c[2] & Y1_s_preadr[0] & Y1_s_reg_data_35_10_0[2];


--M1_s_recv_sh[1] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[1]
--operation mode is normal

M1_s_recv_sh[1]_lut_out = M1_s_recv_sh[2] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[1] = DFFEA(M1_s_recv_sh[1]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--M1_s_recv_sh[0] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[0]
--operation mode is normal

M1_s_recv_sh[0]_lut_out = M1_s_recv_sh[1] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[0] = DFFEA(M1_s_recv_sh[0]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--Y1_s_p1_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p1_i[0]
--operation mode is normal

Y1_s_p1_i[0]_lut_out = !p1_i[0];
Y1_s_p1_i[0] = DFFEA(Y1_s_p1_i[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_N_2205_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2205_i
--operation mode is normal

Y1_N_2205_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_gprbit_1528_0_a5_0_a2_0_a2 & Y1_un1_gprbit_1527_93_a;


--Y1_s_p_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p_0
--operation mode is normal

Y1_s_p_0 = Y1_acc_5 $ Y1_acc_4;


--Y1_s_p_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p_a
--operation mode is normal

Y1_s_p_a = Y1_acc_0 $ Y1_acc_2 $ Y1_acc_3 $ Y1_acc_1;


--Y1_s_p0_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[0]
--operation mode is normal

Y1_s_p0_i[0]_lut_out = !p0_i[0];
Y1_s_p0_i[0] = DFFEA(Y1_s_p0_i[0]_lut_out, L1__clk0, reset_n, , , , );


--N1_un1_s_tf115_10_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i
--operation mode is normal

N1_un1_s_tf115_10_i = !N1_un1_s_tf115_10_i_a2 & (Y1_tmod_0_0 & !N1_un1_s_tf115_10_i_o2 # !Y1_tmod_0_0 & N1_un1_s_tf115_10_i_a2_2);


--Y1_s_reload_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_0
--operation mode is normal

Y1_s_reload_0_0_lut_out = Y1_s_data_14_0_0;
Y1_s_reload_0_0 = DFFEA(Y1_s_reload_0_0_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_N_4645_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4645_i
--operation mode is normal

N1_N_4645_i = N1_un1_s_tf115_10_i # Y1_s_wt_0_1 & N1_un6_wt_i_0_o2_0 # !N1_un1_s_tf115_13_4;


--N1_un1_s_tf115_13 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13
--operation mode is normal

N1_un1_s_tf115_13 = N1_un1_s_tf115_10_i # !N1_un1_s_tf115_13_4;


--N1_s_countl0_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_0
--operation mode is arithmetic

N1_s_countl0_0_lut_out = N1_s_countl0_0 $ N1_un2_s_tmr_ctr1_en_9_i;
N1_s_countl0_0_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[0]) # (N1_un1_wt_i_7 & N1_s_countl0_0_lut_out);
N1_s_countl0_0 = DFFEA(N1_s_countl0_0_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[0]
--operation mode is arithmetic

N1_s_countl0_cout[0] = CARRY(N1_s_countl0_0 & N1_un2_s_tmr_ctr1_en_9_i);


--Y1_s_p3_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p3_i[0]
--operation mode is normal

Y1_s_p3_i[0]_lut_out = !p3_i[0];
Y1_s_p3_i[0] = DFFEA(Y1_s_p3_i[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_p2_i[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[0]
--operation mode is normal

Y1_s_p2_i[0]_lut_out = !p2_i[0];
Y1_s_p2_i[0] = DFFEA(Y1_s_p2_i[0]_lut_out, L1__clk0, reset_n, , , , );


--DB1_q_a[0] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[0]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[0]_PORT_A_data_in = Y1_s_data_14_0_0;
DB1_q_a[0]_PORT_A_data_in_reg = DFFE(DB1_q_a[0]_PORT_A_data_in, DB1_q_a[0]_clock_0, , , DB1_q_a[0]_clock_enable_0);
DB1_q_a[0]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[0]_PORT_A_address_reg = DFFE(DB1_q_a[0]_PORT_A_address, DB1_q_a[0]_clock_0, , , DB1_q_a[0]_clock_enable_0);
DB1_q_a[0]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[0]_PORT_B_address_reg = DFFE(DB1_q_a[0]_PORT_B_address, DB1_q_a[0]_clock_0, , , DB1_q_a[0]_clock_enable_0);
DB1_q_a[0]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[0]_PORT_A_write_enable_reg = DFFE(DB1_q_a[0]_PORT_A_write_enable, DB1_q_a[0]_clock_0, , , DB1_q_a[0]_clock_enable_0);
DB1_q_a[0]_clock_0 = L1__clk0;
DB1_q_a[0]_clock_enable_0 = reset_n;
DB1_q_a[0]_PORT_A_data_out = MEMORY(DB1_q_a[0]_PORT_A_data_in_reg, , DB1_q_a[0]_PORT_A_address_reg, DB1_q_a[0]_PORT_B_address_reg, DB1_q_a[0]_PORT_A_write_enable_reg, , , , DB1_q_a[0]_clock_0, , DB1_q_a[0]_clock_enable_0, , , );
DB1_q_a[0] = DB1_q_a[0]_PORT_A_data_out[0];


--Y1_s_reg_data_27_i_m2_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_27_i_m2_5[0]
--operation mode is normal

Y1_s_reg_data_27_i_m2_5[0] = N1_s_countl1_0 & (Y1_dph[0] # Y1_s_preadr[3]) # !N1_s_countl1_0 & Y1_dph[0] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_13_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[0]
--operation mode is normal

Y1_s_reg_data_35_13_0[0] = Y1_s_reg_data_35_13_0_c[0] & (Y1_gprbit_15[0] # !Y1_s_preadr[2]) # !Y1_s_reg_data_35_13_0_c[0] & Y1_gprbit_7[0] & Y1_s_preadr[2];


--Y1_s_reg_data_35_6_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[0]
--operation mode is normal

Y1_s_reg_data_35_6_0[0] = Y1_s_reg_data_35_6_0_c[0] & (Y1_gprbit_14[0] # !Y1_s_preadr[2]) # !Y1_s_reg_data_35_6_0_c[0] & Y1_gprbit_6[0] & Y1_s_preadr[2];


--Y1_s_reg_data_35_15_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m2_c[0]
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m2_c[0] = Y1_s_preadr[0] & (Y1_s_preadr[1] # Y1_s_reg_data_35_10_0[0]) # !Y1_s_preadr[0] & !Y1_s_preadr[1] & Y1_s_reg_data_35_3_0[0];


--Y1_psw_31_0_iv_0_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_0[3]
--operation mode is normal

Y1_psw_31_0_iv_0_0[3] = Y1_psw_o[3] # !X1_regs_wr_en_o_3_iv_1 & (X1_regs_wr_en_o_2_iv_0 # X1_regs_wr_en_o_3_iv_0);


--Y1_psw_31_0_iv_0_3_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_0_3_a[3]
--operation mode is normal

Y1_psw_31_0_iv_0_3_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_adr_2_iv_0) # !Y1_s_adr_2_iv_i_a3_0 & (X1_regs_wr_en_o_3_iv_0 # Y1_s_adr_2_iv_0 # !Y1_s_adr_2_iv_2);


--M1_s_recv_sh[3] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[3]
--operation mode is normal

M1_s_recv_sh[3]_lut_out = M1_s_recv_sh[4] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[3] = DFFEA(M1_s_recv_sh[3]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--Y1_tmod_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_3
--operation mode is normal

Y1_tmod_0_3_lut_out = Y1_s_data_14_0_3;
Y1_tmod_0_3 = DFFEA(Y1_tmod_0_3_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--Y1_N_2240_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2240_i
--operation mode is normal

Y1_N_2240_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_N_3445_i_0_a2;


--Y1_s_reload_0_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_3
--operation mode is normal

Y1_s_reload_0_3_lut_out = Y1_s_data_14_0_3;
Y1_s_reload_0_3 = DFFEA(Y1_s_reload_0_3_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_s_counth0_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_2
--operation mode is arithmetic

N1_s_counth0_2_carry_eqn = N1_s_counth0_cout[1];
N1_s_counth0_2_lut_out = N1_s_counth0_2 $ !N1_s_counth0_2_carry_eqn;
N1_s_counth0_2_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_2) # (N1_un1_s_tf115_13 & N1_s_counth0_2_lut_out);
N1_s_counth0_2_reg_input = N1_s_counth0_2_sload_eqn & N1_N_4645_i;
N1_s_counth0_2 = DFFEA(N1_s_counth0_2_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[2]
--operation mode is arithmetic

N1_s_counth0_cout[2] = CARRY(N1_s_counth0_2 & !N1_s_counth0_cout[1]);


--Y1_s_p2_i[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[3]
--operation mode is normal

Y1_s_p2_i[3]_lut_out = !p2_i[3];
Y1_s_p2_i[3] = DFFEA(Y1_s_p2_i[3]_lut_out, L1__clk0, reset_n, , , , );


--DB1_q_a[3] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[3]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[3]_PORT_A_data_in = Y1_s_data_14_0_3;
DB1_q_a[3]_PORT_A_data_in_reg = DFFE(DB1_q_a[3]_PORT_A_data_in, DB1_q_a[3]_clock_0, , , DB1_q_a[3]_clock_enable_0);
DB1_q_a[3]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[3]_PORT_A_address_reg = DFFE(DB1_q_a[3]_PORT_A_address, DB1_q_a[3]_clock_0, , , DB1_q_a[3]_clock_enable_0);
DB1_q_a[3]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[3]_PORT_B_address_reg = DFFE(DB1_q_a[3]_PORT_B_address, DB1_q_a[3]_clock_0, , , DB1_q_a[3]_clock_enable_0);
DB1_q_a[3]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[3]_PORT_A_write_enable_reg = DFFE(DB1_q_a[3]_PORT_A_write_enable, DB1_q_a[3]_clock_0, , , DB1_q_a[3]_clock_enable_0);
DB1_q_a[3]_clock_0 = L1__clk0;
DB1_q_a[3]_clock_enable_0 = reset_n;
DB1_q_a[3]_PORT_A_data_out = MEMORY(DB1_q_a[3]_PORT_A_data_in_reg, , DB1_q_a[3]_PORT_A_address_reg, DB1_q_a[3]_PORT_B_address_reg, DB1_q_a[3]_PORT_A_write_enable_reg, , , , DB1_q_a[3]_clock_0, , DB1_q_a[3]_clock_enable_0, , , );
DB1_q_a[3] = DB1_q_a[3]_PORT_A_data_out[0];


--Y1_s_reg_data_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_10[3]
--operation mode is normal

Y1_s_reg_data_10[3] = N1_s_countl1_3 & (Y1_dph[3] # Y1_s_preadr[3]) # !N1_s_countl1_3 & Y1_dph[3] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_13_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[3]
--operation mode is normal

Y1_s_reg_data_35_13_0[3] = Y1_s_reg_data_35_13_0_c[3] & (Y1_gprbit_15[3] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_13_0_c[3] & Y1_gprbit_11[3] & Y1_s_preadr[3];


--Y1_s_reg_data_35_6_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[3]
--operation mode is normal

Y1_s_reg_data_35_6_0[3] = Y1_s_reg_data_35_6_0_c[3] & (Y1_gprbit_14[3] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_6_0_c[3] & Y1_gprbit_10[3] & Y1_s_preadr[3];


--Y1_s_reg_data_35_15_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_c[3]
--operation mode is normal

Y1_s_reg_data_35_15_0_c[3] = Y1_s_preadr[0] & (Y1_s_preadr[1] # Y1_s_reg_data_35_10_0[3]) # !Y1_s_preadr[0] & !Y1_s_preadr[1] & Y1_s_reg_data_35_3_0[3];


--Y1_N_3151_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_3151_i
--operation mode is normal

Y1_N_3151_i = Y1_un1_gprbit_1527_41_0_a2 # Y1_un1_s_adr_9 & Y1_un1_gprbit_1528_70_3_0_a3_0_a2;


--Y1_psw_31_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0[5]
--operation mode is normal

Y1_psw_31_0[5] = Y1_s_adr_2_iv_0 # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_psw_31_0_a[5] # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_psw_o_i_m_0_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_1[5]
--operation mode is normal

Y1_psw_o_i_m_0_1[5] = Y1_psw_o_i_m_0_0[5] & (Y1_psw_o[5] # !Y1_un1_gprbit_1528_75_0_a2 & !Y1_un1_gprbit_1528_55_0_a2);


--Y1_psw_31_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1[5]
--operation mode is normal

Y1_psw_31_1[5] = Y1_psw_31_2[2] & Y1_psw_31_1_0[5] & (Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_c_s);


--N1_s_countl0_33_u_i[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[5]
--operation mode is normal

N1_s_countl0_33_u_i[5] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_5 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_5);


--N1_s_counth0_5 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_5
--operation mode is arithmetic

N1_s_counth0_5_carry_eqn = N1_s_counth0_cout[4];
N1_s_counth0_5_lut_out = N1_s_counth0_5 $ N1_s_counth0_5_carry_eqn;
N1_s_counth0_5_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_5) # (N1_un1_s_tf115_13 & N1_s_counth0_5_lut_out);
N1_s_counth0_5_reg_input = N1_s_counth0_5_sload_eqn & N1_N_4645_i;
N1_s_counth0_5 = DFFEA(N1_s_counth0_5_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[5] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[5]
--operation mode is arithmetic

N1_s_counth0_cout[5] = CARRY(!N1_s_counth0_cout[4] # !N1_s_counth0_5);


--Y1_scon_0_10_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_10_0_a[5]
--operation mode is normal

Y1_scon_0_10_0_a[5] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1528_76_s;


--Y1_gprbit_15[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[5]
--operation mode is normal

Y1_gprbit_15[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_15_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[5];
Y1_gprbit_15[5] = DFFEA(Y1_gprbit_15[5]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_11[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[5]
--operation mode is normal

Y1_gprbit_11[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_11_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[5];
Y1_gprbit_11[5] = DFFEA(Y1_gprbit_11[5]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[5]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[5] = Y1_s_preadr[2] & (Y1_gprbit_13[5] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_9[5] & !Y1_s_preadr[1];


--Y1_gprbit_14[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[5]
--operation mode is normal

Y1_gprbit_14[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_14_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[5];
Y1_gprbit_14[5] = DFFEA(Y1_gprbit_14[5]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_10[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[5]
--operation mode is normal

Y1_gprbit_10[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_10_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[5];
Y1_gprbit_10[5] = DFFEA(Y1_gprbit_10[5]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[5]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[5] = Y1_s_preadr[2] & (Y1_gprbit_12[5] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_8[5] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_10_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[5]
--operation mode is normal

Y1_s_reg_data_35_10_0[5] = Y1_s_reg_data_35_10_0_c[5] & (Y1_gprbit_7[5] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_10_0_c[5] & Y1_gprbit_3[5] & Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[5]
--operation mode is normal

Y1_s_reg_data_35_3_0[5] = Y1_s_reg_data_35_3_0_c[5] & (Y1_gprbit_6[5] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_3_0_c[5] & Y1_gprbit_2[5] & Y1_s_preadr[1];


--Y1_un1_gprbit_1527_91_0_a3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_91_0_a3_a
--operation mode is normal

Y1_un1_gprbit_1527_91_0_a3_a = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_47_0_a2_0;


--Y1_s_ti_edge[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_edge[0]
--operation mode is normal

Y1_s_ti_h2_0__Z_qfbk = Y1_s_ti_h2_0__Z;
Y1_s_ti_edge[0] = Y1_s_ti_h1[0] & !Y1_s_ti_h2_0__Z_qfbk;

--Y1_s_ti_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h2_0__Z
--operation mode is normal

Y1_s_ti_h2_0__Z_sload_eqn = Y1_s_ti_h1[0];
Y1_s_ti_h2_0__Z = DFFEA(Y1_s_ti_h2_0__Z_sload_eqn, L1__clk0, reset_n, , , , );


--Y1_G_370 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_370
--operation mode is normal

Y1_G_370 = Y1_s_adr_2_iv_i_a3_0 & Y1_un1_gprbit_1528_76_s & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_98_0_a2_0_1;


--Y1_scon_0_1_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|scon_0_1_Z[0]
--operation mode is normal

Y1_s_ri_h2_0__Z_qfbk = Y1_s_ri_h2_0__Z;
Y1_scon_0_1_Z[0] = !Y1_scon_0_0 & (Y1_s_ri_h2_0__Z_qfbk # !Y1_s_ri_h1[0]);

--Y1_s_ri_h2_0__Z is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h2_0__Z
--operation mode is normal

Y1_s_ri_h2_0__Z_sload_eqn = Y1_s_ri_h1[0];
Y1_s_ri_h2_0__Z = DFFEA(Y1_s_ri_h2_0__Z_sload_eqn, L1__clk0, reset_n, , , , );


--X1_un1_state_i_19_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_19_0_a2_2_a
--operation mode is normal

X1_un1_state_i_19_0_a2_2_a = !Y1_command_o_7 & !Y1_command_o_0 & (Y1_command_o_4 $ Y1_command_o_5);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_1_a[1] = Y1_state_o_1 & Y1_command_o_5 & !Y1_command_o_7 & !Y1_command_o_2;


--X1_un1_s_intblock_102_i_a6_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_2
--operation mode is normal

X1_un1_s_intblock_102_i_a6_2 = !Y1_command_o_6 & Y1_command_o_2 & X1_un1_s_intblock_102_i_a6_2_a & X1_un1_s_instr_category_7_i_a6_0_1;


--X1_un1_s_intblock_102_i_a6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6
--operation mode is normal

X1_un1_s_intblock_102_i_a6 = Y1_state_o_2 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_un1_un15_s_instr_category_2_0_a4_3_0 & !X1_un1_s_intblock_102_i_o6_2;


--X1_un1_s_intblock_102_i_a6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_0
--operation mode is normal

X1_un1_s_intblock_102_i_a6_0 = !X1_un1_s_intblock_102_i_o6_1_0 & (Y1_state_o_3 & !E1_prog_data_o_3 # !Y1_state_o_3 & !Y1_s_ir_3);


--X1_un1_s_intblock_102_i_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_0_0
--operation mode is normal

X1_un1_s_intblock_102_i_a2_0_0 = Y1_state_o_3 & E1_prog_data_o_3 # !Y1_state_o_3 & Y1_s_ir_5 & Y1_s_ir_3;


--X1_un1_s_intblock_102_i_o3_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o3_0_a
--operation mode is normal

X1_un1_s_intblock_102_i_o3_0_a = !Y1_command_o_3 & (!X1_un1_s_intblock_102_i_o2_2_4 # !X1_un1_s_intblock_102_i_o6_1_0 # !X1_un1_s_intblock_102_i_o2_2_3);


--X1_un1_un333_s_instr_category_1_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_3
--operation mode is normal

X1_un1_un333_s_instr_category_1_3 = !X1_un1_un333_s_instr_category_1_3_a & !X1_un4394_s_instr_category_0_a3_0_a2 & (!X1_un2429_s_instr_category_0_i2_0_a2_i_o2 # !X1_N_2446_i_i_o2);


--X1_pc_inc_en_o_0_iv_0_a2_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0[3]
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0[3] = Y1_state_o_3 & !X1_un4_s_intblock_0 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & X1_pc_inc_en_o_0_iv_0_a2_0_a[3];


--X1_un1_un1406_s_instr_category_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1406_s_instr_category_1
--operation mode is normal

X1_un1_un1406_s_instr_category_1 = !Y1_b42 & !X1_data_mux_o_1_iv_0_a2_3_0[3] & !X1_un12684_s_instr_category_0_a3_0_a2 & !X1_un12926_s_instr_category_0_a3_0_a2;


--X1_state_i_m_28_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_1[2]
--operation mode is normal

X1_state_i_m_28_1[2] = X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & (X1_N_2433_i_i # !X1_N_2453_i_i_o2) # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & !X1_pc_inc_en_o_0_iv_0_a2_0_0[3] & (X1_N_2433_i_i # !X1_N_2453_i_i_o2);


--X1_state_i_m_28_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_2[2]
--operation mode is normal

X1_state_i_m_28_2[2] = X1_state_i_m_28_2_a[2] & (!X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !Y1_command_o_7);


--X1_pc_inc_en_o_2_iv_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_1[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_1[0] = !X1_un10_s_intblock_m_3 & (!X1_un4_s_intblock_0 # !Y1_state_o_0);


--X1_un1_s_intblock_102_i_a3_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a3_1_0
--operation mode is normal

X1_un1_s_intblock_102_i_a3_1_0 = !Y1_state_o_0 & !Y1_state_o_1 & !Y1_state_o_2 & !Y1_state_o_3;


--X1_pc_inc_en_o_2_iv_0_Z[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0_Z[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_0_Z[0] = !X1_pc_inc_en_o_2_iv_0_a[0] & (X1_un4_s_intblock_0 # X1_un1_s_intblock_86_0_o2_0_o2 # !X1_un2429_s_instr_category_0_i2_0_a2_i_o2);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_a2_0_0_a[1] = X1_un7558_s_instr_category_0_a2_0_a2_s & (Y1_command_o_4 $ X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1]);


--X1_alu_cmd_o_2_iv_0_a3_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_0_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_0_a[5] = !Y1_command_o_2 # !Y1_command_o_1 # !Y1_state_o_2 # !Y1_state_o_i_0;


--X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_5_1_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_5_1_a[5] = Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0 # !Y1_state_o_i_0;


--X1_alu_cmd_o_2_iv_0_a3_3_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_3_1[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_3_1[5] = Y1_state_o_1 & Y1_command_o_1 & !Y1_command_o_2 & Y1_command_o_6;


--X1_alu_cmd_o_2_iv_0_a3_2_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_2_0[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_2_0[5] = Y1_state_o_1 & !Y1_command_o_1 & Y1_command_o_2 & X1_alu_cmd_o_2_iv_0_a3_2_0_a[5];


--X1_alu_cmd_o_2_iv_0_o4_0_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_0_0_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_0_0_a[5] = !Y1_command_o_7 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & (Y1_state_o_i_0 # Y1_command_o_0);


--X1_alu_cmd_o_2_iv_0_o4_3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_o4_3_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_o4_3_a[5] = Y1_command_o_6 & !Y1_state_o_i_0 # !Y1_command_o_6 & (!X1_N_2399_i_i_o2 # !Y1_state_o_3);


--X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_6_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_6_a[1] = !Y1_state_o_3 # !E1_prog_data_o_7;


--X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_o2_5_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_o2_5_a[1] = Y1_command_o_5 & !Y1_command_o_7 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_5_0_1_a[1] = Y1_command_o_7 & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # !X1_N_2442_i_i_o2) # !Y1_command_o_7 & (X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 # !X1_N_2442_i_i_o2);


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_3_a[1] = X1_un1_state_i_39_0_0_o2_0_o2 & (!Y1_command_o_2 # !Y1_state_o_1) # !Y1_state_o_2;


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_1[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_1[1] = !X1_N_2442_i_i_o2 & (!X1_N_2380_i_i_o2 # !Y1_command_o_5) # !X1_alu_cmd_o_2_iv_0_a2_12_1[4];


--X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_i_i_a2_10_sub_4_a1[1] = !X1_alu_cmd_o_2_iv_0_a2_6_0_a2_1[4] & (Y1_command_o_7 # !X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 # !Y1_command_o_5);


--X1_un1_un1251_s_instr_category_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un1251_s_instr_category_a
--operation mode is normal

X1_un1_un1251_s_instr_category_a = Y1_command_o_6 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]) # !Y1_command_o_6 & !X1_N_2386_i_i_o2 & (!X1_N_2380_i_i_o2 # !X1_data_mux_o_1_iv_0_a2_8[3]);


--X1_un1_s_intblock_75_i_i2_i_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_75_i_i2_i_a2_a
--operation mode is normal

X1_un1_s_intblock_75_i_i2_i_a2_a = !Y1_command_o_1 & !Y1_command_o_3 & Y1_command_o_2 & X1_N_2377_i_0_a2_s;


--X1_un9757_s_instr_category_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9757_s_instr_category_0_a2
--operation mode is normal

X1_un9757_s_instr_category_0_a2 = !Y1_command_o_6 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_un9757_s_instr_category_0_a2_a & X1_un611_s_instr_category_2_0_a2_0_0_a2_i;


--X1_un1_s_intblock_31_0_a2_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_31_0_a2_0_a2_0
--operation mode is normal

X1_un1_s_intblock_31_0_a2_0_a2_0 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_state_i_227_0_0_a3_1_0 & X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_1_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0[0]
--operation mode is normal

X1_alu_cmd_o_1_0[0] = X1_un1_state_i_39_0_0_o2_0_o2 # X1_alu_cmd_o_1_0_a[0] & !X1_N_2446_i_i_o2 # !X1_un4_s_intblock_0_0;


--X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1]
--operation mode is normal

X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[1] = Y1_command_o_2 & !Y1_command_o_6 & X1_un1_s_instr_category_7_i_a6_0_1 & X1_N_2380_i_i_o2;


--X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_11_0_o2_0_a2_a[1]
--operation mode is normal

X1_alu_cmd_o_2_iv_11_0_o2_0_a2_a[1] = !Y1_state_o_1 & !Y1_state_o_2 & !Y1_state_o_3 # !X1_un1_state_i_227_0_0_a3_1_0;


--X1_un1_state_i_39_i_a2_i_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_state_i_39_i_a2_i_a2
--operation mode is normal

X1_un1_state_i_39_i_a2_i_a2 = X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2 & X1_N_2442_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2;


--U1_op_b_o_1_0_o2_0_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_2_a[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_0_0 & (X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 $ X1_alu_cmd_o_3_iv_0);


--U1_op_b_o_1_0_o2_0_1_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_b_o_1_0_o2_0_1_a[0]
--operation mode is normal

U1_op_b_o_1_0_o2_0_1_a[0] = !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i # !X1_alu_cmd_o_3_iv_0 # !U1_cy_o_0_iv_0_a2_8[0];


--U1_op_a_o_iv_0_0_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3[0]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_3[0] = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_i_i_0 & U1_op_a_o_iv_0_0_a2_3_a[0] & X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_op_a_o_iv_0_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2[0]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_2[0] = !X1_alu_cmd_o_2_iv_0_0 & !X1_alu_cmd_o_2_iv_i_i_0 & U1_op_a_o_iv_0_0_a2_2_a[0] & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_op_a_o_iv_0_0_a2_11[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_11[0]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_11[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_0_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_a7
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7 = U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_0 = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (X1_alu_cmd_o_2_iv_0_0 # !U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a # !X1_alu_cmd_o_2_iv_0_5_m6_i) # !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0 = X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & (U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a # !U1_cy_o_0_iv_0_a2_8[0]) # !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i & !U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a # !X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_a_o_iv_0_0_a2_0_0_a[1] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_0_0_a[1]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_0_0_a[1] = !U1_op_a_o_iv_0_0_a2_3[0] & !U1_op_a_o_iv_0_0_a2_2[0] # !E1_prog_data_o_1;


--N1_tf0_o is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|tf0_o
--operation mode is normal

N1_tf0_o_lut_out = N1_un2_s_tmr_ctr1_en_9_i_o2 # N1_un2_s_tmr_ctr1_en_9_i_a2_0 # N1_un1_s_tf115_10_i_a2 & N1_un2_s_tmr_ctr1_en_2_1;
N1_tf0_o = DFFEA(N1_tf0_o_lut_out, L1__clk0, reset_n, , N1_un2_s_tmr_ctr0_en_0_a2_0, , );


--Y1_G_368_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_368_a
--operation mode is normal

Y1_G_368_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_s_int0_h1_i_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_int0_h1_i_0[0]
--operation mode is normal

Y1_s_int0_h1_i_0[0]_lut_out = !int0_i[0];
Y1_s_int0_h1_i_0[0] = DFFEA(Y1_s_int0_h1_i_0[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_tcon_0_13_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0[0]
--operation mode is normal

Y1_tcon_0_13_0[0] = Y1_un1_gprbit_1528_68_s & (Y1_tcon_0_13_0_a[0] & Y1_s_bdata_12_0 # !Y1_tcon_0_13_0_a[0] & Y1_tcon_0[0]) # !Y1_un1_gprbit_1528_68_s & Y1_tcon_0[0];


--Y1_psw_31_0_iv_1tt_6_m1_e is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e = !X1_regs_wr_en_o_2_iv_0 & Y1_psw_31_0_iv_1tt_6_m1_e_2 & X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_tcon_0_13_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[2]
--operation mode is normal

Y1_tcon_0_13_0_a[2] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1_G_371 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371
--operation mode is normal

Y1_G_371 = !Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & Y1_G_371_a & Y1_psw_31_0_iv_0_a2_7_1[3];


--Y1_tcon_0_13_0_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[6]
--operation mode is normal

Y1_tcon_0_13_0_a[6] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_G_367_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s
--operation mode is normal

Y1_G_367_s = Y1_s_adr_2_iv_2 & Y1_G_367_s_a & Y1_s_adr_1_iv[4] & !Y1_s_adr_2_iv_0;


--Y1_tcon_0_13_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_a[4]
--operation mode is normal

Y1_tcon_0_13_a[4] = Y1_tcon_0_4 & !Y1_s_bdata_12_0 & Y1_G_365 # !Y1_tcon_0_4 & (!Y1_G_365 # !Y1_s_bdata_12_0);


--Y1_s_p0_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p0_i[1]
--operation mode is normal

Y1_s_p0_i[1]_lut_out = !p0_i[1];
Y1_s_p0_i[1] = DFFEA(Y1_s_p0_i[1]_lut_out, L1__clk0, reset_n, , , , );


--Y1_N_2201_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2201_i
--operation mode is normal

Y1_N_2201_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_N_3447_i_0_a2;


--Y1_psw_o_i_m_d_d[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_d[2]
--operation mode is normal

Y1_psw_o_i_m_d_d[2] = !Y1_psw_o_2 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_psw_o_i_m_d_d_a[2] & Y1_un1_gprbit_1528_46_0_a2_0_s;


--Y1_psw_o_i_m_d_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_c[2]
--operation mode is normal

Y1_psw_o_i_m_d_c[2] = !Y1_psw_o_2 & (Y1_un1_gprbit_1528_89 # Y1_un1_gprbit_1528_44 # !Y1_psw_31_1_s_0[2]);


--Y1_psw_o_i_m_d_0_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_2[2]
--operation mode is normal

Y1_psw_o_i_m_d_0_2[2] = Y1_psw_o_i_m_d_0_0[2] & !Y1_s_bdata_i_m_0 & (Y1_s_data_14_0_2 # !Y1_un1_gprbit_1527_27_0_a2);


--Y1_psw_o_i_m_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c[2]
--operation mode is normal

Y1_psw_o_i_m_c[2] = !Y1_psw_o_2 & Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_un1_gprbit_1527_27_0_a2 & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--Y1_N_2199_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2199_i
--operation mode is normal

Y1_N_2199_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_42_3_i;


--M1_un1_s_recv_state_14_0_o3_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_6
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_6 = !M1_s_recv_sh_59_i_a3[0] & !I_440 & (M1_un1_s_recv_state_14_0_o3_6_a # !M1_un1_s_recv_state_12_0_o3);


--M1_un1_s_recv_state_14_0_o3_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_7
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_7 = M1_un1_s_recv_state_14_0_o3_0_0 & M1_un1_s_recv_state_14_0_o3_1_0 & !M1_un1_s_recv_state_14_0_a3_0 & M1_un1_s_recv_state_14_0_o3_7_a;


--M1_un1_un18_s_mode_19_0_o3_3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_o3_3
--operation mode is normal

M1_un1_un18_s_mode_19_0_o3_3 = !Y1_scon_0_0 & !M1_s_recv_state[0];


--M1_un1_un18_s_mode_19_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_0
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_0 = M1_s_recv_state[3] & M1_s_recv_state[1] & M1_un1_un22_s_mode_51_i_a3_6 & Y1_scon_0_6;


--M1_un1_un18_s_mode_19_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_2
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_2 = !M1_s_recv_state[0] & Y1_scon_0_7 & M1_un1_un18_s_mode_19_0_a2_0_2_a & !Y1_scon_0_6;


--Y1_s_bit_data_12_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_12_3_0_c
--operation mode is normal

Y1_s_bit_data_12_3_0_c = Y1_s_preadr[6] & (Y1_acc_2 # Y1_s_preadr[0]) # !Y1_s_preadr[6] & !Y1_s_p2_i[2] & !Y1_s_preadr[0];


--Y1_s_p2_i[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[1]
--operation mode is normal

Y1_s_p2_i[1]_lut_out = !p2_i[1];
Y1_s_p2_i[1] = DFFEA(Y1_s_p2_i[1]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_bit_data_7_3_0_c is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bit_data_7_3_0_c
--operation mode is normal

Y1_s_bit_data_7_3_0_c = Y1_s_preadr[6] & (Y1_acc_0 # Y1_s_preadr[0]) # !Y1_s_preadr[6] & !Y1_s_p2_i[0] & !Y1_s_preadr[0];


--Y1_gprbit_7[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[5]
--operation mode is normal

Y1_gprbit_7[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_7_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_7_6_i_m3_a[5];
Y1_gprbit_7[5] = DFFEA(Y1_gprbit_7[5]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_un156_s_bit_data_13_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[5]
--operation mode is normal

Y1_un156_s_bit_data_13_c[5] = Y1_s_preadr[6] & (Y1_gprbit_13[5] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_5[5] & !Y1_s_preadr[4];


--Y1_gprbit_3[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[5]
--operation mode is normal

Y1_gprbit_3[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_3_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_3_6_i_m3_a[5];
Y1_gprbit_3[5] = DFFEA(Y1_gprbit_3[5]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_un156_s_bit_data_10_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[5]
--operation mode is normal

Y1_un156_s_bit_data_10_c[5] = Y1_s_preadr[6] & (Y1_gprbit_9[5] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_1[5] & !Y1_s_preadr[4];


--Y1_gprbit_6[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[5]
--operation mode is normal

Y1_gprbit_6[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_6_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[5];
Y1_gprbit_6[5] = DFFEA(Y1_gprbit_6[5]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[5]
--operation mode is normal

Y1_un156_s_bit_data_6_c[5] = Y1_s_preadr[6] & (Y1_gprbit_10[5] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_2[5] & !Y1_s_preadr[5];


--Y1_gprbit_12[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[5]
--operation mode is normal

Y1_gprbit_12[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[5];
Y1_gprbit_12[5] = DFFEA(Y1_gprbit_12[5]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_4[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[5]
--operation mode is normal

Y1_gprbit_4[5]_lut_out = Y1_s_data_15_0_1 & (X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4_6_a[5]) # !Y1_s_data_15_0_1 & !X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[5];
Y1_gprbit_4[5] = DFFEA(Y1_gprbit_4[5]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_un156_s_bit_data_3_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[5]
--operation mode is normal

Y1_un156_s_bit_data_3_c[5] = Y1_s_preadr[6] & (Y1_gprbit_8[5] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_0[5] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[1]
--operation mode is normal

Y1_un156_s_bit_data_3[1] = Y1_un156_s_bit_data_3_c[1] & (Y1_gprbit_10[1] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_3_c[1] & Y1_gprbit_8[1] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[1]
--operation mode is normal

Y1_un156_s_bit_data_6[1] = Y1_un156_s_bit_data_6_c[1] & (Y1_gprbit_14[1] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_6_c[1] & Y1_gprbit_6[1] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[1]
--operation mode is normal

Y1_un156_s_bit_data_10[1] = Y1_un156_s_bit_data_10_c[1] & (Y1_gprbit_13[1] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_10_c[1] & Y1_gprbit_9[1] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_13[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[1]
--operation mode is normal

Y1_un156_s_bit_data_13[1] = Y1_un156_s_bit_data_13_c[1] & (Y1_gprbit_15[1] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_13_c[1] & Y1_gprbit_7[1] & Y1_s_preadr[5];


--Y1_gprbit_14[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[7]
--operation mode is normal

Y1_gprbit_14[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_14[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_14[7] = DFFEA(Y1_gprbit_14[7]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[7]
--operation mode is normal

Y1_gprbit_10[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_10[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_10[7] = DFFEA(Y1_gprbit_10[7]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_un156_s_bit_data_6_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[7]
--operation mode is normal

Y1_un156_s_bit_data_6_c[7] = Y1_s_preadr[5] & (Y1_gprbit_6[7] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_2[7] & !Y1_s_preadr[6];


--Y1_gprbit_12[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[7]
--operation mode is normal

Y1_gprbit_12[7]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[7] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_12_6_a[7]);
Y1_gprbit_12[7] = DFFEA(Y1_gprbit_12[7]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_4[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[7]
--operation mode is normal

Y1_gprbit_4[7]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[7] # !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_4_6_a[7]);
Y1_gprbit_4[7] = DFFEA(Y1_gprbit_4[7]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_un156_s_bit_data_3_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[7]
--operation mode is normal

Y1_un156_s_bit_data_3_c[7] = Y1_s_preadr[6] & (Y1_gprbit_8[7] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_0[7] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[3]
--operation mode is normal

Y1_un156_s_bit_data_6[3] = Y1_un156_s_bit_data_6_c[3] & (Y1_gprbit_14[3] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_6_c[3] & Y1_gprbit_10[3] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[3]
--operation mode is normal

Y1_un156_s_bit_data_3[3] = Y1_un156_s_bit_data_3_c[3] & (Y1_gprbit_12[3] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_3_c[3] & Y1_gprbit_4[3] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_13[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[3]
--operation mode is normal

Y1_un156_s_bit_data_13[3] = Y1_un156_s_bit_data_13_c[3] & (Y1_gprbit_15[3] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_13_c[3] & Y1_gprbit_11[3] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[3]
--operation mode is normal

Y1_un156_s_bit_data_10[3] = Y1_un156_s_bit_data_10_c[3] & (Y1_gprbit_13[3] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_10_c[3] & Y1_gprbit_5[3] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_10[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[7]
--operation mode is normal

Y1_un156_s_bit_data_10[7] = Y1_un156_s_bit_data_10_c[7] & (Y1_gprbit_7[7] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_10_c[7] & Y1_gprbit_3[7] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_13[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[7]
--operation mode is normal

Y1_un156_s_bit_data_13[7] = Y1_un156_s_bit_data_13_c[7] & (Y1_gprbit_15[7] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_13_c[7] & Y1_gprbit_11[7] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[6]
--operation mode is normal

Y1_un156_s_bit_data_10[6] = Y1_un156_s_bit_data_10_c[6] & (Y1_gprbit_13[6] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_10_c[6] & Y1_gprbit_9[6] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_13[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[6]
--operation mode is normal

Y1_un156_s_bit_data_13[6] = Y1_un156_s_bit_data_13_c[6] & (Y1_gprbit_15[6] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_13_c[6] & Y1_gprbit_7[6] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_15_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_c[6]
--operation mode is normal

Y1_un156_s_bit_data_15_c[6] = Y1_s_preadr[4] & (Y1_s_preadr[2] # Y1_un156_s_bit_data_13[2]) # !Y1_s_preadr[4] & !Y1_s_preadr[2] & Y1_un156_s_bit_data_10[2];


--Y1_un156_s_bit_data_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[2]
--operation mode is normal

Y1_un156_s_bit_data_7[2] = Y1_s_preadr[5] & Y1_un156_s_bit_data_6[2] # !Y1_s_preadr[5] & Y1_un156_s_bit_data_3[2];


--Y1_un156_s_bit_data_15_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[2]
--operation mode is normal

Y1_un156_s_bit_data_15_a[2] = Y1_s_preadr[6] & !Y1_un156_s_bit_data_6[6] # !Y1_s_preadr[6] & !Y1_un156_s_bit_data_3[6];


--Y1_un156_s_bit_data_13_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_0_i_m2[0]
--operation mode is normal

Y1_un156_s_bit_data_13_0_i_m2[0] = Y1_un156_s_bit_data_13_0_i_m2_c[0] & (Y1_gprbit_15[0] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_13_0_i_m2_c[0] & Y1_gprbit_7[0] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_10_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_0[0]
--operation mode is normal

Y1_un156_s_bit_data_10_0[0] = Y1_un156_s_bit_data_10_0_c[0] & (Y1_gprbit_13[0] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_10_0_c[0] & Y1_gprbit_5[0] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_15_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_0_c[0]
--operation mode is normal

Y1_un156_s_bit_data_15_0_c[0] = Y1_s_preadr[4] & (Y1_s_preadr[3] # Y1_un156_s_bit_data_6_0_i_m2[0]) # !Y1_s_preadr[4] & !Y1_s_preadr[3] & Y1_un156_s_bit_data_3_0[0];


--Y1_un156_s_bit_data_15_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_15_a[4]
--operation mode is normal

Y1_un156_s_bit_data_15_a[4] = Y1_s_preadr[5] & !Y1_un156_s_bit_data_13[4] # !Y1_s_preadr[5] & !Y1_un156_s_bit_data_10[4];


--Y1_un156_s_bit_data_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_7[4]
--operation mode is normal

Y1_un156_s_bit_data_7[4] = Y1_s_preadr[4] & Y1_un156_s_bit_data_6[4] # !Y1_s_preadr[4] & Y1_un156_s_bit_data_3[4];


--Y1_s_reload_0_6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_6
--operation mode is normal

Y1_s_reload_0_6_lut_out = Y1_s_data_15_0_2;
Y1_s_reload_0_6 = DFFEA(Y1_s_reload_0_6_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_N_4533_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|N_4533_i
--operation mode is normal

N1_N_4533_i = N1_un1_un23_s_tmr_ctr1_en_3 # !N1_un1_un23_s_tmr_ctr1_en_5_1;


--N1_un38_wt_i_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un38_wt_i_0
--operation mode is normal

N1_un38_wt_i_0 = !Y1_s_wt_0_1 # !Y1_all_wt_en_o_0 # !Y1_s_wt_0_0;


--N1_s_countl0_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_6
--operation mode is arithmetic

N1_s_countl0_6_carry_eqn = N1_s_countl0_cout[5];
N1_s_countl0_6_lut_out = N1_s_countl0_6 $ !N1_s_countl0_6_carry_eqn;
N1_s_countl0_6_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[6]) # (N1_un1_wt_i_7 & N1_s_countl0_6_lut_out);
N1_s_countl0_6 = DFFEA(N1_s_countl0_6_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[6]
--operation mode is arithmetic

N1_s_countl0_cout[6] = CARRY(N1_s_countl0_6 & !N1_s_countl0_cout[5]);


--N1_s_counth0_6 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_6
--operation mode is arithmetic

N1_s_counth0_6_carry_eqn = N1_s_counth0_cout[5];
N1_s_counth0_6_lut_out = N1_s_counth0_6 $ !N1_s_counth0_6_carry_eqn;
N1_s_counth0_6_sload_eqn = (!N1_un1_s_tf115_13 & Y1_s_reload_0_6) # (N1_un1_s_tf115_13 & N1_s_counth0_6_lut_out);
N1_s_counth0_6_reg_input = N1_s_counth0_6_sload_eqn & N1_N_4645_i;
N1_s_counth0_6 = DFFEA(N1_s_counth0_6_reg_input, L1__clk0, reset_n, , , , );

--N1_s_counth0_cout[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_counth0_cout[6]
--operation mode is arithmetic

N1_s_counth0_cout[6] = CARRY(N1_s_counth0_6 & !N1_s_counth0_cout[5]);


--M1_s_recv_sh_59_iv_0_o3_1[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_iv_0_o3_1[7]
--operation mode is normal

M1_s_recv_sh_59_iv_0_o3_1[7] = I_440 & all_rxd_i[0] # !I_440 & M1_un3_s_rxd_val_i_0 & !M1_s_recv_sh_59_iv_0_o3_1_a[7];


--Y1_gprbit_15[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[6]
--operation mode is normal

Y1_gprbit_15[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_15_6_i_m3_a[6]);
Y1_gprbit_15[6] = DFFEA(Y1_gprbit_15[6]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_11[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[6]
--operation mode is normal

Y1_gprbit_11[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_11_6_i_m3_a[6]);
Y1_gprbit_11[6] = DFFEA(Y1_gprbit_11[6]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[6]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[6] = Y1_s_preadr[2] & (Y1_gprbit_13[6] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_9[6] & !Y1_s_preadr[1];


--Y1_gprbit_14[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[6]
--operation mode is normal

Y1_gprbit_14[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_14_6_i_m3_a[6]);
Y1_gprbit_14[6] = DFFEA(Y1_gprbit_14[6]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_10[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[6]
--operation mode is normal

Y1_gprbit_10[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_10_6_i_m3_a[6]);
Y1_gprbit_10[6] = DFFEA(Y1_gprbit_10[6]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[6]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[6] = Y1_s_preadr[2] & (Y1_gprbit_12[6] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_8[6] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[6]
--operation mode is normal

Y1_s_reg_data_35_3_0[6] = Y1_s_reg_data_35_3_0_c[6] & (Y1_gprbit_6[6] # !Y1_s_preadr[2]) # !Y1_s_reg_data_35_3_0_c[6] & Y1_gprbit_4[6] & Y1_s_preadr[2];


--Y1_s_reg_data_35_10_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[6]
--operation mode is normal

Y1_s_reg_data_35_10_0[6] = Y1_s_reg_data_35_10_0_c[6] & (Y1_gprbit_7[6] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_10_0_c[6] & Y1_gprbit_3[6] & Y1_s_preadr[1];


--Y1_s_reload_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_7
--operation mode is normal

Y1_s_reload_0_7_lut_out = Y1_s_data_15_0_3;
Y1_s_reload_0_7 = DFFEA(Y1_s_reload_0_7_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_s_countl0_7 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_7
--operation mode is normal

N1_s_countl0_7_carry_eqn = N1_s_countl0_cout[6];
N1_s_countl0_7_lut_out = N1_s_countl0_7 $ N1_s_countl0_7_carry_eqn;
N1_s_countl0_7_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[7]) # (N1_un1_wt_i_7 & N1_s_countl0_7_lut_out);
N1_s_countl0_7 = DFFEA(N1_s_countl0_7_sload_eqn, L1__clk0, reset_n, , , , );


--DB1_q_a[7] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[7]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[7]_PORT_A_data_in = Y1_s_data_15_0_3;
DB1_q_a[7]_PORT_A_data_in_reg = DFFE(DB1_q_a[7]_PORT_A_data_in, DB1_q_a[7]_clock_0, , , DB1_q_a[7]_clock_enable_0);
DB1_q_a[7]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[7]_PORT_A_address_reg = DFFE(DB1_q_a[7]_PORT_A_address, DB1_q_a[7]_clock_0, , , DB1_q_a[7]_clock_enable_0);
DB1_q_a[7]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[7]_PORT_B_address_reg = DFFE(DB1_q_a[7]_PORT_B_address, DB1_q_a[7]_clock_0, , , DB1_q_a[7]_clock_enable_0);
DB1_q_a[7]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[7]_PORT_A_write_enable_reg = DFFE(DB1_q_a[7]_PORT_A_write_enable, DB1_q_a[7]_clock_0, , , DB1_q_a[7]_clock_enable_0);
DB1_q_a[7]_clock_0 = L1__clk0;
DB1_q_a[7]_clock_enable_0 = reset_n;
DB1_q_a[7]_PORT_A_data_out = MEMORY(DB1_q_a[7]_PORT_A_data_in_reg, , DB1_q_a[7]_PORT_A_address_reg, DB1_q_a[7]_PORT_B_address_reg, DB1_q_a[7]_PORT_A_write_enable_reg, , , , DB1_q_a[7]_clock_0, , DB1_q_a[7]_clock_enable_0, , , );
DB1_q_a[7] = DB1_q_a[7]_PORT_A_data_out[0];


--Y1_s_reg_data_35_15_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[7]
--operation mode is normal

Y1_s_reg_data_35_15_0[7] = Y1_s_preadr[0] & !Y1_s_reg_data_35_15_0_a[7] # !Y1_s_preadr[0] & Y1_s_reg_data_35_7_0[7];


--I_362_a is I_362_a
--operation mode is normal

I_362_a = Y1_sbuf_0_4 & !M1_s_tran_sh_5 & I_413 # !Y1_sbuf_0_4 & (!I_413 # !M1_s_tran_sh_5);


--I_352 is I_352
--operation mode is normal

I_352 = Y1_scon_0_6 & (I_405 & I_352_a # !I_405 & !Y1_sbuf_0_4) # !Y1_scon_0_6 & I_352_a;


--Y1_un1_gprbit_1527_2_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_2_0_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_2_0_a2_a = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_2_0_a2_0_0;


--Y1_s_reload_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_2
--operation mode is normal

Y1_s_reload_0_2_lut_out = Y1_s_data_14_0_2;
Y1_s_reload_0_2 = DFFEA(Y1_s_reload_0_2_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_un1_un23_s_tmr_ctr1_en_3 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_3
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_3 = N1_un1_un23_s_tmr_ctr1_en_3_a & (Y1_tmod_0_4 & N1_un86_s_tmr_ctr1_en_14_0_a2 # !Y1_tmod_0_4 & N1_un33_s_tmr_ctr1_en_0_a2);


--Y1_s_reload_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_1
--operation mode is normal

Y1_s_reload_0_1_lut_out = Y1_s_data_14_0_1;
Y1_s_reload_0_1 = DFFEA(Y1_s_reload_0_1_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--Y1_s_reload_0_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_4
--operation mode is normal

Y1_s_reload_0_4_lut_out = Y1_s_data_15_0_0;
Y1_s_reload_0_4 = DFFEA(Y1_s_reload_0_4_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--Y1_s_reload_0_5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reload_0_5
--operation mode is normal

Y1_s_reload_0_5_lut_out = Y1_s_data_15_0_1;
Y1_s_reload_0_5 = DFFEA(Y1_s_reload_0_5_lut_out, L1__clk0, reset_n, , Y1_all_wt_en_o_5_i, , );


--N1_s_t1ff1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff1
--operation mode is normal

N1_s_t1ff1_lut_out = N1_s_t1ff0;
N1_s_t1ff1 = DFFEA(N1_s_t1ff1_lut_out, L1__clk0, reset_n, , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_un1_un24_s_pre_count_1_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count_1_0_a2
--operation mode is normal

N1_un1_un24_s_pre_count_1_0_a2 = N1_s_pre_count[1] & !N1_s_pre_count[3] & Y1_tmod_0_6 & N1_un1_un24_s_pre_count_1_0_a2_3_0;


--N1_un1_tmod_i_24 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_24
--operation mode is normal

N1_un1_tmod_i_24 = Y1_tmod_0_5 & !Y1_tmod_0_4 & N1_un86_s_tmr_ctr1_en_14_0_a2 & N1_un1_un34_wt_i_1;


--N1_un1_tmod_i_29 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_29
--operation mode is normal

N1_un1_tmod_i_29 = Y1_tmod_0_4 & !N1_un86_s_tmr_ctr1_en_0_a2 # !Y1_tmod_0_4 & !N1_un33_s_tmr_ctr1_en_0_a2 # !N1_un1_tmod_i_29_a;


--N1_un1_tmod_i_31_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31_1
--operation mode is normal

N1_un1_tmod_i_31_1 = Y1_s_wt_0_1 & N1_s_pre_count_3_i_a2[2] & N1_un1_tmod_i_31_1_a # !Y1_s_wt_0_1 & (N1_un34_wt_i_1 # N1_s_pre_count_3_i_a2[2] & N1_un1_tmod_i_31_1_a);


--N1_un1_tmod_i_28 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_28
--operation mode is normal

N1_un1_tmod_i_28 = N1_un1_tmod_i_28_a & N1_un1_un34_wt_i_1 & (!N1_un86_s_tmr_ctr1_en_0_a2 # !Y1_tmod_0_4);


--N1_s_countl1_25_u[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[1]
--operation mode is normal

N1_s_countl1_25_u[1] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_1 # !N1_un1_tmod_i_24 & Y1_s_reload_0_1);


--N1_s_countl1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_0
--operation mode is arithmetic

N1_s_countl1_0_lut_out = N1_s_countl1_0 $ N1_un1_tmod_i_28;
N1_s_countl1_0_sload_eqn = (!N1_un1_tmod_i_31 & N1_s_countl1_25_u[0]) # (N1_un1_tmod_i_31 & N1_s_countl1_0_lut_out);
N1_s_countl1_0 = DFFEA(N1_s_countl1_0_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl1_cout[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_cout[0]
--operation mode is arithmetic

N1_s_countl1_cout[0] = CARRY(N1_s_countl1_0 & N1_un1_tmod_i_28);


--N1_s_countl1_25_u[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[2]
--operation mode is normal

N1_s_countl1_25_u[2] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_2 # !N1_un1_tmod_i_24 & Y1_s_reload_0_2);


--Y1_G_373_s_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_373_s_a
--operation mode is normal

Y1_G_373_s_a = !Y1_s_adr_2_iv_i_a3_0 # !Y1_s_adr_1_iv_i_0 # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--M1_un1_s_recv_state_12_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a2_0_0
--operation mode is normal

M1_un1_s_recv_state_12_0_a2_0_0 = !M1_s_rxpre_count[0] & (Y1_s_smodreg_0 $ Y1_scon_0_6);


--M1_un1_s_recv_state_12_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a
--operation mode is normal

M1_un1_s_recv_state_12_0_a = Y1_s_smodreg_0 & !Y1_s_tf1_edge_0 & Y1_scon_0_6 # !Y1_s_smodreg_0 & !M1_s_rxpre_count[1] & !Y1_scon_0_6;


--M1_un1_s_recv_state_12_0_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_a3
--operation mode is normal

M1_un1_s_recv_state_12_0_a3 = Y1_scon_0_4 & M1_s_recv_sh_59_i_a3[0];


--M1_un1_un22_s_mode_38_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a3_0
--operation mode is normal

M1_un1_un22_s_mode_38_0_a3_0 = !Y1_scon_0_0 & Y1_scon_0_4;


--N1_s_countl1_25_u[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[3]
--operation mode is normal

N1_s_countl1_25_u[3] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_3 # !N1_un1_tmod_i_24 & Y1_s_reload_0_3);


--N1_s_countl0_33_u_i_o2_0[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_0[0]
--operation mode is normal

N1_s_countl0_33_u_i_o2_0[0] = Y1_tmod_0_1 & N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0] & N1_un2_s_tmr_ctr1_en_9_i_a2_1;


--N1_s_countl0_33_u_i_0[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_0[2]
--operation mode is normal

N1_s_countl0_33_u_i_0[2] = !N1_s_countl0_33_u_i_a2_3[0] & N1_s_countl0_33_u_i_0_a[2] # !N1_un2_s_tmr_ctr1_en_9_i_a2_1 # !N1_s_countl0_33_u_i_o2_1[0];


--N1_un6_wt_i_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un6_wt_i_0_o2_0
--operation mode is normal

N1_un6_wt_i_0_o2_0 = !Y1_s_wt_0_0 & Y1_all_wt_en_o_0;


--N1_un2_s_tmr_ctr0_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2
--operation mode is normal

N1_un2_s_tmr_ctr0_en_0_a2 = N1_un2_s_tmr_ctr0_en_0_a2_a & N1_s_pre_count_3_i_a2[2] & (N1_s_int0_sync # !Y1_tmod_0_3);


--N1_un2_s_tmr_ctr1_en_9_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i = !N1_un2_s_tmr_ctr1_en_2_1 & !N1_un2_s_tmr_ctr1_en_9_i_o2 & !N1_un2_s_tmr_ctr1_en_9_i_a2_0 & N1_un2_s_tmr_ctr1_en_9_i_a2_1;


--N1_s_countl0_33_u_i[3] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[3]
--operation mode is normal

N1_s_countl0_33_u_i[3] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_3 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_3);


--M1_un1_un22_s_mode_51_i_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_0
--operation mode is normal

M1_un1_un22_s_mode_51_i_0 = Y1_scon_0_7 # Y1_scon_0_6 # !M1_un1_un22_s_mode_4_i_o3 # !M1_un1_un22_s_mode_51_i_0_a;


--M1_un1_un22_s_mode_51_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_1
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_1 = M1_un1_un18_s_mode_19_0_o3_3 & M1_un1_un22_s_mode_51_i_a2_1_a & (M1_un3_s_rxd_val_i_0 # !Y1_scon_0_5);


--M1_un1_un22_s_mode_51_i_a2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2 = Y1_scon_0_6 & (M1_un1_un22_s_mode_51_i_a3_6 & !M1_un1_un22_s_mode_51_i_o3_2 # !M1_un1_un22_s_mode_51_i_a2_a);


--M1_un1_un22_s_mode_51_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_2
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_2 = Y1_scon_0_7 & !Y1_scon_0_6 & (M1_un1_un22_s_mode_51_i_a2_2_a # !M1_un1_un22_s_mode_51_i_o3_1_0);


--Y1_gprbit_15[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[4]
--operation mode is normal

Y1_gprbit_15[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_15_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_15_6_i_m3_a[4];
Y1_gprbit_15[4] = DFFEA(Y1_gprbit_15[4]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_7[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[4]
--operation mode is normal

Y1_gprbit_7[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_7_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_7_6_i_m3_a[4];
Y1_gprbit_7[4] = DFFEA(Y1_gprbit_7[4]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_s_reg_data_35_13_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[4]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[4] = Y1_s_preadr[3] & (Y1_gprbit_11[4] # Y1_s_preadr[2]) # !Y1_s_preadr[3] & Y1_gprbit_3[4] & !Y1_s_preadr[2];


--Y1_gprbit_13[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[4]
--operation mode is normal

Y1_gprbit_13[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[4];
Y1_gprbit_13[4] = DFFEA(Y1_gprbit_13[4]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_9[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[4]
--operation mode is normal

Y1_gprbit_9[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[4];
Y1_gprbit_9[4] = DFFEA(Y1_gprbit_9[4]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[4]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[4] = Y1_s_preadr[2] & (Y1_gprbit_5[4] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_1[4] & !Y1_s_preadr[3];


--Y1_gprbit_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[4]
--operation mode is normal

Y1_gprbit_10[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_10_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_10_6_i_m3_a[4];
Y1_gprbit_10[4] = DFFEA(Y1_gprbit_10[4]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_gprbit_2[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[4]
--operation mode is normal

Y1_gprbit_2[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_2_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[4];
Y1_gprbit_2[4] = DFFEA(Y1_gprbit_2[4]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_s_reg_data_35_3_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[4]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[4] = Y1_s_preadr[3] & (Y1_gprbit_8[4] # Y1_s_preadr[1]) # !Y1_s_preadr[3] & Y1_gprbit_0[4] & !Y1_s_preadr[1];


--Y1_gprbit_14[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[4]
--operation mode is normal

Y1_gprbit_14[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_14_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_14_6_i_m3_a[4];
Y1_gprbit_14[4] = DFFEA(Y1_gprbit_14[4]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_12[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[4]
--operation mode is normal

Y1_gprbit_12[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[4];
Y1_gprbit_12[4] = DFFEA(Y1_gprbit_12[4]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_s_reg_data_35_6_0_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[4]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[4] = Y1_s_preadr[1] & (Y1_gprbit_6[4] # Y1_s_preadr[3]) # !Y1_s_preadr[1] & Y1_gprbit_4[4] & !Y1_s_preadr[3];


--M1_s_recv_sh[2] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh[2]
--operation mode is normal

M1_s_recv_sh[2]_lut_out = M1_s_recv_sh[3] & !M1_s_recv_sh_59_i_a3[0];
M1_s_recv_sh[2] = DFFEA(M1_s_recv_sh[2]_lut_out, L1__clk0, reset_n, , M1_N_4545_i, , );


--Y1_N_2207_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_2207_i
--operation mode is normal

Y1_N_2207_i = Y1_un1_gprbit_1529 # Y1_un1_gprbit_1527_30 # Y1_un1_s_adr_15 & Y1_un1_gprbit_1528_38_3_i_i_a2;


--Y1_s_bdata_i_m is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m
--operation mode is normal

Y1_s_bdata_i_m = !Y1_s_bdata_12_0 & Y1_un1_gprbit_1527_82_i_i_a4 & Y1_un1_gprbit_1528_44_0 & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_s_data_i_m[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_data_i_m[1]
--operation mode is normal

Y1_s_data_i_m[1] = !Y1_s_data_14_0_1 & Y1_un1_gprbit_1527_27_0_a2;


--Y1_psw_o_i_m_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_c[1]
--operation mode is normal

Y1_psw_o_i_m_c[1] = !Y1_psw_o[1] & Y1_un1_regs_wr_en_i_6_i_o2_1_0 & !Y1_un1_gprbit_1527_27_0_a2 & !Y1_un1_regs_wr_en_i_6_i_a2_0;


--Y1_psw_o_i_m_d[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d[1]
--operation mode is normal

Y1_psw_o_i_m_d[1] = !Y1_psw_o[1] & (Y1_un1_gprbit_1528_46_0_a2 # Y1_psw_31_1_513_0_a2 # !Y1_psw_31_4_2[1]);


--N1_s_countl0_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_1
--operation mode is arithmetic

N1_s_countl0_1_carry_eqn = N1_s_countl0_cout[0];
N1_s_countl0_1_lut_out = N1_s_countl0_1 $ N1_s_countl0_1_carry_eqn;
N1_s_countl0_1_sload_eqn = (!N1_un1_wt_i_7 & N1_s_countl0_33_u_i[1]) # (N1_un1_wt_i_7 & N1_s_countl0_1_lut_out);
N1_s_countl0_1 = DFFEA(N1_s_countl0_1_sload_eqn, L1__clk0, reset_n, , , , );

--N1_s_countl0_cout[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_cout[1]
--operation mode is arithmetic

N1_s_countl0_cout[1] = CARRY(!N1_s_countl0_cout[0] # !N1_s_countl0_1);


--DB1_q_a[1] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[1]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[1]_PORT_A_data_in = Y1_s_data_14_0_1;
DB1_q_a[1]_PORT_A_data_in_reg = DFFE(DB1_q_a[1]_PORT_A_data_in, DB1_q_a[1]_clock_0, , , DB1_q_a[1]_clock_enable_0);
DB1_q_a[1]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[1]_PORT_A_address_reg = DFFE(DB1_q_a[1]_PORT_A_address, DB1_q_a[1]_clock_0, , , DB1_q_a[1]_clock_enable_0);
DB1_q_a[1]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[1]_PORT_B_address_reg = DFFE(DB1_q_a[1]_PORT_B_address, DB1_q_a[1]_clock_0, , , DB1_q_a[1]_clock_enable_0);
DB1_q_a[1]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[1]_PORT_A_write_enable_reg = DFFE(DB1_q_a[1]_PORT_A_write_enable, DB1_q_a[1]_clock_0, , , DB1_q_a[1]_clock_enable_0);
DB1_q_a[1]_clock_0 = L1__clk0;
DB1_q_a[1]_clock_enable_0 = reset_n;
DB1_q_a[1]_PORT_A_data_out = MEMORY(DB1_q_a[1]_PORT_A_data_in_reg, , DB1_q_a[1]_PORT_A_address_reg, DB1_q_a[1]_PORT_B_address_reg, DB1_q_a[1]_PORT_A_write_enable_reg, , , , DB1_q_a[1]_clock_0, , DB1_q_a[1]_clock_enable_0, , , );
DB1_q_a[1] = DB1_q_a[1]_PORT_A_data_out[0];


--Y1_s_reg_data_35_15_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0[1]
--operation mode is normal

Y1_s_reg_data_35_15_0[1] = Y1_s_preadr[0] & !Y1_s_reg_data_35_15_0_a[1] # !Y1_s_preadr[0] & Y1_s_reg_data_35_7_0[1];


--Y1_tmod_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tmod_0_2
--operation mode is normal

Y1_tmod_0_2_lut_out = Y1_s_data_14_0_2;
Y1_tmod_0_2 = DFFEA(Y1_tmod_0_2_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_2_0_a2, , );


--N1_s_countl0_33_u_i[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[2]
--operation mode is normal

N1_s_countl0_33_u_i[2] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_2 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_2);


--Y1_s_p2_i[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_p2_i[2]
--operation mode is normal

Y1_s_p2_i[2]_lut_out = !p2_i[2];
Y1_s_p2_i[2] = DFFEA(Y1_s_p2_i[2]_lut_out, L1__clk0, reset_n, , , , );


--DB1_q_a[2] is mc8051_ram:i_mc8051_ram|altsyncram:altsyncram_component|altsyncram_ldv:auto_generated|q_a[2]
--RAM Block Operation Mode: Single Port
--Port A Depth: 128, Port A Width: 1
--Port A Logical Depth: 128, Port A Logical Width: 8
--Port A Input: Registered, Port A Output: Un-registered
DB1_q_a[2]_PORT_A_data_in = Y1_s_data_14_0_2;
DB1_q_a[2]_PORT_A_data_in_reg = DFFE(DB1_q_a[2]_PORT_A_data_in, DB1_q_a[2]_clock_0, , , DB1_q_a[2]_clock_enable_0);
DB1_q_a[2]_PORT_A_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[2]_PORT_A_address_reg = DFFE(DB1_q_a[2]_PORT_A_address, DB1_q_a[2]_clock_0, , , DB1_q_a[2]_clock_enable_0);
DB1_q_a[2]_PORT_B_address = BUS(Y1_s_adr_2_iv_0, Y1_s_adr_i_i_0, Y1_s_adr_2_iv_2, Y1_s_ram_adr_i_i_0, Y1_s_ram_adr_i_i_1, Y1_s_adr_0_iv_5_m8_0_a2, Y1_s_ram_adr_i_i_3);
DB1_q_a[2]_PORT_B_address_reg = DFFE(DB1_q_a[2]_PORT_B_address, DB1_q_a[2]_clock_0, , , DB1_q_a[2]_clock_enable_0);
DB1_q_a[2]_PORT_A_write_enable = Y1_ram_wr_o_i_i;
DB1_q_a[2]_PORT_A_write_enable_reg = DFFE(DB1_q_a[2]_PORT_A_write_enable, DB1_q_a[2]_clock_0, , , DB1_q_a[2]_clock_enable_0);
DB1_q_a[2]_clock_0 = L1__clk0;
DB1_q_a[2]_clock_enable_0 = reset_n;
DB1_q_a[2]_PORT_A_data_out = MEMORY(DB1_q_a[2]_PORT_A_data_in_reg, , DB1_q_a[2]_PORT_A_address_reg, DB1_q_a[2]_PORT_B_address_reg, DB1_q_a[2]_PORT_A_write_enable_reg, , , , DB1_q_a[2]_clock_0, , DB1_q_a[2]_clock_enable_0, , , );
DB1_q_a[2] = DB1_q_a[2]_PORT_A_data_out[0];


--Y1_s_reg_data_22_i_m2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_22_i_m2[2]
--operation mode is normal

Y1_s_reg_data_22_i_m2[2] = N1_s_countl1_2 & (Y1_dph[2] # Y1_s_preadr[3]) # !N1_s_countl1_2 & Y1_dph[2] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_13_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[2]
--operation mode is normal

Y1_s_reg_data_35_13_0[2] = Y1_s_reg_data_35_13_0_c[2] & (Y1_gprbit_15[2] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_13_0_c[2] & Y1_gprbit_11[2] & Y1_s_preadr[1];


--Y1_s_reg_data_35_10_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[2]
--operation mode is normal

Y1_s_reg_data_35_10_0[2] = Y1_s_reg_data_35_10_0_c[2] & (Y1_gprbit_7[2] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_10_0_c[2] & Y1_gprbit_3[2] & Y1_s_preadr[1];


--Y1_s_reg_data_35_15_0_i_m3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_i_m3_c[2]
--operation mode is normal

Y1_s_reg_data_35_15_0_i_m3_c[2] = Y1_s_preadr[3] & (Y1_s_preadr[0] # Y1_s_reg_data_35_6_0[2]) # !Y1_s_preadr[3] & !Y1_s_preadr[0] & Y1_s_reg_data_35_3_0[2];


--Y1_un1_gprbit_1527_93_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_93_a
--operation mode is normal

Y1_un1_gprbit_1527_93_a = !Y1_un1_gprbit_1527_67_0_o4 & Y1_s_adr_1_iv_7[3] & Y1_un112_s_adr_i_i_a2_0 & Y1_un92_s_adr_5_i_i_o3;


--N1_un1_s_tf115_10_i_a2_2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2 = !Y1_tmod_0_1 & N1_un24_s_tmr_ctr0_en_i_i_a2_0 & N1_un2_s_tmr_ctr0_en_0_a2 & !N1_un1_s_tf115_10_i_a2_2_a;


--N1_un1_s_tf115_10_i_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_o2
--operation mode is normal

N1_un1_s_tf115_10_i_o2 = Y1_tmod_0_1 & !N1_un1_s_tf115_5_2_i_i_a2 # !Y1_tmod_0_1 & !N1_un2_s_tmr_ctr0_en_0_a2 # !N1_un1_s_tf115_10_i_o2_a;


--N1_un1_s_tf115_13_4 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_4
--operation mode is normal

N1_un1_s_tf115_13_4 = N1_un1_s_tf115_13_0 & (N1_un6_wt_i_0_o2 # N1_un1_s_tf115_13_4_a);


--N1_s_countl0_33_u_i[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[0]
--operation mode is normal

N1_s_countl0_33_u_i[0] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_0 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_0);


--Y1_gprbit_15[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[0]
--operation mode is normal

Y1_gprbit_15[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_15[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_15[0] = DFFEA(Y1_gprbit_15[0]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_7[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[0]
--operation mode is normal

Y1_gprbit_7[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_7[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_7[0] = DFFEA(Y1_gprbit_7[0]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_s_reg_data_35_13_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[0]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[0] = Y1_s_preadr[3] & (Y1_gprbit_11[0] # Y1_s_preadr[2]) # !Y1_s_preadr[3] & Y1_gprbit_3[0] & !Y1_s_preadr[2];


--Y1_gprbit_14[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[0]
--operation mode is normal

Y1_gprbit_14[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_14[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_14[0] = DFFEA(Y1_gprbit_14[0]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_6[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[0]
--operation mode is normal

Y1_gprbit_6[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_6[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_6[0] = DFFEA(Y1_gprbit_6[0]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_s_reg_data_35_6_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[0]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[0] = Y1_s_preadr[3] & (Y1_gprbit_10[0] # Y1_s_preadr[2]) # !Y1_s_preadr[3] & Y1_gprbit_2[0] & !Y1_s_preadr[2];


--Y1_s_reg_data_35_10_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[0]
--operation mode is normal

Y1_s_reg_data_35_10_0[0] = Y1_s_reg_data_35_10_0_c[0] & (Y1_gprbit_13[0] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_10_0_c[0] & Y1_gprbit_9[0] & Y1_s_preadr[3];


--Y1_s_reg_data_35_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[0]
--operation mode is normal

Y1_s_reg_data_35_3_0[0] = Y1_s_reg_data_35_3_0_c[0] & (Y1_gprbit_12[0] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_3_0_c[0] & Y1_gprbit_8[0] & Y1_s_preadr[3];


--Y1_gprbit_15[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[3]
--operation mode is normal

Y1_gprbit_15[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_15[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_15[3] = DFFEA(Y1_gprbit_15[3]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_11[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[3]
--operation mode is normal

Y1_gprbit_11[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_11[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_11[3] = DFFEA(Y1_gprbit_11[3]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[3]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[3] = Y1_s_preadr[2] & (Y1_gprbit_7[3] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_3[3] & !Y1_s_preadr[3];


--Y1_gprbit_14[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[3]
--operation mode is normal

Y1_gprbit_14[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_14[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_14[3] = DFFEA(Y1_gprbit_14[3]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_10[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[3]
--operation mode is normal

Y1_gprbit_10[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_10[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_10[3] = DFFEA(Y1_gprbit_10[3]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_s_reg_data_35_6_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[3]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[3] = Y1_s_preadr[2] & (Y1_gprbit_6[3] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_2[3] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_3_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[3]
--operation mode is normal

Y1_s_reg_data_35_3_0[3] = Y1_s_reg_data_35_3_0_c[3] & (Y1_gprbit_12[3] # !Y1_s_preadr[2]) # !Y1_s_reg_data_35_3_0_c[3] & Y1_gprbit_4[3] & Y1_s_preadr[2];


--Y1_s_reg_data_35_10_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[3]
--operation mode is normal

Y1_s_reg_data_35_10_0[3] = Y1_s_reg_data_35_10_0_c[3] & (Y1_gprbit_13[3] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_10_0_c[3] & Y1_gprbit_9[3] & Y1_s_preadr[3];


--Y1_psw_31_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_a[5]
--operation mode is normal

Y1_psw_31_0_a[5] = Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_psw_o_i_m_0_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_0_0[5]
--operation mode is normal

Y1_psw_o_i_m_0_0[5] = Y1_s_data_15_0_1 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_70_0_a2) # !Y1_s_data_15_0_1 & !Y1_un1_gprbit_1527_27_0_a2 & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1528_70_0_a2);


--Y1_psw_31_1_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_0[5]
--operation mode is normal

Y1_psw_31_1_0[5] = Y1_psw_31_1[1] & (Y1_psw_31_0_iv_0_o3_0[3] # Y1_un1_regs_wr_en_i_6_i_a2_0 # !Y1_un1_regs_wr_en_i_6_i_o2_1_0);


--Y1_un1_gprbit_1528_76_s is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_76_s
--operation mode is normal

Y1_un1_gprbit_1528_76_s = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv[4];


--Y1_gprbit_15_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_15[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_15[5];


--Y1_N_4510_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4510_i
--operation mode is normal

Y1_N_4510_i = Y1_un1_gprbit_1527_116_0_a2_0_0 & (Y1_un1_s_adr_9_1 # Y1_un1_gprbit_1527_116_0_a2_0_1 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_gprbit_1527_116_0_a2_0_0 & Y1_un1_gprbit_1527_116_0_a2_0_1 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_11_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_11[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_11[5];


--Y1_N_4500_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4500_i
--operation mode is normal

Y1_N_4500_i = Y1_un1_gprbit_1527_98_0_a2_0 # !Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_98_0_a2_2;


--Y1_gprbit_13[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[5]
--operation mode is normal

Y1_gprbit_13[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[5];
Y1_gprbit_13[5] = DFFEA(Y1_gprbit_13[5]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_9[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[5]
--operation mode is normal

Y1_gprbit_9[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[5];
Y1_gprbit_9[5] = DFFEA(Y1_gprbit_9[5]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_gprbit_14_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_14[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_14[5];


--Y1_N_4481_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4481_i
--operation mode is normal

Y1_N_4481_i = Y1_un1_gprbit_1527_14 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & Y1_un1_s_adr_15;


--Y1_gprbit_10_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_10[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_10[5];


--Y1_N_4516_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4516_i
--operation mode is normal

Y1_N_4516_i = Y1_un1_gprbit_1527_19 # Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1528_69_0;


--Y1_gprbit_8[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[5]
--operation mode is normal

Y1_gprbit_8[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[5];
Y1_gprbit_8[5] = DFFEA(Y1_gprbit_8[5]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_s_reg_data_35_10_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[5]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[5] = Y1_s_preadr[2] & (Y1_gprbit_5[5] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_1[5] & !Y1_s_preadr[1];


--Y1_gprbit_2[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[5]
--operation mode is normal

Y1_gprbit_2[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_2_6_i_m3_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[5];
Y1_gprbit_2[5] = DFFEA(Y1_gprbit_2[5]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_s_reg_data_35_3_0_c[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[5]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[5] = Y1_s_preadr[2] & (Y1_gprbit_4[5] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_0[5] & !Y1_s_preadr[1];


--Y1_s_ti_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ti_h1[0]
--operation mode is normal

Y1_s_ti_h1[0]_lut_out = M1_s_tran_done;
Y1_s_ti_h1[0] = DFFEA(Y1_s_ti_h1[0]_lut_out, L1__clk0, reset_n, , , , );


--Y1_s_ri_h1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_ri_h1[0]
--operation mode is normal

Y1_s_ri_h1[0]_lut_out = M1_s_recv_done;
Y1_s_ri_h1[0] = DFFEA(Y1_s_ri_h1[0]_lut_out, L1__clk0, reset_n, , , , );


--X1_un1_s_intblock_102_i_a6_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a6_2_a
--operation mode is normal

X1_un1_s_intblock_102_i_a6_2_a = Y1_command_o_5 & !Y1_command_o_4 & Y1_command_o_7 & Y1_command_o_0 # !Y1_command_o_5 & !Y1_command_o_7 & !Y1_command_o_0;


--X1_un1_s_intblock_102_i_o6_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_2
--operation mode is normal

X1_un1_s_intblock_102_i_o6_2 = Y1_command_o_6 & !X1_un1_s_intblock_102_i_o6_2_a & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !Y1_command_o_6 & !X1_un7186_s_instr_category_i_i_a3_1_s & (!X1_un611_s_instr_category_2_0_a2_0_0_a2_i # !X1_un1_s_intblock_102_i_o6_2_a);


--X1_un1_s_intblock_102_i_o6_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0 = X1_un1_s_intblock_102_i_o6_1_0_0 & (!X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 & !Y1_un1_command_o_4_2_0 # !Y1_un1_command_o_4_2);


--X1_un1_s_intblock_102_i_o2_2_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_3
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_3 = !X1_un1_s_intblock_102_i_a2_9 & !X1_un1_s_intblock_102_i_a2_14;


--X1_un1_s_intblock_102_i_o2_2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_4
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_4 = !X1_un1_s_intblock_102_i_a2_10 & X1_un1_s_intblock_102_i_o2_2_2 & (!X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 # !X1_un1_s_intblock_102_i_a2_13_2);


--X1_un1_un333_s_instr_category_1_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un333_s_instr_category_1_3_a
--operation mode is normal

X1_un1_un333_s_instr_category_1_3_a = !Y1_command_o_0 & X1_bdata_mux_o_1_iv_0_a2_4_0_a2_0_a3[3] & X1_bdata_mux_o_1_iv_0_a2_3_0_0_a2_0_a2[3];


--X1_pc_inc_en_o_0_iv_0_a2_0_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_0_iv_0_a2_0_a[3]
--operation mode is normal

X1_pc_inc_en_o_0_iv_0_a2_0_a[3] = !Y1_command_o_2 & Y1_command_o_0 & X1_bdata_mux_o_2_iv_0_a2_2_0_0_a2_0_a2_i_o2_0_o2_0 & X1_N_2442_i_i_o2;


--X1_state_i_m_28_2_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|state_i_m_28_2_a[2]
--operation mode is normal

X1_state_i_m_28_2_a[2] = Y1_command_o_6 & !X1_un611_s_instr_category_2_0_a2_0_0_a2_i & (X1_un1_un15_s_instr_category_2_0_a4_3_0 # !X1_un1_s_instr_category_7_i_a6_0_1) # !Y1_command_o_6 & (X1_un1_un15_s_instr_category_2_0_a4_3_0 # !X1_un1_s_instr_category_7_i_a6_0_1);


--X1_un10_s_intblock_m_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_3
--operation mode is normal

X1_un10_s_intblock_m_3 = X1_un4_s_intblock_0_0 & !X1_un10_s_intblock_m_3_a & (Y1_state_o_2 # Y1_state_o_3);


--X1_pc_inc_en_o_2_iv_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_2_iv_0_a[0]
--operation mode is normal

X1_pc_inc_en_o_2_iv_0_a[0] = X1_un4_s_intblock_0_0 & !X1_un1_un15_s_instr_category_3_0 & (Y1_state_o_1 # Y1_state_o_3);


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2[1] = Y1_command_o_5 & X1_un340_state_0_a2_4 & X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] # !Y1_command_o_5 & Y1_psw_o_7;


--X1_alu_cmd_o_2_iv_0_a3_2_0_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_2_iv_0_a3_2_0_a[5]
--operation mode is normal

X1_alu_cmd_o_2_iv_0_a3_2_0_a[5] = Y1_command_o_7 $ (Y1_state_o_3 & E1_prog_data_o_0 # !Y1_state_o_3 & Y1_s_ir_0);


--X1_un9757_s_instr_category_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un9757_s_instr_category_0_a2_a
--operation mode is normal

X1_un9757_s_instr_category_0_a2_a = !Y1_command_o_2 & !Y1_command_o_7 & Y1_command_o_0;


--X1_alu_cmd_o_1_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|alu_cmd_o_1_0_a[0]
--operation mode is normal

X1_alu_cmd_o_1_0_a[0] = !X1_N_2442_i_i_o2 # !X1_un1251_s_instr_category_0_a2_0_i_o3_i_o2;


--U1_op_a_o_iv_0_0_a2_3_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_3_a[0]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_3_a[0] = !X1_alu_cmd_o_2_iv_0_a2_0 & X1_alu_cmd_o_2_iv_0_5_m6_i & X1_alu_cmd_o_2_iv_0_2_0 & !X1_alu_cmd_o_3_iv_0;


--U1_op_a_o_iv_0_0_a2_2_a[0] is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_a2_2_a[0]
--operation mode is normal

U1_op_a_o_iv_0_0_a2_2_a[0] = X1_alu_cmd_o_2_iv_0_5_m6_i & !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & X1_alu_cmd_o_3_iv_0;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_a7_a
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_a7_a = X1_alu_cmd_o_2_iv_0_5_m6_i & (X1_alu_cmd_o_2_iv_0_a2_0 # !X1_alu_cmd_o_2_iv_0_2_0);


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_0_a
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_0_a = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & (!X1_alu_cmd_o_3_iv_0 # !U1_cy_o_0_iv_0_a2_8[0]) # !X1_alu_cmd_o_2_iv_i_i_0;


--U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a
--operation mode is normal

U1_op_a_o_iv_0_0_o2_0_0_m9_i_1_0_a = X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0 & (X1_alu_cmd_o_2_iv_0_5_m6_i # X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i);


--N1_un2_s_tmr_ctr1_en_2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_2_1
--operation mode is normal

N1_un2_s_tmr_ctr1_en_2_1 = !Y1_tmod_0_0 & !Y1_tmod_0_1 & N1_un24_s_tmr_ctr0_en_i_i_a2_0 & N1_s_countl0_33_u_i_o2_1[0];


--N1_un2_s_tmr_ctr1_en_9_i_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_o2
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_o2 = Y1_tmod_0_1 & N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0];


--N1_un2_s_tmr_ctr1_en_9_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_a2_0
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_a2_0 = Y1_tmod_0_0 & N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0] & N1_un1_s_tf115_10_i_a2;


--N1_un2_s_tmr_ctr0_en_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2_0
--operation mode is normal

N1_un2_s_tmr_ctr0_en_0_a2_0 = N1_un2_s_tmr_ctr0_en_0_a2_a & N1_s_pre_count_3_i_a2[2] & (N1_s_int0_sync # !Y1_tmod_0_3);


--Y1_tcon_0_13_0_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|tcon_0_13_0_a[0]
--operation mode is normal

Y1_tcon_0_13_0_a[0] = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un92_s_adr_5_i_i_o3;


--Y1_psw_31_0_iv_1tt_6_m1_e_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e_2
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e_2 = Y1_psw_o_6 & Y1_psw_31_0_iv_1tt_6_m1_e_2_a & (U1_opa_o_1_0_o2_s_0_0 # !V1_v_result_1_0) # !Y1_psw_o_6 & (U1_opa_o_1_0_o2_s_0_0 # !V1_v_result_1_0);


--Y1_G_371_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_371_a
--operation mode is normal

Y1_G_371_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_G_367_s_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_367_s_a
--operation mode is normal

Y1_G_367_s_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0;


--Y1_G_365 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|G_365
--operation mode is normal

Y1_G_365 = !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_68_s & Y1_un1_gprbit_1527_3_4_i_i_a2_0 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_psw_o_i_m_d_d_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_d_a[2]
--operation mode is normal

Y1_psw_o_i_m_d_d_a[2] = !Y1_s_adr_1_iv_7[3] # !Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_i_a3_0;


--Y1_psw_31_1_s_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0[2]
--operation mode is normal

Y1_psw_31_1_s_0[2] = Y1_s_adr_2_iv_i_a3_0 # !Y1_psw_31_0_iv_0_o3_s[3] # !Y1_psw_31_1_s_0_a[2] # !Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3;


--Y1_psw_o_i_m_d_0_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_0[2]
--operation mode is normal

Y1_psw_o_i_m_d_0_0[2] = X1_regs_wr_en_o_2_iv_0 # Y1_psw_o_i_m_d_0_0_a[2] # X1_regs_wr_en_o_3_iv_0;


--Y1_s_bdata_i_m_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0
--operation mode is normal

Y1_s_bdata_i_m_0 = !Y1_s_bdata_12_0 & !Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_75_0_a2_0 & Y1_s_bdata_i_m_0_a;


--M1_un1_s_recv_state_14_0_o3_6_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_6_a
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_6_a = M1_s_rxpre_count[2] & M1_s_rxpre_count[1] & M1_s_rxpre_count[3] & !M1_s_rxpre_count[4] # !M1_s_rxpre_count[2] & !M1_s_rxpre_count[3] & M1_s_rxpre_count[4];


--M1_un1_s_recv_state_12_0_o3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_o3
--operation mode is normal

M1_un1_s_recv_state_12_0_o3 = Y1_s_smodreg_0 $ Y1_scon_0_6;


--M1_un1_s_recv_state_14_0_o3_0_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_0_0
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_0_0 = Y1_scon_0_4 & (Y1_s_smodreg_0 # Y1_scon_0_6 # !M1_un1_s_recv_state_14_0_o3_0_0_a);


--M1_un1_s_recv_state_14_0_o3_1_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_1_0
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_1_0 = Y1_s_smodreg_0 # Y1_scon_0_6 # !M1_s_rxpre_count[1] & M1_un1_s_recv_state_14_0_o3_1_0_a;


--M1_un1_s_recv_state_14_0_a3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_a3_0
--operation mode is normal

M1_un1_s_recv_state_14_0_a3_0 = M1_un1_s_recv_state_12_0_o3_0 & (M1_s_rxpre_count[1] & (M1_s_rxpre_count[3] # !M1_s_rxpre_count[0]) # !M1_s_rxpre_count[1] & !M1_s_rxpre_count[3]);


--M1_un1_s_recv_state_14_0_o3_7_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_7_a
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_7_a = M1_un1_s_recv_state_12_0_o3_0 & (M1_s_rxpre_count[2] $ M1_s_rxpre_count[3]) # !M1_un1_s_recv_state_12_0_o3_0 & !M1_s_rxpre_count[0];


--M1_un1_un18_s_mode_19_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un18_s_mode_19_0_a2_0_2_a
--operation mode is normal

M1_un1_un18_s_mode_19_0_a2_0_2_a = !Y1_scon_0_0 & M1_s_recv_state[3] & M1_s_recv_state[1];


--Y1_gprbit_7_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_7[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_7[5];


--Y1_N_4486_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4486_i
--operation mode is normal

Y1_N_4486_i = Y1_un1_gprbit_1527_15 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & Y1_un1_s_adr_9;


--Y1_gprbit_5[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[5]
--operation mode is normal

Y1_gprbit_5[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[5];
Y1_gprbit_5[5] = DFFEA(Y1_gprbit_5[5]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_gprbit_3_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_3_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_3[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_3[5];


--Y1_N_4490_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4490_i
--operation mode is normal

Y1_N_4490_i = Y1_un1_gprbit_1527_97_0_a & (Y1_un1_gprbit_1527_3_4_i_i_a2_0 # Y1_un1_gprbit_1527_97_0_a2_0_2 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_gprbit_1527_97_0_a & Y1_un1_gprbit_1527_97_0_a2_0_2 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_1[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[5]
--operation mode is normal

Y1_gprbit_1[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[5];
Y1_gprbit_1[5] = DFFEA(Y1_gprbit_1[5]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_6_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_6[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_6[5];


--Y1_N_4471_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4471_i
--operation mode is normal

Y1_N_4471_i = Y1_un1_gprbit_1527_110_0_a2_0_0 & (Y1_un1_s_adr_9_1 # Y1_un1_gprbit_1527_110_0_a2_0_0_0 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_gprbit_1527_110_0_a2_0_0 & Y1_un1_gprbit_1527_110_0_a2_0_0_0 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_12_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[5]
--operation mode is normal

Y1_gprbit_12_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_12[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_12[5];


--Y1_N_4487_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4487_i
--operation mode is normal

Y1_N_4487_i = Y1_un1_gprbit_1527_10 # Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & Y1_un1_s_adr_17;


--Y1_gprbit_4_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[5]
--operation mode is normal

Y1_gprbit_4_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_4[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_4[5];


--Y1_N_4488_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4488_i
--operation mode is normal

Y1_N_4488_i = Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_53_0_a4_0 # Y1_un1_gprbit_1527_53_0_a);


--Y1_gprbit_0[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[5]
--operation mode is normal

Y1_gprbit_0[5]_lut_out = Y1_s_data_15_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0_6_a[5]) # !Y1_s_data_15_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[5];
Y1_gprbit_0[5] = DFFEA(Y1_gprbit_0[5]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_10[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[1]
--operation mode is normal

Y1_gprbit_10[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_10[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_10[1] = DFFEA(Y1_gprbit_10[1]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_gprbit_8[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[1]
--operation mode is normal

Y1_gprbit_8[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[1];
Y1_gprbit_8[1] = DFFEA(Y1_gprbit_8[1]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_un156_s_bit_data_3_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[1]
--operation mode is normal

Y1_un156_s_bit_data_3_c[1] = Y1_s_preadr[4] & (Y1_gprbit_2[1] # Y1_s_preadr[6]) # !Y1_s_preadr[4] & Y1_gprbit_0[1] & !Y1_s_preadr[6];


--Y1_gprbit_14[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[1]
--operation mode is normal

Y1_gprbit_14[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_14[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_14[1] = DFFEA(Y1_gprbit_14[1]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_6[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[1]
--operation mode is normal

Y1_gprbit_6[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_6[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_6[1] = DFFEA(Y1_gprbit_6[1]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[1]
--operation mode is normal

Y1_un156_s_bit_data_6_c[1] = Y1_s_preadr[6] & (Y1_gprbit_12[1] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_4[1] & !Y1_s_preadr[4];


--Y1_gprbit_13[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[1]
--operation mode is normal

Y1_gprbit_13[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[1];
Y1_gprbit_13[1] = DFFEA(Y1_gprbit_13[1]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_9[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[1]
--operation mode is normal

Y1_gprbit_9[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[1];
Y1_gprbit_9[1] = DFFEA(Y1_gprbit_9[1]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_un156_s_bit_data_10_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[1]
--operation mode is normal

Y1_un156_s_bit_data_10_c[1] = Y1_s_preadr[5] & (Y1_gprbit_5[1] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_1[1] & !Y1_s_preadr[6];


--Y1_gprbit_15[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[1]
--operation mode is normal

Y1_gprbit_15[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_15[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_15[1] = DFFEA(Y1_gprbit_15[1]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_7[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[1]
--operation mode is normal

Y1_gprbit_7[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_7[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_7[1] = DFFEA(Y1_gprbit_7[1]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_un156_s_bit_data_13_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[1]
--operation mode is normal

Y1_un156_s_bit_data_13_c[1] = Y1_s_preadr[6] & (Y1_gprbit_11[1] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_3[1] & !Y1_s_preadr[5];


--Y1_gprbit_2_6_i_a4[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[7]
--operation mode is normal

Y1_gprbit_2_6_i_a4[7] = !Y1_s_adr_1_iv[4] & (Y1_s_adr_2_iv_i_a3_0 # !Y1_s_adr_2_iv_0 # !Y1_s_adr_2_iv_2);


--Y1_gprbit_2_6_i_o2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[7]
--operation mode is normal

Y1_gprbit_2_6_i_o2[7] = Y1_s_adr_1_iv[4] & Y1_s_data_15_0_3 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2);


--Y1_gprbit_6[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[7]
--operation mode is normal

Y1_gprbit_6[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_6[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_6[7] = DFFEA(Y1_gprbit_6[7]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_gprbit_2[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[7]
--operation mode is normal

Y1_gprbit_2[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_2[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_2[7] = DFFEA(Y1_gprbit_2[7]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_gprbit_12_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[7]
--operation mode is normal

Y1_gprbit_12_6_a[7] = Y1_gprbit_12[7] & !Y1_s_data_15_0_3 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12[7] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_15_0_3);


--Y1_gprbit_4_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[7]
--operation mode is normal

Y1_gprbit_4_6_a[7] = Y1_gprbit_4[7] & !Y1_s_data_15_0_3 & X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4[7] & (!X1_regs_wr_en_o_3_iv_0 # !Y1_s_data_15_0_3);


--Y1_gprbit_8[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[7]
--operation mode is normal

Y1_gprbit_8[7]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[7] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_8_6_a[7]);
Y1_gprbit_8[7] = DFFEA(Y1_gprbit_8[7]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_gprbit_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[7]
--operation mode is normal

Y1_gprbit_0[7]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[7] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_0_6_a[7]);
Y1_gprbit_0[7] = DFFEA(Y1_gprbit_0[7]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_un156_s_bit_data_6_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[3]
--operation mode is normal

Y1_un156_s_bit_data_6_c[3] = Y1_s_preadr[5] & (Y1_gprbit_6[3] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_2[3] & !Y1_s_preadr[6];


--Y1_gprbit_12[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[3]
--operation mode is normal

Y1_gprbit_12[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[3];
Y1_gprbit_12[3] = DFFEA(Y1_gprbit_12[3]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[3]
--operation mode is normal

Y1_gprbit_4[3]_lut_out = Y1_s_data_14_0_3 & (X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4_6_a[3]) # !Y1_s_data_14_0_3 & !X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[3];
Y1_gprbit_4[3] = DFFEA(Y1_gprbit_4[3]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_un156_s_bit_data_3_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[3]
--operation mode is normal

Y1_un156_s_bit_data_3_c[3] = Y1_s_preadr[6] & (Y1_gprbit_8[3] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_0[3] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_13_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[3]
--operation mode is normal

Y1_un156_s_bit_data_13_c[3] = Y1_s_preadr[5] & (Y1_gprbit_7[3] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_3[3] & !Y1_s_preadr[6];


--Y1_gprbit_13[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[3]
--operation mode is normal

Y1_gprbit_13[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[3];
Y1_gprbit_13[3] = DFFEA(Y1_gprbit_13[3]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_5[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[3]
--operation mode is normal

Y1_gprbit_5[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[3];
Y1_gprbit_5[3] = DFFEA(Y1_gprbit_5[3]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_un156_s_bit_data_10_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[3]
--operation mode is normal

Y1_un156_s_bit_data_10_c[3] = Y1_s_preadr[6] & (Y1_gprbit_9[3] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_1[3] & !Y1_s_preadr[5];


--Y1_gprbit_7[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[7]
--operation mode is normal

Y1_gprbit_7[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_7[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_7[7] = DFFEA(Y1_gprbit_7[7]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_gprbit_3[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[7]
--operation mode is normal

Y1_gprbit_3[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_3[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_3[7] = DFFEA(Y1_gprbit_3[7]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_un156_s_bit_data_10_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[7]
--operation mode is normal

Y1_un156_s_bit_data_10_c[7] = Y1_s_preadr[5] & (Y1_gprbit_5[7] # Y1_s_preadr[4]) # !Y1_s_preadr[5] & Y1_gprbit_1[7] & !Y1_s_preadr[4];


--Y1_gprbit_15[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[7]
--operation mode is normal

Y1_gprbit_15[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_15[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_15[7] = DFFEA(Y1_gprbit_15[7]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_11[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[7]
--operation mode is normal

Y1_gprbit_11[7]_lut_out = Y1_gprbit_2_6_i_o2[7] & (Y1_gprbit_11[7] # !Y1_gprbit_2_6_i_a4[7]);
Y1_gprbit_11[7] = DFFEA(Y1_gprbit_11[7]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_un156_s_bit_data_13_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[7]
--operation mode is normal

Y1_un156_s_bit_data_13_c[7] = Y1_s_preadr[5] & (Y1_gprbit_13[7] # Y1_s_preadr[4]) # !Y1_s_preadr[5] & Y1_gprbit_9[7] & !Y1_s_preadr[4];


--Y1_gprbit_13[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[6]
--operation mode is normal

Y1_gprbit_13[6]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[6] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_13_6_a[6]);
Y1_gprbit_13[6] = DFFEA(Y1_gprbit_13[6]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_9[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[6]
--operation mode is normal

Y1_gprbit_9[6]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[6] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_9_6_a[6]);
Y1_gprbit_9[6] = DFFEA(Y1_gprbit_9[6]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_un156_s_bit_data_10_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[6]
--operation mode is normal

Y1_un156_s_bit_data_10_c[6] = Y1_s_preadr[5] & (Y1_gprbit_5[6] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_1[6] & !Y1_s_preadr[6];


--Y1_gprbit_7[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[6]
--operation mode is normal

Y1_gprbit_7[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_7_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_7_6_i_m3_a[6]);
Y1_gprbit_7[6] = DFFEA(Y1_gprbit_7[6]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_un156_s_bit_data_13_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[6]
--operation mode is normal

Y1_un156_s_bit_data_13_c[6] = Y1_s_preadr[6] & (Y1_gprbit_11[6] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_3[6] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_13[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[2]
--operation mode is normal

Y1_un156_s_bit_data_13[2] = Y1_un156_s_bit_data_13_c[2] & (Y1_gprbit_15[2] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_13_c[2] & Y1_gprbit_7[2] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[2]
--operation mode is normal

Y1_un156_s_bit_data_10[2] = Y1_un156_s_bit_data_10_c[2] & (Y1_gprbit_13[2] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_10_c[2] & Y1_gprbit_5[2] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[2]
--operation mode is normal

Y1_un156_s_bit_data_6[2] = Y1_un156_s_bit_data_6_c[2] & (Y1_gprbit_14[2] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_6_c[2] & Y1_gprbit_6[2] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[2]
--operation mode is normal

Y1_un156_s_bit_data_3[2] = Y1_un156_s_bit_data_3_c[2] & (Y1_gprbit_10[2] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_3_c[2] & Y1_gprbit_2[2] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[6]
--operation mode is normal

Y1_un156_s_bit_data_3[6] = Y1_un156_s_bit_data_3_c[6] & (Y1_gprbit_6[6] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_3_c[6] & Y1_gprbit_4[6] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[6]
--operation mode is normal

Y1_un156_s_bit_data_6[6] = Y1_un156_s_bit_data_6_c[6] & (Y1_gprbit_14[6] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_6_c[6] & Y1_gprbit_12[6] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_13_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_0_i_m2_c[0]
--operation mode is normal

Y1_un156_s_bit_data_13_0_i_m2_c[0] = Y1_s_preadr[6] & (Y1_gprbit_11[0] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_3[0] & !Y1_s_preadr[5];


--Y1_gprbit_13[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[0]
--operation mode is normal

Y1_gprbit_13[0]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[0] # !Y1_s_adr_1_iv_0_0 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_13_6_a[0]);
Y1_gprbit_13[0] = DFFEA(Y1_gprbit_13[0]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_5[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[0]
--operation mode is normal

Y1_gprbit_5[0]_lut_out = Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[0] # !Y1_s_adr_1_iv_7[3] & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_5_6_a[0]);
Y1_gprbit_5[0] = DFFEA(Y1_gprbit_5[0]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_un156_s_bit_data_10_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_0_c[0]
--operation mode is normal

Y1_un156_s_bit_data_10_0_c[0] = Y1_s_preadr[6] & (Y1_gprbit_9[0] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_1[0] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_3_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_0[0]
--operation mode is normal

Y1_un156_s_bit_data_3_0[0] = Y1_un156_s_bit_data_3_0_c[0] & (Y1_gprbit_12[0] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_3_0_c[0] & Y1_gprbit_8[0] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_6_0_i_m2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_0_i_m2[0]
--operation mode is normal

Y1_un156_s_bit_data_6_0_i_m2[0] = Y1_un156_s_bit_data_6_0_i_m2_c[0] & (Y1_gprbit_14[0] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_6_0_i_m2_c[0] & Y1_gprbit_6[0] & Y1_s_preadr[5];


--Y1_un156_s_bit_data_13[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13[4]
--operation mode is normal

Y1_un156_s_bit_data_13[4] = Y1_un156_s_bit_data_13_c[4] & (Y1_gprbit_15[4] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_13_c[4] & Y1_gprbit_13[4] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_10[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10[4]
--operation mode is normal

Y1_un156_s_bit_data_10[4] = Y1_un156_s_bit_data_10_c[4] & (Y1_gprbit_11[4] # !Y1_s_preadr[4]) # !Y1_un156_s_bit_data_10_c[4] & Y1_gprbit_3[4] & Y1_s_preadr[4];


--Y1_un156_s_bit_data_6[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6[4]
--operation mode is normal

Y1_un156_s_bit_data_6[4] = Y1_un156_s_bit_data_6_c[4] & (Y1_gprbit_14[4] # !Y1_s_preadr[6]) # !Y1_un156_s_bit_data_6_c[4] & Y1_gprbit_10[4] & Y1_s_preadr[6];


--Y1_un156_s_bit_data_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3[4]
--operation mode is normal

Y1_un156_s_bit_data_3[4] = Y1_un156_s_bit_data_3_c[4] & (Y1_gprbit_12[4] # !Y1_s_preadr[5]) # !Y1_un156_s_bit_data_3_c[4] & Y1_gprbit_4[4] & Y1_s_preadr[5];


--N1_un1_un23_s_tmr_ctr1_en_5_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_5_1
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_5_1 = N1_un1_un23_s_tmr_ctr1_en_5_1_a & (Y1_tmod_0_4 & N1_un86_s_tmr_ctr1_en_14_0_a2 # !Y1_tmod_0_4 & N1_un33_s_tmr_ctr1_en_0_a2);


--N1_s_countl0_33_u_i[6] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[6]
--operation mode is normal

N1_s_countl0_33_u_i[6] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_6 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_6);


--M1_s_recv_sh_59_iv_0_o3_1_a[7] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_sh_59_iv_0_o3_1_a[7]
--operation mode is normal

M1_s_recv_sh_59_iv_0_o3_1_a[7] = M1_s_recv_state[1] & M1_s_recv_state[3] & !M1_un1_un18_s_mode_19_0_o3_3 # !M1_s_recv_state[1] & M1_s_recv_sh_59_i_a3_0[0];


--Y1_gprbit_15_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[6] = Y1_gprbit_15[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_15[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_11_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[6] = Y1_gprbit_11[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_11[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_14_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[6] = Y1_gprbit_14[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_14[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_10_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[6] = Y1_gprbit_10[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_10[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_12[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[6]
--operation mode is normal

Y1_gprbit_12[6]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[6] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_12_6_a[6]);
Y1_gprbit_12[6] = DFFEA(Y1_gprbit_12[6]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_8[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[6]
--operation mode is normal

Y1_gprbit_8[6]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[6] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_8_6_a[6]);
Y1_gprbit_8[6] = DFFEA(Y1_gprbit_8[6]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_gprbit_6[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[6]
--operation mode is normal

Y1_gprbit_6[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_6_6_i_m3_a[6]);
Y1_gprbit_6[6] = DFFEA(Y1_gprbit_6[6]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_gprbit_4[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[6]
--operation mode is normal

Y1_gprbit_4[6]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[6] # !X1_regs_wr_en_o_3_iv_0 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_4_6_a[6]);
Y1_gprbit_4[6] = DFFEA(Y1_gprbit_4[6]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_s_reg_data_35_3_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[6]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[6] = Y1_s_preadr[1] & (Y1_gprbit_2[6] # Y1_s_preadr[2]) # !Y1_s_preadr[1] & Y1_gprbit_0[6] & !Y1_s_preadr[2];


--Y1_gprbit_3[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[6]
--operation mode is normal

Y1_gprbit_3[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_3_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_3_6_i_m3_a[6]);
Y1_gprbit_3[6] = DFFEA(Y1_gprbit_3[6]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_s_reg_data_35_10_0_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[6]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[6] = Y1_s_preadr[2] & (Y1_gprbit_5[6] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_1[6] & !Y1_s_preadr[1];


--N1_s_countl0_33_u_i[7] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[7]
--operation mode is normal

N1_s_countl0_33_u_i[7] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_7 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_7);


--Y1_s_reg_data_35_15_0_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[7]
--operation mode is normal

Y1_s_reg_data_35_15_0_a[7] = Y1_s_preadr[3] & !Y1_s_reg_data_35_13_0[7] # !Y1_s_preadr[3] & !Y1_s_reg_data_35_10_0[7];


--Y1_s_reg_data_35_7_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[7]
--operation mode is normal

Y1_s_reg_data_35_7_0[7] = Y1_s_preadr[1] & Y1_s_reg_data_35_6_0[7] # !Y1_s_preadr[1] & Y1_s_reg_data_35_3_0[7];


--M1_s_tran_sh_5 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_5
--operation mode is normal

M1_s_tran_sh_5_lut_out = Y1_scon_0_7 & !I_394_a # !Y1_scon_0_7 & !I_384;
M1_s_tran_sh_5 = DFFEA(M1_s_tran_sh_5_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_352_a is I_352_a
--operation mode is normal

I_352_a = Y1_scon_0_6 & !M1_s_tran_sh_5 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_5 # !I_211 & !M1_s_tran_sh_5);


--N1_un1_un23_s_tmr_ctr1_en_3_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_3_a
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_3_a = !Y1_tmod_0_5 & N1_un1_un38_wt_i_1 & (!N1_un86_s_tmr_ctr1_en_13_5 # !N1_un86_s_tmr_ctr1_en_13_4);


--N1_s_t1ff0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t1ff0
--operation mode is normal

N1_s_t1ff0_lut_out = all_t1_i[0];
N1_s_t1ff0 = DFFEA(N1_s_t1ff0_lut_out, L1__clk0, reset_n, , N1_un1_un24_s_pre_count_1_0_a2, , );


--N1_un1_un24_s_pre_count_1_0_a2_3_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count_1_0_a2_3_0
--operation mode is normal

N1_un1_un24_s_pre_count_1_0_a2_3_0 = !N1_s_pre_count[0] & N1_s_pre_count[2];


--N1_un1_un34_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un34_wt_i_1
--operation mode is normal

N1_un1_un34_wt_i_1 = N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_un1_s_tf115_5_2_i_i_a2 & (Y1_s_wt_0_1 # !N1_un34_wt_i_1);


--N1_un86_s_tmr_ctr1_en_0_a2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un86_s_tmr_ctr1_en_0_a2
--operation mode is normal

N1_un86_s_tmr_ctr1_en_0_a2 = N1_un86_s_tmr_ctr1_en_13_4 & N1_un86_s_tmr_ctr1_en_13_5 & N1_un86_s_tmr_ctr1_en_14_0_a2;


--N1_un1_tmod_i_29_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_29_a
--operation mode is normal

N1_un1_tmod_i_29_a = !Y1_tmod_0_5 & N1_un1_un34_wt_i_1;


--N1_un34_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un34_wt_i_1
--operation mode is normal

N1_un34_wt_i_1 = Y1_all_wt_en_o_0 & Y1_s_wt_0_0;


--N1_un1_tmod_i_31_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_31_1_a
--operation mode is normal

N1_un1_tmod_i_31_1_a = Y1_tcon_0_6 & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & (!Y1_tmod_0_4 # !Y1_tmod_0_5);


--N1_un1_tmod_i_28_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_tmod_i_28_a
--operation mode is normal

N1_un1_tmod_i_28_a = Y1_tmod_0_5 & !Y1_tmod_0_4 & !N1_un86_s_tmr_ctr1_en_14_0_a2 # !Y1_tmod_0_5 & (Y1_tmod_0_4 # !N1_un33_s_tmr_ctr1_en_0_a2);


--N1_s_countl1_25_u[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl1_25_u[0]
--operation mode is normal

N1_s_countl1_25_u[0] = N1_un1_tmod_i_29 & (N1_un1_tmod_i_24 & N1_s_counth1_0 # !N1_un1_tmod_i_24 & Y1_s_reload_0_0);


--N1_un96_s_tmr_ctr0_en_0_o2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un96_s_tmr_ctr0_en_0_o2_0
--operation mode is normal

N1_un96_s_tmr_ctr0_en_0_o2_0 = N1_s_countl0_5 & N1_s_countl0_7 & N1_s_countl0_6;


--N1_s_countl0_33_u_i_o2_1[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_1[0]
--operation mode is normal

N1_s_countl0_33_u_i_o2_1[0] = N1_s_countl0_4 & N1_s_countl0_1 & N1_s_countl0_2 & !N1_s_countl0_33_u_i_o2_1_a[0];


--N1_un2_s_tmr_ctr1_en_9_i_a2_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr1_en_9_i_a2_1
--operation mode is normal

N1_un2_s_tmr_ctr1_en_9_i_a2_1 = N1_un2_s_tmr_ctr0_en_0_a2 & (Y1_s_wt_0_0 # Y1_s_wt_0_1 # !Y1_all_wt_en_o_0);


--N1_s_countl0_33_u_i_a2_3[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_a2_3[0]
--operation mode is normal

N1_s_countl0_33_u_i_a2_3[0] = !Y1_tmod_0_0 & !Y1_tmod_0_1 & N1_un24_s_tmr_ctr0_en_i_i_a2_0;


--N1_s_countl0_33_u_i_0_a[2] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_0_a[2]
--operation mode is normal

N1_s_countl0_33_u_i_0_a[2] = !Y1_tmod_0_1 & !N1_un1_s_tf115_10_i_a2 # !N1_un96_s_tmr_ctr0_en_0_o2_0 # !Y1_tmod_0_0;


--N1_s_int0_sync is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_int0_sync
--operation mode is normal

N1_s_int0_sync_lut_out = int0_i[0];
N1_s_int0_sync = DFFEA(N1_s_int0_sync_lut_out, L1__clk0, reset_n, , , , );


--N1_un2_s_tmr_ctr0_en_0_a2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un2_s_tmr_ctr0_en_0_a2_a
--operation mode is normal

N1_s_t0ff2_Z_qfbk = N1_s_t0ff2_Z;
N1_un2_s_tmr_ctr0_en_0_a2_a = Y1_tcon_0_4 & (!N1_s_t0ff1 & N1_s_t0ff2_Z_qfbk # !Y1_tmod_0_2);

--N1_s_t0ff2_Z is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff2_Z
--operation mode is normal

N1_s_t0ff2_Z_sload_eqn = N1_s_t0ff1;
N1_s_t0ff2_Z = DFFEA(N1_s_t0ff2_Z_sload_eqn, L1__clk0, reset_n, , N1_un1_un24_s_pre_count, , );


--M1_un1_un22_s_mode_51_i_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_0_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_0_a = M1_s_recv_state[3] & !M1_s_recv_state[0] & !M1_s_recv_state[1] # !M1_s_recv_state[3] & (M1_s_recv_state[2] # M1_s_recv_state[0] # M1_s_recv_state[1]);


--M1_un1_un22_s_mode_51_i_a2_1_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_1_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_1_a = M1_s_rxm13_ff0 & !M1_s_rxm13_ff1 & M1_s_recv_state[3] & Y1_scon_0_6;


--M1_un1_un22_s_mode_51_i_a2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_a = M1_N_450_i # !M1_s_recv_sh_59_i_a3[0] # !Y1_scon_0_4;


--M1_un1_un22_s_mode_51_i_a2_2_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a2_2_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_a2_2_a = M1_s_recv_state[0] & !M1_s_recv_state[3] & !M1_un3_s_rxd_val_i_0 & M1_un1_un18_s_mode_19_0_o3_1;


--M1_un1_un22_s_mode_51_i_o3_1_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_1_0
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_1_0 = !M1_un1_un22_s_mode_51_i_a3 & !M1_un1_un22_s_mode_38_0_a3 & (M1_un1_un22_s_mode_51_i_o3_1_0_a # !M1_s_recv_state[3]);


--Y1_gprbit_15_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_15_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_15[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_15[4]);


--Y1_gprbit_7_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_7[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_7[4]);


--Y1_gprbit_11[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[4]
--operation mode is normal

Y1_gprbit_11[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_11_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_11_6_i_m3_a[4];
Y1_gprbit_11[4] = DFFEA(Y1_gprbit_11[4]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_gprbit_3[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[4]
--operation mode is normal

Y1_gprbit_3[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_3_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_3_6_i_m3_a[4];
Y1_gprbit_3[4] = DFFEA(Y1_gprbit_3[4]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_gprbit_13_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[4]
--operation mode is normal

Y1_gprbit_13_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_13[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_13[4]);


--Y1_N_4515_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4515_i
--operation mode is normal

Y1_N_4515_i = Y1_un1_gprbit_1527_20 # Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1528_4_1 & Y1_un1_gprbit_1528_4_2;


--Y1_gprbit_9_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[4]
--operation mode is normal

Y1_gprbit_9_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_9[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_9[4]);


--Y1_un1_gprbit_1527_99_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i
--operation mode is normal

Y1_un1_gprbit_1527_99_i = !Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_99_i_2 & Y1_un1_gprbit_1527_99_i_a;


--Y1_gprbit_5[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[4]
--operation mode is normal

Y1_gprbit_5[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[4];
Y1_gprbit_5[4] = DFFEA(Y1_gprbit_5[4]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_gprbit_1[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[4]
--operation mode is normal

Y1_gprbit_1[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[4];
Y1_gprbit_1[4] = DFFEA(Y1_gprbit_1[4]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_10_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_10_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_10[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_10[4]);


--Y1_gprbit_2_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_2[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_2[4]);


--Y1_N_4495_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4495_i
--operation mode is normal

Y1_N_4495_i = Y1_un1_gprbit_1527_112_0_a2 # Y1_un1_gprbit_1527_112_0_a2_0_1 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_8[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[4]
--operation mode is normal

Y1_gprbit_8[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[4];
Y1_gprbit_8[4] = DFFEA(Y1_gprbit_8[4]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_gprbit_0[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[4]
--operation mode is normal

Y1_gprbit_0[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0_6_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[4];
Y1_gprbit_0[4] = DFFEA(Y1_gprbit_0[4]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_14_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_14_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_14[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_14[4]);


--Y1_gprbit_12_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[4]
--operation mode is normal

Y1_gprbit_12_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_12[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_12[4]);


--Y1_gprbit_6[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[4]
--operation mode is normal

Y1_gprbit_6[4]_lut_out = Y1_s_data_15_0_0 & (Y1_s_adr_1_iv[4] # !Y1_gprbit_6_6_i_m3_a[4]) # !Y1_s_data_15_0_0 & !Y1_s_adr_1_iv[4] & !Y1_gprbit_6_6_i_m3_a[4];
Y1_gprbit_6[4] = DFFEA(Y1_gprbit_6[4]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_gprbit_4[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[4]
--operation mode is normal

Y1_gprbit_4[4]_lut_out = Y1_s_data_15_0_0 & (X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4_6_a[4]) # !Y1_s_data_15_0_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[4];
Y1_gprbit_4[4] = DFFEA(Y1_gprbit_4[4]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_psw_31_4_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_4_2[1]
--operation mode is normal

Y1_psw_31_4_2[1] = Y1_psw_31_1[1] & !Y1_un1_gprbit_1528_89 & !Y1_un1_gprbit_1528_75_0_a2 & !Y1_un1_gprbit_1528_55_0_a2;


--N1_s_countl0_33_u_i[1] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i[1]
--operation mode is normal

N1_s_countl0_33_u_i[1] = N1_s_countl0_33_u_i_0[2] & (N1_s_countl0_33_u_i_o2_0[0] & N1_s_counth0_1 # !N1_s_countl0_33_u_i_o2_0[0] & Y1_s_reload_0_1);


--Y1_s_reg_data_35_7_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_7_0[1]
--operation mode is normal

Y1_s_reg_data_35_7_0[1] = Y1_s_preadr[3] & Y1_s_reg_data_35_6_0[1] # !Y1_s_preadr[3] & Y1_s_reg_data_35_3_0[1];


--Y1_s_reg_data_35_15_0_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_15_0_a[1]
--operation mode is normal

Y1_s_reg_data_35_15_0_a[1] = Y1_s_preadr[1] & !Y1_s_reg_data_35_14_0_i_m4_0[1] # !Y1_s_preadr[1] & !Y1_s_reg_data_35_14_0_i_m4[1];


--Y1_gprbit_15[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_15[2]
--operation mode is normal

Y1_gprbit_15[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_15[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_15[2] = DFFEA(Y1_gprbit_15[2]_lut_out, L1__clk0, reset_n, , Y1_N_4510_i, , );


--Y1_gprbit_11[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[2]
--operation mode is normal

Y1_gprbit_11[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_11[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_11[2] = DFFEA(Y1_gprbit_11[2]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_s_reg_data_35_13_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[2]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[2] = Y1_s_preadr[2] & (Y1_gprbit_13[2] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_9[2] & !Y1_s_preadr[1];


--Y1_gprbit_7[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[2]
--operation mode is normal

Y1_gprbit_7[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_7[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_7[2] = DFFEA(Y1_gprbit_7[2]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_gprbit_3[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[2]
--operation mode is normal

Y1_gprbit_3[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_3[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_3[2] = DFFEA(Y1_gprbit_3[2]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_s_reg_data_35_10_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[2]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[2] = Y1_s_preadr[2] & (Y1_gprbit_5[2] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_1[2] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[2]
--operation mode is normal

Y1_s_reg_data_35_6_0[2] = Y1_s_reg_data_35_6_0_c[2] & (Y1_gprbit_14[2] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_6_0_c[2] & Y1_gprbit_10[2] & Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[2]
--operation mode is normal

Y1_s_reg_data_35_3_0[2] = Y1_s_reg_data_35_3_0_c[2] & (Y1_gprbit_6[2] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_3_0_c[2] & Y1_gprbit_2[2] & Y1_s_preadr[1];


--N1_un24_s_tmr_ctr0_en_i_i_a2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un24_s_tmr_ctr0_en_i_i_a2_0
--operation mode is normal

N1_un24_s_tmr_ctr0_en_i_i_a2_0 = !N1_s_countl0_5 & !N1_s_countl0_7 & !N1_s_countl0_6;


--N1_un1_s_tf115_10_i_a2_2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_a2_2_a
--operation mode is normal

N1_un1_s_tf115_10_i_a2_2_a = Y1_all_wt_en_o_0 & !Y1_s_wt_0_0 & Y1_s_wt_0_1 # !N1_s_countl0_33_u_i_o2_1[0];


--N1_un1_s_tf115_10_i_o2_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_10_i_o2_a
--operation mode is normal

N1_un1_s_tf115_10_i_o2_a = !N1_un6_wt_i_0_o2 & (Y1_tmod_0_1 # N1_un96_s_tmr_ctr0_en_0_o2_0 & N1_s_countl0_33_u_i_o2_1[0]);


--N1_un6_wt_i_0_o2 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un6_wt_i_0_o2
--operation mode is normal

N1_un6_wt_i_0_o2 = Y1_all_wt_en_o_0 & !Y1_s_wt_0_0 & Y1_s_wt_0_1;


--N1_un1_s_tf115_13_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_0
--operation mode is normal

N1_un1_s_tf115_13_0 = N1_un6_wt_i_0_o2 # Y1_tmod_0_0 & N1_un1_s_tf115_5_2_i_i_a2 # !Y1_tmod_0_1;


--N1_un1_s_tf115_13_4_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_s_tf115_13_4_a
--operation mode is normal

N1_un1_s_tf115_13_4_a = N1_un2_s_tmr_ctr0_en_0_a2 & !N1_un1_un96_s_tmr_ctr0_en_2_0 & !N1_un1_un24_s_tmr_ctr0_en_1_0 # !N1_un2_s_tmr_ctr0_en_0_a2 & Y1_tmod_0_1;


--Y1_gprbit_2_6_i_0_a2_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_0_a2_2[0]
--operation mode is normal

Y1_gprbit_2_6_i_0_a2_2[0] = !Y1_s_adr_1_iv[4] & (Y1_s_adr_2_iv_2 # Y1_s_adr_2_iv_0 # !Y1_s_adr_2_iv_i_a3_0);


--Y1_gprbit_2_6_i_0_o2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_0_o2[0]
--operation mode is normal

Y1_gprbit_2_6_i_0_o2[0] = Y1_s_adr_1_iv[4] & Y1_s_data_14_0_0 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3);


--Y1_gprbit_11[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[0]
--operation mode is normal

Y1_gprbit_11[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_11[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_11[0] = DFFEA(Y1_gprbit_11[0]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_gprbit_3[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[0]
--operation mode is normal

Y1_gprbit_3[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_3[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_3[0] = DFFEA(Y1_gprbit_3[0]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_gprbit_10[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[0]
--operation mode is normal

Y1_gprbit_10[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_10[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_10[0] = DFFEA(Y1_gprbit_10[0]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_gprbit_2[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[0]
--operation mode is normal

Y1_gprbit_2[0]_lut_out = Y1_gprbit_2_6_i_0_o2[0] & (Y1_gprbit_2[0] # !Y1_gprbit_2_6_i_0_a2_2[0]);
Y1_gprbit_2[0] = DFFEA(Y1_gprbit_2[0]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_gprbit_9[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[0]
--operation mode is normal

Y1_gprbit_9[0]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[0] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_9_6_a[0]);
Y1_gprbit_9[0] = DFFEA(Y1_gprbit_9[0]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[0]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[0] = Y1_s_preadr[2] & (Y1_gprbit_5[0] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_1[0] & !Y1_s_preadr[3];


--Y1_gprbit_12[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[0]
--operation mode is normal

Y1_gprbit_12[0]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[0] # !Y1_s_adr_1_iv_0_0 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_12_6_a[0]);
Y1_gprbit_12[0] = DFFEA(Y1_gprbit_12[0]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_8[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[0]
--operation mode is normal

Y1_gprbit_8[0]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[0] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_8_6_a[0]);
Y1_gprbit_8[0] = DFFEA(Y1_gprbit_8[0]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_s_reg_data_35_3_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[0]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[0] = Y1_s_preadr[2] & (Y1_gprbit_4[0] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_0[0] & !Y1_s_preadr[3];


--Y1_gprbit_2_6_i_a4[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[3]
--operation mode is normal

Y1_gprbit_2_6_i_a4[3] = !Y1_s_adr_1_iv[4] & (Y1_s_adr_2_iv_i_a3_0 # Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_0);


--Y1_gprbit_2_6_i_o2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[3]
--operation mode is normal

Y1_gprbit_2_6_i_o2[3] = Y1_s_adr_1_iv[4] & Y1_s_data_14_0_3 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_un1_s_adr_5_0_0_a3);


--Y1_gprbit_7[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7[3]
--operation mode is normal

Y1_gprbit_7[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_7[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_7[3] = DFFEA(Y1_gprbit_7[3]_lut_out, L1__clk0, reset_n, , Y1_N_4486_i, , );


--Y1_gprbit_3[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[3]
--operation mode is normal

Y1_gprbit_3[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_3[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_3[3] = DFFEA(Y1_gprbit_3[3]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_gprbit_6[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[3]
--operation mode is normal

Y1_gprbit_6[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_6[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_6[3] = DFFEA(Y1_gprbit_6[3]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_gprbit_2[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[3]
--operation mode is normal

Y1_gprbit_2[3]_lut_out = Y1_gprbit_2_6_i_o2[3] & (Y1_gprbit_2[3] # !Y1_gprbit_2_6_i_a4[3]);
Y1_gprbit_2[3] = DFFEA(Y1_gprbit_2[3]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_s_reg_data_35_3_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[3]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[3] = Y1_s_preadr[3] & (Y1_gprbit_8[3] # Y1_s_preadr[2]) # !Y1_s_preadr[3] & Y1_gprbit_0[3] & !Y1_s_preadr[2];


--Y1_gprbit_9[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[3]
--operation mode is normal

Y1_gprbit_9[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[3];
Y1_gprbit_9[3] = DFFEA(Y1_gprbit_9[3]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_s_reg_data_35_10_0_c[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[3]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[3] = Y1_s_preadr[2] & (Y1_gprbit_5[3] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_1[3] & !Y1_s_preadr[3];


--Y1_un1_gprbit_1528_70_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_70_0_a2
--operation mode is normal

Y1_un1_gprbit_1528_70_0_a2 = Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1528_46_0_a2_0_s & Y1_un1_gprbit_1527_82_i_o3_i_a4 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_un1_gprbit_1527_116_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_0 = !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_116_0_a2_0_0_a & !Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_116_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_1 = Y1_s_adr_2_iv_2 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_116_0_a2_0_1_a & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_98_0_a2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_2
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_2 = !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1527_98_0_a2_2_a & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_98_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0 = !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_98_0_a2_0_a & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_13_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[5]
--operation mode is normal

Y1_gprbit_13_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_13[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_13[5];


--Y1_gprbit_9_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[5]
--operation mode is normal

Y1_gprbit_9_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_9[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_9[5];


--Y1_un1_gprbit_1527_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_14
--operation mode is normal

Y1_un1_gprbit_1527_14 = Y1_s_adr_2_iv_2 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_14_a & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1528_69_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_69_0
--operation mode is normal

Y1_un1_gprbit_1528_69_0 = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_19 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_19
--operation mode is normal

Y1_un1_gprbit_1527_19 = !Y1_s_adr_2_iv_2 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_19_a & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_8_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[5]
--operation mode is normal

Y1_gprbit_8_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_8[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_8[5];


--Y1_N_4489_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4489_i
--operation mode is normal

Y1_N_4489_i = Y1_un1_gprbit_1527_85_0_0_a2_0 # Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_53_0_a4_0 & Y1_un1_gprbit_1527_85_0_0_a;


--Y1_gprbit_2_6_i_m3_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[5]
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_2[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_2[5];


--M1_s_recv_done is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_recv_done
--operation mode is normal

M1_s_recv_done_lut_out = M1_s_recv_state[3];
M1_s_recv_done = DFFEA(M1_s_recv_done_lut_out, L1__clk0, reset_n, , M1_N_2723_i, , );


--X1_un1_s_intblock_102_i_o6_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_2_a
--operation mode is normal

X1_un1_s_intblock_102_i_o6_2_a = !Y1_command_o_7 & (Y1_command_o_6 # !Y1_state_o_0);


--X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_1_0
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_1_0 = !Y1_command_o_2 & !X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a & (Y1_command_o_4 # !Y1_command_o_5);


--X1_un1_s_intblock_102_i_o6_1_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_0
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_0 = Y1_command_o_2 # X1_un1_s_intblock_102_i_o6_1_0_0_a # !Y1_command_o_0 # !Y1_command_o_1;


--X1_un1_s_intblock_102_i_a2_9 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_9
--operation mode is normal

X1_un1_s_intblock_102_i_a2_9 = !Y1_command_o_1 & !Y1_command_o_6 & Y1_command_o_2 & X1_un1_s_intblock_102_i_a2_9_a;


--X1_un1_s_intblock_102_i_a2_14 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_14
--operation mode is normal

X1_un1_s_intblock_102_i_a2_14 = !Y1_command_o_7 & X1_un1_s_intblock_102_i_a2_14_a & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2;


--X1_un1_s_intblock_102_i_a2_13_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_13_2
--operation mode is normal

X1_un1_s_intblock_102_i_a2_13_2 = X1_un1_s_intblock_102_i_a2_13_0 & Y1_command_o_1 & !Y1_command_o_2 & Y1_command_o_0;


--X1_un1_s_intblock_102_i_a2_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_10
--operation mode is normal

X1_un1_s_intblock_102_i_a2_10 = !E1_prog_data_o_2 & Y1_state_o_3 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_s_intblock_102_i_a2_10_a;


--X1_un1_s_intblock_102_i_o2_2_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_2
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_2 = X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & !X1_un1_s_intblock_102_i_a2_11_0 & (X1_un1_s_intblock_102_i_o2_2_2_a # !Y1_un1_command_o_4_2) # !X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & (X1_un1_s_intblock_102_i_o2_2_2_a # !Y1_un1_command_o_4_2);


--X1_un10_s_intblock_m_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un10_s_intblock_m_3_a
--operation mode is normal

X1_un10_s_intblock_m_3_a = !X1_un1_un781_s_instr_category_1_0_a6_3 & !X1_un1_un781_s_instr_category_1_0_a6_1 & !X1_un1_un781_s_instr_category_1_0_a6 & X1_un1_un781_s_instr_category_1_0_2;


--X1_un1_un15_s_instr_category_3_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0
--operation mode is normal

X1_un1_un15_s_instr_category_3_0 = !X1_un1_un15_s_instr_category_3_0_a5 & X1_un1_un15_s_instr_category_3_0_1 & (X1_un1_un15_s_instr_category_3_0_o5_1_0 # !X1_N_2438_i_i_o2);


--X1_un340_state_0_a2_4 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un340_state_0_a2_4
--operation mode is normal

X1_un340_state_0_a2_4 = !Y1_acc_7 & !Y1_acc_6 & !Y1_acc_5 & !Y1_acc_4;


--X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1]
--operation mode is normal

X1_pc_inc_en_o_1_iv_i_a3_0_1_i_m2_a[1] = !Y1_acc_0 & !Y1_acc_2 & !Y1_acc_3 & !Y1_acc_1;


--Y1_psw_31_0_iv_1tt_6_m1_e_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_0_iv_1tt_6_m1_e_2_a
--operation mode is normal

Y1_psw_31_0_iv_1tt_6_m1_e_2_a = !U1_opb_o_iv_0_a2_2_0 & !U1_cy_o_0_iv_0_a2_4_0 & (U1_cy_o_0_iv_0_o2_0_0 # !T1_m5);


--Y1_psw_31_1_s_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_31_1_s_0_a[2]
--operation mode is normal

Y1_psw_31_1_s_0_a[2] = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_s_adr_2_iv_2 $ Y1_s_adr_2_iv_0);


--Y1_psw_o_i_m_d_0_0_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|psw_o_i_m_d_0_0_a[2]
--operation mode is normal

Y1_psw_o_i_m_d_0_0_a[2] = Y1_b42 & !U1_ov_o_iv_0 # !Y1_b42 & (X1_regs_wr_en_o_3_iv_1 & !U1_ov_o_iv_0 # !X1_regs_wr_en_o_3_iv_1 & Y1_psw_o_2);


--Y1_s_bdata_i_m_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_bdata_i_m_0_a
--operation mode is normal

Y1_s_bdata_i_m_0_a = Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2 & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_2_iv_0;


--M1_un1_s_recv_state_14_0_o3_0_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_0_0_a
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_0_0_a = !M1_s_rxpre_count[5] & (!M1_s_rxpre_count[4] # !M1_s_rxpre_count[3] # !M1_s_rxpre_count[2]);


--M1_un1_s_recv_state_14_0_o3_1_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_14_0_o3_1_0_a
--operation mode is normal

M1_un1_s_recv_state_14_0_o3_1_0_a = !M1_s_rxpre_count[3] & !M1_s_rxpre_count[4] # !M1_s_rxpre_count[5];


--M1_un1_s_recv_state_12_0_o3_0 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_s_recv_state_12_0_o3_0
--operation mode is normal

M1_un1_s_recv_state_12_0_o3_0 = Y1_s_smodreg_0 & Y1_scon_0_6;


--Y1_un1_gprbit_1527_15 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15
--operation mode is normal

Y1_un1_gprbit_1527_15 = Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_15_a & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_5_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[5]
--operation mode is normal

Y1_gprbit_5_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_5[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_5[5];


--Y1_N_4511_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4511_i
--operation mode is normal

Y1_N_4511_i = Y1_un1_gprbit_1527_53_0_a4 & (Y1_un1_gprbit_1527_100_0_a2_0_0_0 # !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_53_0_a4_0);


--Y1_un1_gprbit_1527_97_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_97_0_a2_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a2_0_2 = !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_97_0_a2_0_2_a;


--Y1_gprbit_1_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[5]
--operation mode is normal

Y1_gprbit_1_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_1[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_1[5];


--Y1_N_4491_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4491_i
--operation mode is normal

Y1_N_4491_i = Y1_un1_gprbit_1527_69_0_a & (Y1_un1_gprbit_1527_3_4_i_i_a2_0 # Y1_un1_gprbit_1527_69_0_a2_0_0 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_gprbit_1527_69_0_a & Y1_un1_gprbit_1527_69_0_a2_0_0 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1527_110_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0 = Y1_un1_gprbit_1527_110_0_a2_0_0_a & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_110_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_0 = Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_110_0_a2_0_0_0_a & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_10 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10
--operation mode is normal

Y1_un1_gprbit_1527_10 = !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_10_a & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1527_53_0_a4_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a4_0
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a4_0 = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0;


--Y1_un1_gprbit_1527_53_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_53_0_a
--operation mode is normal

Y1_un1_gprbit_1527_53_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_53_0_a2_0_1;


--Y1_gprbit_0_6_a[5] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[5]
--operation mode is normal

Y1_gprbit_0_6_a[5] = Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_0[5]) # !Y1_s_adr_2_iv_0 & !Y1_gprbit_0[5];


--Y1_N_4470_i is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|N_4470_i
--operation mode is normal

Y1_N_4470_i = Y1_un1_gprbit_1527_53_0_a4_0 & (Y1_un1_gprbit_1527_81_0_a # Y1_un1_gprbit_1527_81_0_a2_0_1 & Y1_un1_gprbit_1527_53_0_a4) # !Y1_un1_gprbit_1527_53_0_a4_0 & Y1_un1_gprbit_1527_81_0_a2_0_1 & Y1_un1_gprbit_1527_53_0_a4;


--Y1_gprbit_2_6_i_a4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[1]
--operation mode is normal

Y1_gprbit_2_6_i_a4[1] = !Y1_s_adr_1_iv[4] & (Y1_s_adr_2_iv_2 # !Y1_s_adr_2_iv_0 # !Y1_s_adr_2_iv_i_a3_0);


--Y1_gprbit_2_6_i_o2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[1]
--operation mode is normal

Y1_gprbit_2_6_i_o2[1] = Y1_s_adr_1_iv[4] & Y1_s_data_14_0_1 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_gprbit_2_6_i_o2_a[1]);


--Y1_gprbit_8_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[1]
--operation mode is normal

Y1_gprbit_8_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_8[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_8[1];


--Y1_gprbit_2[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[1]
--operation mode is normal

Y1_gprbit_2[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_2[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_2[1] = DFFEA(Y1_gprbit_2[1]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_gprbit_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[1]
--operation mode is normal

Y1_gprbit_0[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[1];
Y1_gprbit_0[1] = DFFEA(Y1_gprbit_0[1]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_12[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[1]
--operation mode is normal

Y1_gprbit_12[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[1];
Y1_gprbit_12[1] = DFFEA(Y1_gprbit_12[1]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[1]
--operation mode is normal

Y1_gprbit_4[1]_lut_out = Y1_s_data_14_0_1 & (X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4_6_a[1]) # !Y1_s_data_14_0_1 & !X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[1];
Y1_gprbit_4[1] = DFFEA(Y1_gprbit_4[1]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_gprbit_13_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[1]
--operation mode is normal

Y1_gprbit_13_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_13[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_13[1];


--Y1_gprbit_9_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[1]
--operation mode is normal

Y1_gprbit_9_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_9[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_9[1];


--Y1_gprbit_5[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[1]
--operation mode is normal

Y1_gprbit_5[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[1];
Y1_gprbit_5[1] = DFFEA(Y1_gprbit_5[1]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_gprbit_1[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[1]
--operation mode is normal

Y1_gprbit_1[1]_lut_out = Y1_s_data_14_0_1 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1_6_a[1]) # !Y1_s_data_14_0_1 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[1];
Y1_gprbit_1[1] = DFFEA(Y1_gprbit_1[1]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_11[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11[1]
--operation mode is normal

Y1_gprbit_11[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_11[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_11[1] = DFFEA(Y1_gprbit_11[1]_lut_out, L1__clk0, reset_n, , Y1_N_4500_i, , );


--Y1_gprbit_3[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3[1]
--operation mode is normal

Y1_gprbit_3[1]_lut_out = Y1_gprbit_2_6_i_o2[1] & (Y1_gprbit_3[1] # !Y1_gprbit_2_6_i_a4[1]);
Y1_gprbit_3[1] = DFFEA(Y1_gprbit_3[1]_lut_out, L1__clk0, reset_n, , Y1_N_4490_i, , );


--Y1_gprbit_8_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[7]
--operation mode is normal

Y1_gprbit_8_6_a[7] = Y1_gprbit_8[7] & !Y1_s_data_15_0_3 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8[7] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_3);


--Y1_gprbit_0_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[7]
--operation mode is normal

Y1_gprbit_0_6_a[7] = Y1_gprbit_0[7] & !Y1_s_data_15_0_3 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0[7] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_3);


--Y1_gprbit_12_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[3]
--operation mode is normal

Y1_gprbit_12_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_12[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_12[3]);


--Y1_gprbit_4_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[3]
--operation mode is normal

Y1_gprbit_4_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_4[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_4[3]);


--Y1_gprbit_8[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[3]
--operation mode is normal

Y1_gprbit_8[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[3];
Y1_gprbit_8[3] = DFFEA(Y1_gprbit_8[3]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_gprbit_0[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[3]
--operation mode is normal

Y1_gprbit_0[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[3];
Y1_gprbit_0[3] = DFFEA(Y1_gprbit_0[3]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_13_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[3]
--operation mode is normal

Y1_gprbit_13_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_13[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_13[3]);


--Y1_gprbit_5_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[3]
--operation mode is normal

Y1_gprbit_5_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_5[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_5[3]);


--Y1_gprbit_1[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[3]
--operation mode is normal

Y1_gprbit_1[3]_lut_out = Y1_s_data_14_0_3 & (Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1_6_a[3]) # !Y1_s_data_14_0_3 & !Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[3];
Y1_gprbit_1[3] = DFFEA(Y1_gprbit_1[3]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_5[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[7]
--operation mode is normal

Y1_gprbit_5[7]_lut_out = Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[7] # !Y1_s_adr_1_iv_7[3] & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_5_6_a[7]);
Y1_gprbit_5[7] = DFFEA(Y1_gprbit_5[7]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_gprbit_1[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[7]
--operation mode is normal

Y1_gprbit_1[7]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[7] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_1_6_a[7]);
Y1_gprbit_1[7] = DFFEA(Y1_gprbit_1[7]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_13[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[7]
--operation mode is normal

Y1_gprbit_13[7]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[7] # !Y1_s_adr_1_iv_0_0 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_13_6_a[7]);
Y1_gprbit_13[7] = DFFEA(Y1_gprbit_13[7]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_9[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[7]
--operation mode is normal

Y1_gprbit_9[7]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[7] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_36_0_a3_0_a2_2 & !Y1_gprbit_9_6_a[7]);
Y1_gprbit_9[7] = DFFEA(Y1_gprbit_9[7]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_gprbit_13_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[6]
--operation mode is normal

Y1_gprbit_13_6_a[6] = Y1_gprbit_13[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13[6] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_15_0_2);


--Y1_gprbit_9_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[6]
--operation mode is normal

Y1_gprbit_9_6_a[6] = Y1_gprbit_9[6] & !Y1_s_data_15_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9[6] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_2);


--Y1_gprbit_5[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[6]
--operation mode is normal

Y1_gprbit_5[6]_lut_out = Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[6] # !Y1_s_adr_1_iv_7[3] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_5_6_a[6]);
Y1_gprbit_5[6] = DFFEA(Y1_gprbit_5[6]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_gprbit_1[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[6]
--operation mode is normal

Y1_gprbit_1[6]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[6] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_1_6_a[6]);
Y1_gprbit_1[6] = DFFEA(Y1_gprbit_1[6]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_gprbit_7_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_7_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_7_6_i_m3_a[6] = Y1_gprbit_7[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_7[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_un156_s_bit_data_13_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[2]
--operation mode is normal

Y1_un156_s_bit_data_13_c[2] = Y1_s_preadr[6] & (Y1_gprbit_11[2] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_3[2] & !Y1_s_preadr[5];


--Y1_gprbit_13[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13[2]
--operation mode is normal

Y1_gprbit_13[2]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_13_6_a[2] # !Y1_s_adr_1_iv_0_0 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_13_6_a[2]);
Y1_gprbit_13[2] = DFFEA(Y1_gprbit_13[2]_lut_out, L1__clk0, reset_n, , Y1_N_4515_i, , );


--Y1_gprbit_5[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5[2]
--operation mode is normal

Y1_gprbit_5[2]_lut_out = Y1_s_adr_1_iv_7[3] & !Y1_gprbit_5_6_a[2] # !Y1_s_adr_1_iv_7[3] & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_5_6_a[2]);
Y1_gprbit_5[2] = DFFEA(Y1_gprbit_5[2]_lut_out, L1__clk0, reset_n, , Y1_N_4511_i, , );


--Y1_un156_s_bit_data_10_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[2]
--operation mode is normal

Y1_un156_s_bit_data_10_c[2] = Y1_s_preadr[6] & (Y1_gprbit_9[2] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_1[2] & !Y1_s_preadr[5];


--Y1_gprbit_14[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_14[2]
--operation mode is normal

Y1_gprbit_14[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_14[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_14[2] = DFFEA(Y1_gprbit_14[2]_lut_out, L1__clk0, reset_n, , Y1_N_4481_i, , );


--Y1_gprbit_6[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6[2]
--operation mode is normal

Y1_gprbit_6[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_6[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_6[2] = DFFEA(Y1_gprbit_6[2]_lut_out, L1__clk0, reset_n, , Y1_N_4471_i, , );


--Y1_un156_s_bit_data_6_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[2]
--operation mode is normal

Y1_un156_s_bit_data_6_c[2] = Y1_s_preadr[6] & (Y1_gprbit_12[2] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_4[2] & !Y1_s_preadr[4];


--Y1_gprbit_10[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_10[2]
--operation mode is normal

Y1_gprbit_10[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_10[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_10[2] = DFFEA(Y1_gprbit_10[2]_lut_out, L1__clk0, reset_n, , Y1_N_4516_i, , );


--Y1_gprbit_2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[2]
--operation mode is normal

Y1_gprbit_2[2]_lut_out = Y1_gprbit_2_6_i_o2[2] & (Y1_gprbit_2[2] # !Y1_gprbit_2_6_i_a4[2]);
Y1_gprbit_2[2] = DFFEA(Y1_gprbit_2[2]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_un156_s_bit_data_3_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[2]
--operation mode is normal

Y1_un156_s_bit_data_3_c[2] = Y1_s_preadr[6] & (Y1_gprbit_8[2] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_0[2] & !Y1_s_preadr[4];


--Y1_un156_s_bit_data_3_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[6]
--operation mode is normal

Y1_un156_s_bit_data_3_c[6] = Y1_s_preadr[4] & (Y1_gprbit_2[6] # Y1_s_preadr[5]) # !Y1_s_preadr[4] & Y1_gprbit_0[6] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_6_c[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[6]
--operation mode is normal

Y1_un156_s_bit_data_6_c[6] = Y1_s_preadr[4] & (Y1_gprbit_10[6] # Y1_s_preadr[5]) # !Y1_s_preadr[4] & Y1_gprbit_8[6] & !Y1_s_preadr[5];


--Y1_gprbit_13_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[0]
--operation mode is normal

Y1_gprbit_13_6_a[0] = Y1_gprbit_13[0] & !Y1_s_data_14_0_0 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13[0] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_14_0_0);


--Y1_gprbit_5_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[0]
--operation mode is normal

Y1_gprbit_5_6_a[0] = Y1_gprbit_5[0] & !Y1_s_data_14_0_0 & Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5[0] & (!Y1_s_adr_1_iv_7[3] # !Y1_s_data_14_0_0);


--Y1_gprbit_1[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[0]
--operation mode is normal

Y1_gprbit_1[0]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[0] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_1_6_a[0]);
Y1_gprbit_1[0] = DFFEA(Y1_gprbit_1[0]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_un156_s_bit_data_3_0_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_0_c[0]
--operation mode is normal

Y1_un156_s_bit_data_3_0_c[0] = Y1_s_preadr[5] & (Y1_gprbit_4[0] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_0[0] & !Y1_s_preadr[6];


--Y1_un156_s_bit_data_6_0_i_m2_c[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_0_i_m2_c[0]
--operation mode is normal

Y1_un156_s_bit_data_6_0_i_m2_c[0] = Y1_s_preadr[6] & (Y1_gprbit_10[0] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_2[0] & !Y1_s_preadr[5];


--Y1_un156_s_bit_data_13_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_13_c[4]
--operation mode is normal

Y1_un156_s_bit_data_13_c[4] = Y1_s_preadr[4] & (Y1_gprbit_7[4] # Y1_s_preadr[6]) # !Y1_s_preadr[4] & Y1_gprbit_5[4] & !Y1_s_preadr[6];


--Y1_un156_s_bit_data_10_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_10_c[4]
--operation mode is normal

Y1_un156_s_bit_data_10_c[4] = Y1_s_preadr[6] & (Y1_gprbit_9[4] # Y1_s_preadr[4]) # !Y1_s_preadr[6] & Y1_gprbit_1[4] & !Y1_s_preadr[4];


--Y1_un156_s_bit_data_6_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_6_c[4]
--operation mode is normal

Y1_un156_s_bit_data_6_c[4] = Y1_s_preadr[5] & (Y1_gprbit_6[4] # Y1_s_preadr[6]) # !Y1_s_preadr[5] & Y1_gprbit_2[4] & !Y1_s_preadr[6];


--Y1_un156_s_bit_data_3_c[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un156_s_bit_data_3_c[4]
--operation mode is normal

Y1_un156_s_bit_data_3_c[4] = Y1_s_preadr[6] & (Y1_gprbit_8[4] # Y1_s_preadr[5]) # !Y1_s_preadr[6] & Y1_gprbit_0[4] & !Y1_s_preadr[5];


--N1_un1_un23_s_tmr_ctr1_en_5_1_a is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un23_s_tmr_ctr1_en_5_1_a
--operation mode is normal

N1_un1_un23_s_tmr_ctr1_en_5_1_a = !Y1_tmod_0_5 & N1_un38_wt_i & N1_un2_s_tmr_ctr1_en_0_a2_0_0 & N1_un1_s_tf115_5_2_i_i_a2;


--Y1_gprbit_12_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[6]
--operation mode is normal

Y1_gprbit_12_6_a[6] = Y1_gprbit_12[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12[6] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_15_0_2);


--Y1_gprbit_8_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[6]
--operation mode is normal

Y1_gprbit_8_6_a[6] = Y1_gprbit_8[6] & !Y1_s_data_15_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8[6] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_2);


--Y1_gprbit_6_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[6] = Y1_gprbit_6[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_6[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_4_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[6]
--operation mode is normal

Y1_gprbit_4_6_a[6] = Y1_gprbit_4[6] & !Y1_s_data_15_0_2 & X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4[6] & (!X1_regs_wr_en_o_3_iv_0 # !Y1_s_data_15_0_2);


--Y1_gprbit_2[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2[6]
--operation mode is normal

Y1_gprbit_2[6]_lut_out = Y1_s_adr_1_iv[4] & !Y1_gprbit_2_6_i_m3_a[6] # !Y1_s_adr_1_iv[4] & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_2_6_i_m3_a[6]);
Y1_gprbit_2[6] = DFFEA(Y1_gprbit_2[6]_lut_out, L1__clk0, reset_n, , Y1_N_4495_i, , );


--Y1_gprbit_0[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[6]
--operation mode is normal

Y1_gprbit_0[6]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[6] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un1_gprbit_1527_4_i_2 & Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_4_i_2 & !Y1_gprbit_0_6_a[6]);
Y1_gprbit_0[6] = DFFEA(Y1_gprbit_0[6]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_3_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_3_6_i_m3_a[6] = Y1_gprbit_3[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_3[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_s_reg_data_35_10_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0[7]
--operation mode is normal

Y1_s_reg_data_35_10_0[7] = Y1_s_reg_data_35_10_0_c[7] & (Y1_gprbit_7[7] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_10_0_c[7] & Y1_gprbit_3[7] & Y1_s_preadr[1];


--Y1_s_reg_data_35_13_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0[7]
--operation mode is normal

Y1_s_reg_data_35_13_0[7] = Y1_s_reg_data_35_13_0_c[7] & (Y1_gprbit_15[7] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_13_0_c[7] & Y1_gprbit_11[7] & Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[7]
--operation mode is normal

Y1_s_reg_data_35_6_0[7] = Y1_s_reg_data_35_6_0_c[7] & (Y1_gprbit_14[7] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_6_0_c[7] & Y1_gprbit_10[7] & Y1_s_preadr[3];


--Y1_s_reg_data_35_3_0[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[7]
--operation mode is normal

Y1_s_reg_data_35_3_0[7] = Y1_s_reg_data_35_3_0_c[7] & (Y1_gprbit_12[7] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_3_0_c[7] & Y1_gprbit_8[7] & Y1_s_preadr[3];


--I_394_a is I_394_a
--operation mode is normal

I_394_a = Y1_sbuf_0_5 & !M1_s_tran_sh_6 & I_413 # !Y1_sbuf_0_5 & (!I_413 # !M1_s_tran_sh_6);


--I_384 is I_384
--operation mode is normal

I_384 = Y1_scon_0_6 & (I_405 & I_384_a # !I_405 & !Y1_sbuf_0_5) # !Y1_scon_0_6 & I_384_a;


--N1_un1_un38_wt_i_1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un38_wt_i_1
--operation mode is normal

N1_un1_un38_wt_i_1 = Y1_tcon_0_6 & N1_un38_wt_i & N1_s_pre_count_3_i_a2[2] & N1_un2_s_tmr_ctr1_en_0_a2_0_0;


--N1_s_countl0_33_u_i_o2_1_a[0] is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_countl0_33_u_i_o2_1_a[0]
--operation mode is normal

N1_s_countl0_33_u_i_o2_1_a[0] = !N1_s_countl0_3 # !N1_s_countl0_0;


--N1_s_t0ff1 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff1
--operation mode is normal

N1_s_t0ff1_lut_out = N1_s_t0ff0;
N1_s_t0ff1 = DFFEA(N1_s_t0ff1_lut_out, L1__clk0, reset_n, , N1_un1_un24_s_pre_count, , );


--N1_un1_un24_s_pre_count is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_pre_count
--operation mode is normal

N1_un1_un24_s_pre_count = N1_s_pre_count[1] & !N1_s_pre_count[3] & Y1_tmod_0_2 & N1_un1_un24_s_pre_count_1_0_a2_3_0;


--M1_un1_un22_s_mode_51_i_a3 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_a3
--operation mode is normal

M1_un1_un22_s_mode_51_i_a3 = M1_un1_un18_s_mode_19_0_o3_1 & (M1_s_recv_state[3] & !M1_s_recv_state[1] # !M1_s_recv_state[3] & (M1_s_recv_state[2] # M1_s_recv_state[1]));


--M1_un1_un22_s_mode_51_i_o3_1_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_51_i_o3_1_0_a
--operation mode is normal

M1_un1_un22_s_mode_51_i_o3_1_0_a = Y1_scon_0_5 & !M1_un3_s_rxd_val_i_0 # !M1_un1_un18_s_mode_19_0_o3_1 # !M1_un1_un18_s_mode_19_0_o3_3;


--Y1_gprbit_11_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_11_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_11_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_11[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_11[4]);


--Y1_gprbit_3_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_3_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_3_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_3[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_3[4]);


--Y1_un1_gprbit_1528_4_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_1
--operation mode is normal

Y1_un1_gprbit_1528_4_1 = !X1_regs_wr_en_o_3_iv_1 & Y1_un1_gprbit_1528_4_1_a & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_1_iv_0_0;


--Y1_un1_gprbit_1527_20 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20
--operation mode is normal

Y1_un1_gprbit_1527_20 = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_20_a & Y1_un1_gprbit_1527_53_0_a4;


--Y1_un1_gprbit_1527_99_i_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_2
--operation mode is normal

Y1_un1_gprbit_1527_99_i_2 = Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_99_i_2_a & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_99_i_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_a
--operation mode is normal

Y1_un1_gprbit_1527_99_i_a = !Y1_s_adr_1_iv_i_0 & (!Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0 # !Y1_s_adr_0_iv_5_m8_0_a2);


--Y1_gprbit_5_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[4]
--operation mode is normal

Y1_gprbit_5_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_5[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_5[4]);


--Y1_gprbit_1_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[4]
--operation mode is normal

Y1_gprbit_1_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_1[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_1[4]);


--Y1_un1_gprbit_1527_112_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_0_1 = !Y1_s_adr_2_iv_2 & Y1_s_adr_1_iv_7[3] & Y1_un1_gprbit_1527_112_0_a2_0_1_a & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_112_0_a2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2 = Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv[4] & !Y1_s_adr_0_iv_5_m8_0_a2 & Y1_un1_gprbit_1527_112_0_a2_a;


--Y1_gprbit_8_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[4]
--operation mode is normal

Y1_gprbit_8_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_8[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_8[4]);


--Y1_gprbit_0_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[4]
--operation mode is normal

Y1_gprbit_0_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_0[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_0[4]);


--Y1_gprbit_6_6_i_m3_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_6_6_i_m3_a[4]
--operation mode is normal

Y1_gprbit_6_6_i_m3_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_6[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_6[4]);


--Y1_gprbit_4_6_a[4] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[4]
--operation mode is normal

Y1_gprbit_4_6_a[4] = Y1_s_adr_2_iv_0 & !Y1_gprbit_4[4] # !Y1_s_adr_2_iv_0 & (Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_53_0_a2_0_1 & !Y1_gprbit_4[4]);


--Y1_s_reg_data_35_6_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0[1]
--operation mode is normal

Y1_s_reg_data_35_6_0[1] = Y1_s_reg_data_35_6_0_c[1] & (Y1_gprbit_14[1] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_6_0_c[1] & Y1_gprbit_10[1] & Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0[1]
--operation mode is normal

Y1_s_reg_data_35_3_0[1] = Y1_s_reg_data_35_3_0_c[1] & (Y1_gprbit_6[1] # !Y1_s_preadr[1]) # !Y1_s_reg_data_35_3_0_c[1] & Y1_gprbit_2[1] & Y1_s_preadr[1];


--Y1_s_reg_data_35_14_0_i_m4[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4[1]
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4[1] = Y1_s_reg_data_35_14_0_i_m4_c[1] & (Y1_gprbit_13[1] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_14_0_i_m4_c[1] & Y1_gprbit_9[1] & Y1_s_preadr[3];


--Y1_s_reg_data_35_14_0_i_m4_0[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_0[1]
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_0[1] = Y1_s_reg_data_35_14_0_i_m4_0_c[1] & (Y1_gprbit_15[1] # !Y1_s_preadr[3]) # !Y1_s_reg_data_35_14_0_i_m4_0_c[1] & Y1_gprbit_11[1] & Y1_s_preadr[3];


--Y1_gprbit_2_6_i_a4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_a4[2]
--operation mode is normal

Y1_gprbit_2_6_i_a4[2] = !Y1_s_adr_1_iv[4] & (Y1_s_adr_2_iv_i_a3_0 # Y1_s_adr_2_iv_2 # Y1_s_adr_2_iv_0);


--Y1_gprbit_2_6_i_o2[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2[2]
--operation mode is normal

Y1_gprbit_2_6_i_o2[2] = Y1_s_adr_1_iv[4] & Y1_s_data_14_0_2 # !Y1_s_adr_1_iv[4] & (Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3]);


--Y1_gprbit_9[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9[2]
--operation mode is normal

Y1_gprbit_9[2]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_9_6_a[2] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_9_6_a[2]);
Y1_gprbit_9[2] = DFFEA(Y1_gprbit_9[2]_lut_out, L1__clk0, reset_n, , Y1_un1_gprbit_1527_99_i, , );


--Y1_gprbit_1[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1[2]
--operation mode is normal

Y1_gprbit_1[2]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_1_6_a[2] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_1_6_a[2]);
Y1_gprbit_1[2] = DFFEA(Y1_gprbit_1[2]_lut_out, L1__clk0, reset_n, , Y1_N_4491_i, , );


--Y1_s_reg_data_35_6_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[2]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[2] = Y1_s_preadr[2] & (Y1_gprbit_12[2] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_8[2] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0_c[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[2]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[2] = Y1_s_preadr[2] & (Y1_gprbit_4[2] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_0[2] & !Y1_s_preadr[1];


--N1_un1_un96_s_tmr_ctr0_en_2_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un96_s_tmr_ctr0_en_2_0
--operation mode is normal

N1_un1_un96_s_tmr_ctr0_en_2_0 = Y1_tmod_0_0 & !Y1_tmod_0_1 & (!N1_s_countl0_33_u_i_o2_1[0] # !N1_un96_s_tmr_ctr0_en_0_o2_0);


--N1_un1_un24_s_tmr_ctr0_en_1_0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un1_un24_s_tmr_ctr0_en_1_0
--operation mode is normal

N1_un1_un24_s_tmr_ctr0_en_1_0 = !Y1_tmod_0_0 & !Y1_tmod_0_1 & (!N1_s_countl0_33_u_i_o2_1[0] # !N1_un24_s_tmr_ctr0_en_i_i_a2_0);


--Y1_gprbit_9_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[0]
--operation mode is normal

Y1_gprbit_9_6_a[0] = Y1_gprbit_9[0] & !Y1_s_data_14_0_0 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9[0] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_0);


--Y1_gprbit_12_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[0]
--operation mode is normal

Y1_gprbit_12_6_a[0] = Y1_gprbit_12[0] & !Y1_s_data_14_0_0 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12[0] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_14_0_0);


--Y1_gprbit_8_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[0]
--operation mode is normal

Y1_gprbit_8_6_a[0] = Y1_gprbit_8[0] & !Y1_s_data_14_0_0 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8[0] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_0);


--Y1_gprbit_4[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[0]
--operation mode is normal

Y1_gprbit_4[0]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[0] # !X1_regs_wr_en_o_3_iv_0 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_4_6_a[0]);
Y1_gprbit_4[0] = DFFEA(Y1_gprbit_4[0]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_gprbit_0[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[0]
--operation mode is normal

Y1_gprbit_0[0]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[0] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_un92_s_adr_5_i_i_o3 & Y1_s_bdata_12_0 # !Y1_un92_s_adr_5_i_i_o3 & !Y1_gprbit_0_6_a[0]);
Y1_gprbit_0[0] = DFFEA(Y1_gprbit_0[0]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_9_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[3]
--operation mode is normal

Y1_gprbit_9_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_9[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_9[3]);


--Y1_un1_gprbit_1527_116_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_0_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0;


--Y1_un1_gprbit_1527_116_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_116_0_a2_0_1_a
--operation mode is normal

Y1_un1_gprbit_1527_116_0_a2_0_1_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1527_98_0_a2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_2_a
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_2_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0;


--Y1_un1_gprbit_1527_98_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_98_0_a2_0_a
--operation mode is normal

Y1_un1_gprbit_1527_98_0_a2_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_14_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_14_a
--operation mode is normal

Y1_un1_gprbit_1527_14_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_19_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_19_a
--operation mode is normal

Y1_un1_gprbit_1527_19_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_85_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_85_0_0_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_1_iv_0_0 & !Y1_s_adr_0_iv_5_m8_0_a2;


--Y1_un1_gprbit_1527_85_0_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_85_0_0_a2_0
--operation mode is normal

Y1_un1_gprbit_1527_85_0_0_a2_0 = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_un3_s_ieip_0_a4 & Y1_un1_gprbit_1527_53_0_a4;


--M1_N_2723_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|N_2723_i
--operation mode is normal

M1_N_2723_i = M1_un1_un22_s_mode_38_0_a # M1_un1_un22_s_mode_38_1_i_i # !I_440 & M1_un1_un22_s_mode_38_0_a3;


--X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_a2_1_0_a
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_a2_1_0_a = Y1_state_o_3 & !E1_prog_data_o_0 # !Y1_state_o_3 & !Y1_s_ir_0 # !Y1_command_o_1;


--X1_un1_s_intblock_102_i_o6_1_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o6_1_0_0_a
--operation mode is normal

X1_un1_s_intblock_102_i_o6_1_0_0_a = Y1_command_o_4 & !X1_un1_s_intblock_102_i_o6_1_0_a2_2_1 & (Y1_command_o_6 # Y1_command_o_7) # !Y1_command_o_4 & (Y1_command_o_6 # Y1_command_o_7);


--X1_un1_s_intblock_102_i_a2_9_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_9_a
--operation mode is normal

X1_un1_s_intblock_102_i_a2_9_a = Y1_command_o_5 & !Y1_command_o_4 & Y1_command_o_7 & Y1_command_o_0 # !Y1_command_o_5 & !Y1_command_o_7 & !Y1_command_o_0;


--X1_un1_s_intblock_102_i_a2_14_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_14_a
--operation mode is normal

X1_un1_s_intblock_102_i_a2_14_a = !Y1_state_o_0 & Y1_command_o_5 & !Y1_command_o_2;


--X1_un1_s_intblock_102_i_a2_13_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_13_0
--operation mode is normal

X1_un1_s_intblock_102_i_a2_13_0 = !Y1_state_o_1 & !Y1_state_o_3;


--X1_un1_s_intblock_102_i_a2_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_10_a
--operation mode is normal

X1_un1_s_intblock_102_i_a2_10_a = Y1_command_o_6 & !Y1_command_o_7 # !Y1_command_o_6 & X1_un7186_s_instr_category_i_i_a3_1_s;


--X1_un1_s_intblock_102_i_a2_11_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_11_0
--operation mode is normal

X1_un1_s_intblock_102_i_a2_11_0 = !Y1_command_o_6 & !Y1_command_o_7 & X1_un7186_s_instr_category_i_i_a3_1_s;


--X1_un1_s_intblock_102_i_o2_2_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_o2_2_2_a
--operation mode is normal

X1_un1_s_intblock_102_i_o2_2_2_a = !X1_un1_s_intblock_102_i_a2_12_2 & (!Y1_command_o_1 & Y1_command_o_0 # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_un781_s_instr_category_1_0_a6_3 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_3
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_3 = X1_un1_un781_s_instr_category_1_0_a6_3_a & X1_N_2453_i_i_o2 & (Y1_un9_s_command_1 # !X1_un1_un781_s_instr_category_1_0_o6_0);


--X1_un1_un781_s_instr_category_1_0_a6_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_1
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_1 = X1_un1_un294_s_instr_category_1_0_a2_1_1 & X1_N_2399_i_i_o2 & !X1_un1_state_i_39_0_0_o2_0_o2;


--X1_un1_un781_s_instr_category_1_0_a6 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6 = X1_un1_un781_s_instr_category_1_0_a6_a & (Y1_command_o_0 & X1_un1_un781_s_instr_category_1_0_a2_2_0 # !Y1_command_o_0 & X1_un1_un294_s_instr_category_1_0_a2_1_1);


--X1_un1_un781_s_instr_category_1_0_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_2
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_2 = !X1_un1_un781_s_instr_category_1_0_2_a & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_un7558_s_instr_category_0_a2_0_a2_s # !X1_un611_s_instr_category_2_0_a2_0_0_a2_i);


--X1_un1_un15_s_instr_category_3_0_o5_1_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_1_0
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_1_0 = !X1_un1_un15_s_instr_category_3_0_o5_1_0_a & (X1_un1_un781_s_instr_category_1_0_a2_2_0 & Y1_command_o_4 # !X1_un1_un781_s_instr_category_1_0_a2_2_0 & Y1_command_o_7);


--X1_un1_un15_s_instr_category_3_0_a5 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_a5
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_a5 = Y1_command_o_6 & !Y1_command_o_0 & X1_N_2453_i_i_o2 & X1_un1_un15_s_instr_category_3_0_a5_a;


--X1_un1_un15_s_instr_category_3_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_1
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_1 = X1_un1_un15_s_instr_category_3_0_0 & (X1_un1_state_i_39_0_0_o2_0_o2 # !X1_N_2442_i_i_o2 # !X1_N_2433_i_i);


--T1_m5 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alucore:i_alucore|m5
--operation mode is normal

T1_m5 = U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom_2 $ (U1_alu_cmd_o_1_3_0__rom # U1_alu_cmd_o_1_3_0__rom_0)) # !U1_alu_cmd_o_1_3_0__rom_1_x & (U1_alu_cmd_o_1_3_0__rom_2 # U1_alu_cmd_o_1_3_0__rom & U1_alu_cmd_o_1_3_0__rom_0);


--U1_ov_o_iv_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0
--operation mode is normal

U1_ov_o_iv_0 = !U1_ov_o_iv_0_a2_0 & (!U1_ov_o_iv_0_a & U1_cy_o_0_iv_0_o2_0_0 # !Y1_psw_o_2);


--Y1_un1_gprbit_1527_15_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_15_a
--operation mode is normal

Y1_un1_gprbit_1527_15_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3];


--Y1_un1_gprbit_1527_100_0_a2_0_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0
--operation mode is normal

Y1_un1_gprbit_1527_100_0_a2_0_0_0 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_100_0_a2_0_0_0_a;


--Y1_un1_gprbit_1527_97_0_a2_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_97_0_a2_0_2_a
--operation mode is normal

Y1_un1_gprbit_1527_97_0_a2_0_2_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_69_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a = Y1_un1_gprbit_1528_38_3_i_o3_0_i_a3 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_1_iv[4];


--Y1_un1_gprbit_1527_69_0_a2_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a2_0_0 = Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_1_iv_7[3] & Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_69_0_a2_0_0_a;


--Y1_un1_gprbit_1527_110_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_1 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_110_0_a2_0_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_110_0_a2_0_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_110_0_a2_0_0_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1527_10_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_10_a
--operation mode is normal

Y1_un1_gprbit_1527_10_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_i_a3_0 & Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_81_0_a2_0_1 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a2_0_1 = X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_1_iv_7[3] & !Y1_s_adr_2_iv_0 & Y1_un1_gprbit_1527_81_0_a2_0_1_a;


--Y1_un1_gprbit_1527_81_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & Y1_s_adr_1_iv[4] & Y1_un1_gprbit_1527_82_i_o3_i_a4;


--Y1_gprbit_2_6_i_o2_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_o2_a[1]
--operation mode is normal

Y1_gprbit_2_6_i_o2_a[1] = Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--Y1_gprbit_0_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[1]
--operation mode is normal

Y1_gprbit_0_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_0[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_0[1];


--Y1_gprbit_12_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[1]
--operation mode is normal

Y1_gprbit_12_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_12[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_12[1];


--Y1_gprbit_4_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[1]
--operation mode is normal

Y1_gprbit_4_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_4[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_4[1];


--Y1_gprbit_5_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[1]
--operation mode is normal

Y1_gprbit_5_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_5[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_5[1];


--Y1_gprbit_1_6_a[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[1]
--operation mode is normal

Y1_gprbit_1_6_a[1] = Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_1[1]) # !Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_1[1];


--Y1_gprbit_8_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[3]
--operation mode is normal

Y1_gprbit_8_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_8[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_8[3]);


--Y1_gprbit_0_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[3]
--operation mode is normal

Y1_gprbit_0_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_0[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_0[3]);


--Y1_gprbit_1_6_a[3] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[3]
--operation mode is normal

Y1_gprbit_1_6_a[3] = Y1_s_adr_2_iv_i_a3_0 & !Y1_gprbit_1[3] # !Y1_s_adr_2_iv_i_a3_0 & (Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_s_bdata_12_0 # !Y1_un1_gprbit_1527_98_0_a2_0_1 & !Y1_gprbit_1[3]);


--Y1_gprbit_5_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[7]
--operation mode is normal

Y1_gprbit_5_6_a[7] = Y1_gprbit_5[7] & !Y1_s_data_15_0_3 & Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5[7] & (!Y1_s_adr_1_iv_7[3] # !Y1_s_data_15_0_3);


--Y1_gprbit_1_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[7]
--operation mode is normal

Y1_gprbit_1_6_a[7] = Y1_gprbit_1[7] & !Y1_s_data_15_0_3 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1[7] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_3);


--Y1_gprbit_13_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[7]
--operation mode is normal

Y1_gprbit_13_6_a[7] = Y1_gprbit_13[7] & !Y1_s_data_15_0_3 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13[7] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_15_0_3);


--Y1_gprbit_9_6_a[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[7]
--operation mode is normal

Y1_gprbit_9_6_a[7] = Y1_gprbit_9[7] & !Y1_s_data_15_0_3 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9[7] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_3);


--Y1_gprbit_5_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[6]
--operation mode is normal

Y1_gprbit_5_6_a[6] = Y1_gprbit_5[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5[6] & (!Y1_s_adr_1_iv_7[3] # !Y1_s_data_15_0_2);


--Y1_gprbit_1_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[6]
--operation mode is normal

Y1_gprbit_1_6_a[6] = Y1_gprbit_1[6] & !Y1_s_data_15_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1[6] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_2);


--Y1_gprbit_13_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_13_6_a[2]
--operation mode is normal

Y1_gprbit_13_6_a[2] = Y1_gprbit_13[2] & !Y1_s_data_14_0_2 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_13[2] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_14_0_2);


--Y1_gprbit_5_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_5_6_a[2]
--operation mode is normal

Y1_gprbit_5_6_a[2] = Y1_gprbit_5[2] & !Y1_s_data_14_0_2 & Y1_s_adr_1_iv_7[3] # !Y1_gprbit_5[2] & (!Y1_s_adr_1_iv_7[3] # !Y1_s_data_14_0_2);


--Y1_gprbit_12[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12[2]
--operation mode is normal

Y1_gprbit_12[2]_lut_out = Y1_s_adr_1_iv_0_0 & !Y1_gprbit_12_6_a[2] # !Y1_s_adr_1_iv_0_0 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_12_6_a[2]);
Y1_gprbit_12[2] = DFFEA(Y1_gprbit_12[2]_lut_out, L1__clk0, reset_n, , Y1_N_4487_i, , );


--Y1_gprbit_4[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4[2]
--operation mode is normal

Y1_gprbit_4[2]_lut_out = X1_regs_wr_en_o_3_iv_0 & !Y1_gprbit_4_6_a[2] # !X1_regs_wr_en_o_3_iv_0 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_4_6_a[2]);
Y1_gprbit_4[2] = DFFEA(Y1_gprbit_4[2]_lut_out, L1__clk0, reset_n, , Y1_N_4488_i, , );


--Y1_gprbit_8[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8[2]
--operation mode is normal

Y1_gprbit_8[2]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_8_6_a[2] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_8_6_a[2]);
Y1_gprbit_8[2] = DFFEA(Y1_gprbit_8[2]_lut_out, L1__clk0, reset_n, , Y1_N_4489_i, , );


--Y1_gprbit_0[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0[2]
--operation mode is normal

Y1_gprbit_0[2]_lut_out = Y1_s_adr_0_iv_5_m8_0_a2 & !Y1_gprbit_0_6_a[2] # !Y1_s_adr_0_iv_5_m8_0_a2 & (Y1_psw_31_0_iv_0_a2_7_1[3] & Y1_s_bdata_12_0 # !Y1_psw_31_0_iv_0_a2_7_1[3] & !Y1_gprbit_0_6_a[2]);
Y1_gprbit_0[2] = DFFEA(Y1_gprbit_0[2]_lut_out, L1__clk0, reset_n, , Y1_N_4470_i, , );


--Y1_gprbit_1_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[0]
--operation mode is normal

Y1_gprbit_1_6_a[0] = Y1_gprbit_1[0] & !Y1_s_data_14_0_0 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1[0] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_0);


--N1_un38_wt_i is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|un38_wt_i
--operation mode is normal

N1_un38_wt_i = !Y1_s_wt_0_1 # !Y1_all_wt_en_o_0 # !Y1_s_wt_0_0;


--Y1_gprbit_2_6_i_m3_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_2_6_i_m3_a[6]
--operation mode is normal

Y1_gprbit_2_6_i_m3_a[6] = Y1_gprbit_2[6] & !Y1_s_data_15_0_2 & Y1_s_adr_1_iv[4] # !Y1_gprbit_2[6] & (!Y1_s_adr_1_iv[4] # !Y1_s_data_15_0_2);


--Y1_gprbit_0_6_a[6] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[6]
--operation mode is normal

Y1_gprbit_0_6_a[6] = Y1_gprbit_0[6] & !Y1_s_data_15_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0[6] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_15_0_2);


--Y1_s_reg_data_35_10_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_10_0_c[7]
--operation mode is normal

Y1_s_reg_data_35_10_0_c[7] = Y1_s_preadr[2] & (Y1_gprbit_5[7] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_1[7] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_13_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_13_0_c[7]
--operation mode is normal

Y1_s_reg_data_35_13_0_c[7] = Y1_s_preadr[2] & (Y1_gprbit_13[7] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_9[7] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_6_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[7]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[7] = Y1_s_preadr[2] & (Y1_gprbit_6[7] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_2[7] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_3_0_c[7] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[7]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[7] = Y1_s_preadr[2] & (Y1_gprbit_4[7] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_0[7] & !Y1_s_preadr[3];


--M1_s_tran_sh_6 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_6
--operation mode is normal

M1_s_tran_sh_6_lut_out = Y1_scon_0_7 & !I_426_a # !Y1_scon_0_7 & !I_416;
M1_s_tran_sh_6 = DFFEA(M1_s_tran_sh_6_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_384_a is I_384_a
--operation mode is normal

I_384_a = Y1_scon_0_6 & !M1_s_tran_sh_6 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_6 # !I_211 & !M1_s_tran_sh_6);


--N1_s_t0ff0 is mc8051_core:i_mc8051_core|mc8051_tmrctr:gen_mc8051_tmrctr_0_i_mc8051_tmrctr|s_t0ff0
--operation mode is normal

N1_s_t0ff0_lut_out = all_t0_i[0];
N1_s_t0ff0 = DFFEA(N1_s_t0ff0_lut_out, L1__clk0, reset_n, , N1_un1_un24_s_pre_count, , );


--Y1_un1_gprbit_1528_4_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1528_4_1_a
--operation mode is normal

Y1_un1_gprbit_1528_4_1_a = !Y1_un1_gprbit_1527_67_0_o4 & X1_regs_wr_en_o_2_iv_0 & !X1_regs_wr_en_o_3_iv_0;


--Y1_un1_gprbit_1527_20_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_20_a
--operation mode is normal

Y1_un1_gprbit_1527_20_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_2 & Y1_s_adr_2_iv_0;


--Y1_un1_gprbit_1527_99_i_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_99_i_2_a
--operation mode is normal

Y1_un1_gprbit_1527_99_i_2_a = !X1_regs_wr_en_o_3_iv_1 & X1_regs_wr_en_o_3_iv_0 & Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1527_112_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_0_1_a
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_0_1_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_i_a3_0;


--Y1_un1_gprbit_1527_112_0_a2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_112_0_a2_a
--operation mode is normal

Y1_un1_gprbit_1527_112_0_a2_a = !X1_regs_wr_en_o_3_iv_1 & Y1_s_adr_1_iv_0_0 & Y1_un1_gprbit_1527_53_0_a4_0;


--Y1_s_reg_data_35_6_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_6_0_c[1]
--operation mode is normal

Y1_s_reg_data_35_6_0_c[1] = Y1_s_preadr[2] & (Y1_gprbit_12[1] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_8[1] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_3_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_3_0_c[1]
--operation mode is normal

Y1_s_reg_data_35_3_0_c[1] = Y1_s_preadr[2] & (Y1_gprbit_4[1] # Y1_s_preadr[1]) # !Y1_s_preadr[2] & Y1_gprbit_0[1] & !Y1_s_preadr[1];


--Y1_s_reg_data_35_14_0_i_m4_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_c[1]
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_c[1] = Y1_s_preadr[2] & (Y1_gprbit_5[1] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_1[1] & !Y1_s_preadr[3];


--Y1_s_reg_data_35_14_0_i_m4_0_c[1] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|s_reg_data_35_14_0_i_m4_0_c[1]
--operation mode is normal

Y1_s_reg_data_35_14_0_i_m4_0_c[1] = Y1_s_preadr[2] & (Y1_gprbit_7[1] # Y1_s_preadr[3]) # !Y1_s_preadr[2] & Y1_gprbit_3[1] & !Y1_s_preadr[3];


--Y1_gprbit_9_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_9_6_a[2]
--operation mode is normal

Y1_gprbit_9_6_a[2] = Y1_gprbit_9[2] & !Y1_s_data_14_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_9[2] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_2);


--Y1_gprbit_1_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_1_6_a[2]
--operation mode is normal

Y1_gprbit_1_6_a[2] = Y1_gprbit_1[2] & !Y1_s_data_14_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_1[2] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_2);


--Y1_gprbit_4_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[0]
--operation mode is normal

Y1_gprbit_4_6_a[0] = Y1_gprbit_4[0] & !Y1_s_data_14_0_0 & X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4[0] & (!X1_regs_wr_en_o_3_iv_0 # !Y1_s_data_14_0_0);


--Y1_gprbit_0_6_a[0] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[0]
--operation mode is normal

Y1_gprbit_0_6_a[0] = Y1_gprbit_0[0] & !Y1_s_data_14_0_0 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0[0] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_0);


--M1_un1_un22_s_mode_38_0_a is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_0_a
--operation mode is normal

M1_un1_un22_s_mode_38_0_a = !Y1_scon_0_0 & Y1_scon_0_4 & !M1_s_recv_state[2] & M1_un1_un22_s_mode_38_0_a2_0_1;


--M1_un1_un22_s_mode_38_1_i_i is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|un1_un22_s_mode_38_1_i_i
--operation mode is normal

M1_un1_un22_s_mode_38_1_i_i = M1_un1_un18_s_mode_19_i_i # M1_s_recv_state[3] & M1_un1_un22_s_mode_38_0_a2_0_1;


--X1_un1_s_intblock_102_i_a2_12_2 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_s_intblock_102_i_a2_12_2
--operation mode is normal

X1_un1_s_intblock_102_i_a2_12_2 = !Y1_state_o_1 & !Y1_command_o_1 & Y1_command_o_2 & X1_un7186_s_instr_category_i_i_a3_1_s;


--X1_un1_un781_s_instr_category_1_0_o6_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_o6_0
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_o6_0 = !Y1_command_o_4 & !Y1_command_o_6 # !Y1_command_o_1;


--X1_un1_un781_s_instr_category_1_0_a6_3_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_3_a
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_3_a = !Y1_command_o_5 & Y1_command_o_7 & !Y1_command_o_0;


--X1_un1_un781_s_instr_category_1_0_a6_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_a6_a
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_a6_a = !Y1_command_o_1 & Y1_command_o_4 & Y1_command_o_7 & X1_un1_state_i_227_0_0_a3_1_0;


--X1_un1_un781_s_instr_category_1_0_2_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un781_s_instr_category_1_0_2_a
--operation mode is normal

X1_un1_un781_s_instr_category_1_0_2_a = !Y1_command_o_7 & !X1_un1_un294_s_instr_category_1_0_a2_1_1 & X1_un1_un781_s_instr_category_1_0_a6_0_4_s_0 & X1_un1_state_i_227_0_0_a3_1_0;


--X1_un1_un15_s_instr_category_3_0_o5_1_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_o5_1_0_a
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_o5_1_0_a = X1_un559_s_instr_category_0_a2_i_o3_1_i_a2_i_o3_i_a2 & (Y1_state_o_3 & !E1_prog_data_o_5 # !Y1_state_o_3 & !Y1_s_ir_5);


--X1_un1_un15_s_instr_category_3_0_a5_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_a5_a
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_a5_a = Y1_command_o_1 & !Y1_command_o_7 # !Y1_command_o_1 & !Y1_command_o_4 & X1_pc_inc_en_o_0_iv_0_a2_0_0[3];


--X1_un1_un15_s_instr_category_3_0_0 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_0
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_0 = !X1_un1_un15_s_instr_category_3_0_0_a & (!X1_N_2453_i_i_o2 # !X1_N_2433_i_i # !X1_N_2377_i_0_a2_s);


--U1_ov_o_iv_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a
--operation mode is normal

U1_ov_o_iv_0_a = !X1_alu_cmd_o_2_iv_i_i_a2_5_0_0 & !X1_alu_cmd_o_3_iv_0 & !X1_alu_cmd_o_2_iv_i_i_0 & !X1_alu_cmd_o_3_iv_i_a2_5_3_m6_i;


--U1_ov_o_iv_0_a2_0 is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a2_0
--operation mode is normal

U1_ov_o_iv_0_a2_0 = !U1_ov_o_iv_0_o2 & (U1_ov_o_iv_0_a2_0_a $ W1_v_lresult_1_1);


--Y1_un1_gprbit_1527_100_0_a2_0_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_100_0_a2_0_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_100_0_a2_0_0_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_69_0_a2_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_69_0_a2_0_0_a
--operation mode is normal

Y1_un1_gprbit_1527_69_0_a2_0_0_a = X1_regs_wr_en_o_3_iv_0 & !Y1_s_adr_1_iv_i_0 & !Y1_s_adr_2_iv_2;


--Y1_un1_gprbit_1527_81_0_a2_0_1_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|un1_gprbit_1527_81_0_a2_0_1_a
--operation mode is normal

Y1_un1_gprbit_1527_81_0_a2_0_1_a = !Y1_s_adr_1_iv_i_0 & Y1_s_adr_2_iv_i_a3_0 & !Y1_s_adr_2_iv_2;


--Y1_gprbit_12_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_12_6_a[2]
--operation mode is normal

Y1_gprbit_12_6_a[2] = Y1_gprbit_12[2] & !Y1_s_data_14_0_2 & Y1_s_adr_1_iv_0_0 # !Y1_gprbit_12[2] & (!Y1_s_adr_1_iv_0_0 # !Y1_s_data_14_0_2);


--Y1_gprbit_4_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_4_6_a[2]
--operation mode is normal

Y1_gprbit_4_6_a[2] = Y1_gprbit_4[2] & !Y1_s_data_14_0_2 & X1_regs_wr_en_o_3_iv_0 # !Y1_gprbit_4[2] & (!X1_regs_wr_en_o_3_iv_0 # !Y1_s_data_14_0_2);


--Y1_gprbit_8_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_8_6_a[2]
--operation mode is normal

Y1_gprbit_8_6_a[2] = Y1_gprbit_8[2] & !Y1_s_data_14_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_8[2] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_2);


--Y1_gprbit_0_6_a[2] is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|gprbit_0_6_a[2]
--operation mode is normal

Y1_gprbit_0_6_a[2] = Y1_gprbit_0[2] & !Y1_s_data_14_0_2 & Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_gprbit_0[2] & (!Y1_s_adr_0_iv_5_m8_0_a2 # !Y1_s_data_14_0_2);


--I_426_a is I_426_a
--operation mode is normal

I_426_a = Y1_sbuf_0_6 & !M1_s_tran_sh_7 & I_413 # !Y1_sbuf_0_6 & (!I_413 # !M1_s_tran_sh_7);


--I_416 is I_416
--operation mode is normal

I_416 = Y1_scon_0_6 & (I_405 & I_416_a # !I_405 & !Y1_sbuf_0_6) # !Y1_scon_0_6 & I_416_a;


--X1_un1_un15_s_instr_category_3_0_0_a is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm|un1_un15_s_instr_category_3_0_0_a
--operation mode is normal

X1_un1_un15_s_instr_category_3_0_0_a = Y1_command_o_7 & !Y1_command_o_0 & X1_N_2442_i_i_o2 & X1_adrx_mux_o_0_a2_0_a3_1_i_o2[1];


--U1_ov_o_iv_0_a2_0_a is mc8051_core:i_mc8051_core|mc8051_alu:i_mc8051_alu|alumux:i_alumux|ov_o_iv_0_a2_0_a
--operation mode is normal

U1_ov_o_iv_0_a2_0_a = U1_addsub_o_1_rom_x & !W1_un4_v_result_c3 # !U1_addsub_o_1_rom_x & W1_v_result_2_c3;


--M1_s_tran_sh_7 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_7
--operation mode is normal

M1_s_tran_sh_7_lut_out = I_438_c & M1_s_tran_state_3 & !I_433 # !I_438_c & (!I_435 # !M1_s_tran_state_3);
M1_s_tran_sh_7 = DFFEA(M1_s_tran_sh_7_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_416_a is I_416_a
--operation mode is normal

I_416_a = Y1_scon_0_6 & !M1_s_tran_sh_7 # !Y1_scon_0_6 & (I_211 & !Y1_sbuf_0_7 # !I_211 & !M1_s_tran_sh_7);


--I_433 is I_433
--operation mode is normal

I_433 = !Y1_sbuf_0_7 & (Y1_scon_0_7 # Y1_scon_0_6);


--I_438_c is I_438_c
--operation mode is normal

I_438_c = M1_s_tran_state_2 & (M1_s_tran_state_3 # !M1_s_tran_sh_8) # !M1_s_tran_state_2 & !M1_s_tran_state_3 & I_450;


--I_435 is I_435
--operation mode is normal

I_435 = M1_s_tran_state_0 & !I_435_a # !M1_s_tran_state_0 & I_445;


--Y1_sbuf_0_7 is mc8051_core:i_mc8051_core|mc8051_control:i_mc8051_control|control_mem:i_control_mem|sbuf_0_7
--operation mode is normal

Y1_sbuf_0_7_lut_out = Y1_s_data_15_0_3;
Y1_sbuf_0_7 = DFFEA(Y1_sbuf_0_7_lut_out, L1__clk0, reset_n, , Y1_all_trans_o_5_i, , );


--M1_s_tran_sh_8 is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_8
--operation mode is normal

M1_s_tran_sh_8_lut_out = !M1_s_tran_sh_53_0_iv_0_a2[9] & (M1_s_tran_sh[10] # M1_un1_un22_s_mode_42_0_a3_0 # !M1_s_txdm0_42_iv_0_o3);
M1_s_tran_sh_8 = DFFEA(M1_s_tran_sh_8_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--I_450 is I_450
--operation mode is normal

I_450 = M1_s_tran_state_0 & !M1_s_tran_sh_8 # !M1_s_tran_state_0 & (M1_s_tran_state_1 & !M1_s_tran_sh_8 # !M1_s_tran_state_1 & I_433);


--I_445 is I_445
--operation mode is normal

I_445 = I_445_a & !Y1_sbuf_0_7 & Y1_scon_0_6 # !I_445_a & !M1_s_tran_sh_8;


--I_435_a is I_435_a
--operation mode is normal

I_435_a = M1_s_tran_state_1 & !I_433 # !M1_s_tran_state_1 & (M1_s_tran_sh_8 # I_440);


--M1_s_tran_sh[10] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh[10]
--operation mode is normal

M1_s_tran_sh[10]_lut_out = VCC;
M1_s_tran_sh[10] = DFFEA(M1_s_tran_sh[10]_lut_out, L1__clk0, reset_n, , M1_un1_un22_s_mode_42_0, , );


--M1_s_tran_sh_53_0_iv_0_a2[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2[9]
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2[9] = M1_s_tran_sh_53_0_iv_0_a2_1[9] & (M1_s_tran_sh_53_0_iv_0_a3[9] # M1_v_txstep_45_iv_i_o3[0]);


--I_445_a is I_445_a
--operation mode is normal

I_445_a = M1_s_tran_state_1 & !Y1_scon_0_7;


--M1_s_tran_sh_53_0_iv_0_a2_1[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2_1[9]
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2_1[9] = !Y1_scon_0_3 & Y1_scon_0_7 & (Y1_scon_0_6 # !M1_s_tran_sh_53_0_iv_0_a2_1_a[9]);


--M1_s_tran_sh_53_0_iv_0_a2_1_a[9] is mc8051_core:i_mc8051_core|mc8051_siu:gen_mc8051_siu_0_i_mc8051_siu|s_tran_sh_53_0_iv_0_a2_1_a[9]
--operation mode is normal

M1_s_tran_sh_53_0_iv_0_a2_1_a[9] = !M1_s_txpre_count[5] & !Y1_s_smodreg_0 # !M1_un1_un22_s_mode_4_i_o3 # !M1_s_txpre_count[4];


--~GND is ~GND
--operation mode is normal

~GND = GND;


--p0_o[0] is p0_o[0]
--operation mode is output

p0_o[0] = OUTPUT(!Y1_p0_i[0]);


--p0_o[1] is p0_o[1]
--operation mode is output

p0_o[1] = OUTPUT(!Y1_p0_i[1]);


--p0_o[2] is p0_o[2]
--operation mode is output

p0_o[2] = OUTPUT(!Y1_p0_i[2]);


--p0_o[3] is p0_o[3]
--operation mode is output

p0_o[3] = OUTPUT(!Y1_p0_i[3]);


--p0_o[4] is p0_o[4]
--operation mode is output

p0_o[4] = OUTPUT(!Y1_p0_i[4]);


--p0_o[5] is p0_o[5]
--operation mode is output

p0_o[5] = OUTPUT(!Y1_p0_i[5]);


--p0_o[6] is p0_o[6]
--operation mode is output

p0_o[6] = OUTPUT(!Y1_p0_i[6]);


--p0_o[7] is p0_o[7]
--operation mode is output

p0_o[7] = OUTPUT(!Y1_p0_i[7]);


--p1_o[0] is p1_o[0]
--operation mode is output

p1_o[0] = OUTPUT(!Y1_p1_i[0]);


--p1_o[1] is p1_o[1]
--operation mode is output

p1_o[1] = OUTPUT(!Y1_p1_i[1]);


--p1_o[2] is p1_o[2]
--operation mode is output

p1_o[2] = OUTPUT(!Y1_p1_i[2]);


--p1_o[3] is p1_o[3]
--operation mode is output

p1_o[3] = OUTPUT(!Y1_p1_i[3]);


--p1_o[4] is p1_o[4]
--operation mode is output

p1_o[4] = OUTPUT(!Y1_p1_i[4]);


--p1_o[5] is p1_o[5]
--operation mode is output

p1_o[5] = OUTPUT(!Y1_p1_i[5]);


--p1_o[6] is p1_o[6]
--operation mode is output

p1_o[6] = OUTPUT(!Y1_p1_i[6]);


--p1_o[7] is p1_o[7]
--operation mode is output

p1_o[7] = OUTPUT(!Y1_p1_i[7]);


--p2_o[0] is p2_o[0]
--operation mode is output

p2_o[0] = OUTPUT(!Y1_p2_i[0]);


--p2_o[1] is p2_o[1]
--operation mode is output

p2_o[1] = OUTPUT(!Y1_p2_i[1]);


--p2_o[2] is p2_o[2]
--operation mode is output

p2_o[2] = OUTPUT(!Y1_p2_i[2]);


--p2_o[3] is p2_o[3]
--operation mode is output

p2_o[3] = OUTPUT(!Y1_p2_i[3]);


--p2_o[4] is p2_o[4]
--operation mode is output

p2_o[4] = OUTPUT(!Y1_p2_i[4]);


--p2_o[5] is p2_o[5]
--operation mode is output

p2_o[5] = OUTPUT(!Y1_p2_i[5]);


--p2_o[6] is p2_o[6]
--operation mode is output

p2_o[6] = OUTPUT(!Y1_p2_i[6]);


--p2_o[7] is p2_o[7]
--operation mode is output

p2_o[7] = OUTPUT(!Y1_p2_i[7]);


--p3_o[0] is p3_o[0]
--operation mode is output

p3_o[0] = OUTPUT(!Y1_p3_i[0]);


--p3_o[1] is p3_o[1]
--operation mode is output

p3_o[1] = OUTPUT(!Y1_p3_i[1]);


--p3_o[2] is p3_o[2]
--operation mode is output

p3_o[2] = OUTPUT(!Y1_p3_i[2]);


--p3_o[3] is p3_o[3]
--operation mode is output

p3_o[3] = OUTPUT(!Y1_p3_i[3]);


--p3_o[4] is p3_o[4]
--operation mode is output

p3_o[4] = OUTPUT(!Y1_p3_i[4]);


--p3_o[5] is p3_o[5]
--operation mode is output

p3_o[5] = OUTPUT(!Y1_p3_i[5]);


--p3_o[6] is p3_o[6]
--operation mode is output

p3_o[6] = OUTPUT(!Y1_p3_i[6]);


--p3_o[7] is p3_o[7]
--operation mode is output

p3_o[7] = OUTPUT(!Y1_p3_i[7]);


--all_rxd_o[0] is all_rxd_o[0]
--operation mode is output

all_rxd_o[0] = OUTPUT(!M1_rxd_o_i);


--all_txd_o[0] is all_txd_o[0]
--operation mode is output

all_txd_o[0] = OUTPUT(!M1_txd_o_i);


--all_rxdwr_o[0] is all_rxdwr_o[0]
--operation mode is output

all_rxdwr_o[0] = OUTPUT(M1_rxdwr_o);


--reset_n is reset_n
--operation mode is input

reset_n = INPUT();


--clk is clk
--operation mode is input

clk = INPUT();


--p3_i[4] is p3_i[4]
--operation mode is input

p3_i[4] = INPUT();


--p2_i[4] is p2_i[4]
--operation mode is input

p2_i[4] = INPUT();


--p3_i[5] is p3_i[5]
--operation mode is input

p3_i[5] = INPUT();


--p2_i[5] is p2_i[5]
--operation mode is input

p2_i[5] = INPUT();


--p0_i[7] is p0_i[7]
--operation mode is input

p0_i[7] = INPUT();


--p0_i[6] is p0_i[6]
--operation mode is input

p0_i[6] = INPUT();


--p3_i[7] is p3_i[7]
--operation mode is input

p3_i[7] = INPUT();


--p1_i[7] is p1_i[7]
--operation mode is input

p1_i[7] = INPUT();


--p3_i[3] is p3_i[3]
--operation mode is input

p3_i[3] = INPUT();


--p1_i[3] is p1_i[3]
--operation mode is input

p1_i[3] = INPUT();


--all_rxd_i[0] is all_rxd_i[0]
--operation mode is input

all_rxd_i[0] = INPUT();


--p3_i[6] is p3_i[6]
--operation mode is input

p3_i[6] = INPUT();


--p2_i[6] is p2_i[6]
--operation mode is input

p2_i[6] = INPUT();


--int1_i[0] is int1_i[0]
--operation mode is input

int1_i[0] = INPUT();


--p1_i[4] is p1_i[4]
--operation mode is input

p1_i[4] = INPUT();


--p1_i[5] is p1_i[5]
--operation mode is input

p1_i[5] = INPUT();


--p0_i[5] is p0_i[5]
--operation mode is input

p0_i[5] = INPUT();


--p0_i[4] is p0_i[4]
--operation mode is input

p0_i[4] = INPUT();


--p0_i[3] is p0_i[3]
--operation mode is input

p0_i[3] = INPUT();


--p0_i[2] is p0_i[2]
--operation mode is input

p0_i[2] = INPUT();


--p1_i[6] is p1_i[6]
--operation mode is input

p1_i[6] = INPUT();


--p3_i[2] is p3_i[2]
--operation mode is input

p3_i[2] = INPUT();


--p1_i[2] is p1_i[2]
--operation mode is input

p1_i[2] = INPUT();


--p3_i[1] is p3_i[1]
--operation mode is input

p3_i[1] = INPUT();


--p1_i[1] is p1_i[1]
--operation mode is input

p1_i[1] = INPUT();


--p2_i[7] is p2_i[7]
--operation mode is input

p2_i[7] = INPUT();


--p1_i[0] is p1_i[0]
--operation mode is input

p1_i[0] = INPUT();


--p0_i[0] is p0_i[0]
--operation mode is input

p0_i[0] = INPUT();


--p3_i[0] is p3_i[0]
--operation mode is input

p3_i[0] = INPUT();


--p2_i[0] is p2_i[0]
--operation mode is input

p2_i[0] = INPUT();


--p2_i[3] is p2_i[3]
--operation mode is input

p2_i[3] = INPUT();


--int0_i[0] is int0_i[0]
--operation mode is input

int0_i[0] = INPUT();


--p0_i[1] is p0_i[1]
--operation mode is input

p0_i[1] = INPUT();


--p2_i[1] is p2_i[1]
--operation mode is input

p2_i[1] = INPUT();


--p2_i[2] is p2_i[2]
--operation mode is input

p2_i[2] = INPUT();


--all_t1_i[0] is all_t1_i[0]
--operation mode is input

all_t1_i[0] = INPUT();


--all_t0_i[0] is all_t0_i[0]
--operation mode is input

all_t0_i[0] = INPUT();


