sim-outorder: SimpleScalar/Alpha Tool Set version 3.0 of August, 2003.
Copyright (c) 1994-2003 by Todd M. Austin, Ph.D. and SimpleScalar, LLC.
All Rights Reserved. This version of SimpleScalar is licensed for academic
non-commercial use.  No portion of this work may be used by any commercial
entity, or for any commercial purpose, without the prior written permission
of SimpleScalar, LLC (info@simplescalar.com).

warning: section `.comment' ignored...
sim: command line: ../sim-wattch/sim-outorder -dvfs:interval 100000 -dvfs:target_power 70 anagram.alpha words 

sim: simulation started @ Thu May 19 03:31:39 2016, options follow:

sim-outorder: This simulator implements a very detailed out-of-order issue
superscalar processor with a two-level memory system and speculative
execution support.  This simulator is a performance simulator, tracking the
latency of all pipeline operations.

# -config                     # load configuration from a file
# -dumpconfig                 # dump configuration to a file
# -h                    false # print help message    
# -v                    false # verbose operation     
# -d                    false # enable debug message  
# -i                    false # start in Dlite debugger
-seed                       1 # random number generator seed (0 for timer seed)
# -q                    false # initialize and terminate immediately
# -chkpt               <null> # restore EIO trace execution from <fname>
# -redir:sim           <null> # redirect simulator output to file (non-interactive only)
# -redir:prog          <null> # redirect simulated program output to file
-nice                       0 # simulator scheduling priority
-max:inst                   0 # maximum number of inst's to execute
-fastfwd                    0 # number of insts skipped before timing starts
# -ptrace              <null> # generate pipetrace, i.e., <fname|stdout|stderr> <range>
-fetch:ifqsize              4 # instruction fetch queue size (in insts)
-fetch:mplat                3 # extra branch mis-prediction latency
-fetch:speed                1 # speed of front-end of machine relative to execution core
-bpred                  bimod # branch predictor type {nottaken|taken|perfect|bimod|2lev|comb}
-bpred:bimod     2048 # bimodal predictor config (<table size>)
-bpred:2lev      1 1024 8 0 # 2-level predictor config (<l1size> <l2size> <hist_size> <xor>)
-bpred:comb      1024 # combining predictor config (<meta_table_size>)
-bpred:ras                  8 # return address stack size (0 for no return stack)
-bpred:btb       512 4 # BTB config (<num_sets> <associativity>)
# -bpred:spec_update       <null> # speculative predictors update in {ID|WB} (default non-spec)
-decode:width               4 # instruction decode B/W (insts/cycle)
-issue:width                4 # instruction issue B/W (insts/cycle)
-issue:inorder          false # run pipeline with in-order issue
-issue:wrongpath         true # issue instructions down wrong execution paths
-commit:width               4 # instruction commit B/W (insts/cycle)
-dvfs:interval         100000 # DVFS Intervals        
-dvfs:target_power      70.0000 # DVFS TargetPower      
-ruu:size                  16 # register update unit (RUU) size
-lsq:size                   8 # load/store queue (LSQ) size
-cache:dl1       dl1:128:32:4:l # l1 data cache config, i.e., {<config>|none}
-cache:dl1lat               1 # l1 data cache hit latency (in cycles)
-cache:dl2       ul2:1024:64:4:l # l2 data cache config, i.e., {<config>|none}
-cache:dl2lat               6 # l2 data cache hit latency (in cycles)
-cache:il1       il1:512:32:1:l # l1 inst cache config, i.e., {<config>|dl1|dl2|none}
-cache:il1lat               1 # l1 instruction cache hit latency (in cycles)
-cache:il2                dl2 # l2 instruction cache config, i.e., {<config>|dl2|none}
-cache:il2lat               6 # l2 instruction cache hit latency (in cycles)
-cache:flush            false # flush caches on system calls
-cache:icompress        false # convert 64-bit inst addresses to 32-bit inst equivalents
-mem:lat         18 2 # memory access latency (<first_chunk> <inter_chunk>)
-mem:width                  8 # memory access bus width (in bytes)
-tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
-tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
-tlb:lat                   30 # inst/data TLB miss latency (in cycles)
-res:ialu                   4 # total number of integer ALU's available
-res:imult                  1 # total number of integer multiplier/dividers available
-res:memport                2 # total number of memory system ports available (to CPU)
-res:fpalu                  4 # total number of floating point ALU's available
-res:fpmult                 1 # total number of floating point multiplier/dividers available
# -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
-bugcompat              false # operate in backward-compatible bugs mode (for testing only)

  Pipetrace range arguments are formatted as follows:

    {{@|#}<start>}:{{@|#|+}<end>}

  Both ends of the range are optional, if neither are specified, the entire
  execution is traced.  Ranges that start with a `@' designate an address
  range to be traced, those that start with an `#' designate a cycle count
  range.  All other range values represent an instruction count range.  The
  second argument, if specified with a `+', indicates a value relative
  to the first argument, e.g., 1000:+100 == 1000:1100.  Program symbols may
  be used in all contexts.

    Examples:   -ptrace FOO.trc #0:#1000
                -ptrace BAR.trc @2000:
                -ptrace BLAH.trc :1500
                -ptrace UXXE.trc :
                -ptrace FOOBAR.trc @main:+278

  Branch predictor configuration examples for 2-level predictor:
    Configurations:   N, M, W, X
      N   # entries in first level (# of shift register(s))
      W   width of shift register(s)
      M   # entries in 2nd level (# of counters, or other FSM)
      X   (yes-1/no-0) xor history and address for 2nd level index
    Sample predictors:
      GAg     : 1, W, 2^W, 0
      GAp     : 1, W, M (M > 2^W), 0
      PAg     : N, W, 2^W, 0
      PAp     : N, W, M (M == 2^(N+W)), 0
      gshare  : 1, W, 2^W, 1
  Predictor `comb' combines a bimodal and a 2-level predictor.

  The cache config parameter <config> has the following format:

    <name>:<nsets>:<bsize>:<assoc>:<repl>

    <name>   - name of the cache being defined
    <nsets>  - number of sets in the cache
    <bsize>  - block size of the cache
    <assoc>  - associativity of the cache
    <repl>   - block replacement strategy, 'l'-LRU, 'f'-FIFO, 'r'-random

    Examples:   -cache:dl1 dl1:4096:32:1:l
                -dtlb dtlb:128:4096:32:r

  Cache levels can be unified by pointing a level of the instruction cache
  hierarchy at the data cache hiearchy using the "dl1" and "dl2" cache
  configuration arguments.  Most sensible combinations are supported, e.g.,

    A unified l2 cache (il2 is pointed at dl2):
      -cache:il1 il1:128:64:1:l -cache:il2 dl2
      -cache:dl1 dl1:256:32:1:l -cache:dl2 ul2:1024:64:2:l

    Or, a fully unified cache hierarchy (il1 pointed at dl1):
      -cache:il1 dl1
      -cache:dl1 ul1:256:32:1:l -cache:dl2 ul2:1024:64:2:l



sim: ** starting performance simulation **
warning: partially supported sigprocmask() call...

sim: ** simulation statistics **
sim_num_insn               25597567 # total number of instructions committed
sim_num_refs                9033574 # total number of loads and stores committed
sim_num_loads               6491603 # total number of loads committed
sim_num_stores         2541971.0000 # total number of stores committed
sim_num_branches            3778377 # total number of branches committed
sim_elapsed_time                 24 # total simulation time in seconds
sim_inst_rate          1066565.2917 # simulation speed (in insts/sec)
sim_total_insn             27005037 # total number of instructions executed
sim_total_refs              9476327 # total number of loads and stores executed
sim_total_loads             6795179 # total number of loads executed
sim_total_stores       2681148.0000 # total number of stores executed
sim_total_branches          4006803 # total number of branches executed
sim_cycle                  11703882 # total simulation time in cycles
sim_IPC                      2.1871 # instructions per cycle
sim_CPI                      0.4572 # cycles per instruction
sim_exec_BW                  2.3074 # total instructions (mis-spec + committed) per cycle
sim_IPB                      6.7748 # instruction per branch
IFQ_count                  41780968 # cumulative IFQ occupancy
IFQ_fcount                  9437879 # cumulative IFQ full count
ifq_occupancy                3.5698 # avg IFQ occupancy (insn's)
ifq_rate                     2.3074 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  1.5472 # avg IFQ occupant latency (cycle's)
ifq_full                     0.8064 # fraction of time (cycle's) IFQ was full
RUU_count                 160356609 # cumulative RUU occupancy
RUU_fcount                  6898634 # cumulative RUU full count
ruu_occupancy               13.7011 # avg RUU occupancy (insn's)
ruu_rate                     2.3074 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  5.9380 # avg RUU occupant latency (cycle's)
ruu_full                     0.5894 # fraction of time (cycle's) RUU was full
LSQ_count                  54506682 # cumulative LSQ occupancy
LSQ_fcount                  1202059 # cumulative LSQ full count
lsq_occupancy                4.6571 # avg LSQ occupancy (insn's)
lsq_rate                     2.3074 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  2.0184 # avg LSQ occupant latency (cycle's)
lsq_full                     0.1027 # fraction of time (cycle's) LSQ was full
sim_slip                  245009516 # total number of slip cycles
avg_sim_slip                 9.5716 # the average slip between issue and retirement
bpred_bimod.lookups         4101701 # total number of bpred lookups
bpred_bimod.updates         3778377 # total number of updates
bpred_bimod.addr_hits       3632150 # total number of address-predicted hits
bpred_bimod.dir_hits        3632638 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses           145739 # total number of misses
bpred_bimod.jr_hits          325045 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen          325214 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP         6282 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP         6324 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.9613 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.9614 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.9995 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.9934 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes       336961 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops       321053 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP       318890 # total number of RAS predictions used
bpred_bimod.ras_hits.PP       318763 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.9996 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses               27544100 # total number of accesses
il1.hits                   27524772 # total number of hits
il1.misses                    19328 # total number of misses
il1.replacements              18855 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0007 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0007 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses                9068230 # total number of accesses
dl1.hits                    9025858 # total number of hits
dl1.misses                    42372 # total number of misses
dl1.replacements              41860 # total number of replacements
dl1.writebacks                10710 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0047 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0046 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0012 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                  72410 # total number of accesses
ul2.hits                      62753 # total number of hits
ul2.misses                     9657 # total number of misses
ul2.replacements               5569 # total number of replacements
ul2.writebacks                 2619 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.1334 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0769 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0362 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses              27544100 # total number of accesses
itlb.hits                  27544080 # total number of hits
itlb.misses                      20 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses               9101676 # total number of accesses
dtlb.hits                   9101592 # total number of hits
dtlb.misses                      84 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
rename_power           4451423.2848 # total power usage of rename unit
bpred_power            49150455.2830 # total power usage of bpred unit
window_power           23476480.9450 # total power usage of instruction window
lsq_power              10258076.2258 # total power usage of load/store queue
regfile_power          38047604.4446 # total power usage of arch. regfile
icache_power           27669799.1814 # total power usage of icache
dcache_power           69194069.7966 # total power usage of dcache
dcache2_power          48559485.0815 # total power usage of dcache2
alu_power              201727635.1334 # total power usage of alu
falu_power             152096232.8371 # total power usage of falu
resultbus_power        24469331.1460 # total power usage of resultbus
clock_power            277943756.1081 # total power usage of clock
avg_rename_power             0.3803 # avg power usage of rename unit
avg_bpred_power              4.1995 # avg power usage of bpred unit
avg_window_power             2.0059 # avg power usage of instruction window
avg_lsq_power                0.8765 # avg power usage of lsq
avg_regfile_power            3.2509 # avg power usage of arch. regfile
avg_icache_power             2.3642 # avg power usage of icache
avg_dcache_power             5.9121 # avg power usage of dcache
avg_dcache2_power            4.1490 # avg power usage of dcache2
avg_alu_power               17.2360 # avg power usage of alu
avg_falu_power              12.9954 # avg power usage of falu
avg_resultbus_power          2.0907 # avg power usage of resultbus
avg_clock_power             23.7480 # avg power usage of clock
fetch_stage_power      76820254.4644 # total power usage of fetch stage
dispatch_stage_power   4451423.2848 # total power usage of dispatch stage
issue_stage_power      377685078.3283 # total power usage of issue stage
avg_fetch_power              6.5637 # average power of fetch unit per cycle
avg_dispatch_power           0.3803 # average power of dispatch unit per cycle
avg_issue_power             32.2701 # average power of issue unit per cycle
total_dvfs_power       819561107.6676 # dvfs total power
avg_dvfs_power_cycle        70.0247 # average dvfs power per cycle
total_dvfs_time              0.0202 # total time (DVFS)
avg_total_power_cycle       66.2129 # average total power per cycle
avg_total_power_cycle_nofp_nod2      49.0685 # average total power per cycle
avg_total_power_insn        28.6964 # average total power per insn
avg_total_power_insn_nofp_nod2      21.2661 # average total power per insn
rename_power_cc1       3684976.0346 # total power usage of rename unit_cc1
bpred_power_cc1        14486631.7484 # total power usage of bpred unit_cc1
window_power_cc1       21069547.6243 # total power usage of instruction window_cc1
lsq_power_cc1          3074485.1147 # total power usage of lsq_cc1
regfile_power_cc1      28292939.4541 # total power usage of arch. regfile_cc1
icache_power_cc1       23567976.2522 # total power usage of icache_cc1
dcache_power_cc1       36081611.9180 # total power usage of dcache_cc1
dcache2_power_cc1       254941.8541 # total power usage of dcache2_cc1
alu_power_cc1          61098799.6804 # total power usage of alu_cc1
resultbus_power_cc1    18412905.7962 # total power usage of resultbus_cc1
clock_power_cc1        134964051.6257 # total power usage of clock_cc1
avg_rename_power_cc1         0.3149 # avg power usage of rename unit_cc1
avg_bpred_power_cc1          1.2378 # avg power usage of bpred unit_cc1
avg_window_power_cc1         1.8002 # avg power usage of instruction window_cc1
avg_lsq_power_cc1            0.2627 # avg power usage of lsq_cc1
avg_regfile_power_cc1        2.4174 # avg power usage of arch. regfile_cc1
avg_icache_power_cc1         2.0137 # avg power usage of icache_cc1
avg_dcache_power_cc1         3.0829 # avg power usage of dcache_cc1
avg_dcache2_power_cc1        0.0218 # avg power usage of dcache2_cc1
avg_alu_power_cc1            5.2204 # avg power usage of alu_cc1
avg_resultbus_power_cc1       1.5732 # avg power usage of resultbus_cc1
avg_clock_power_cc1         11.5316 # avg power usage of clock_cc1
fetch_stage_power_cc1  38054608.0006 # total power usage of fetch stage_cc1
dispatch_stage_power_cc1 3684976.0346 # total power usage of dispatch stage_cc1
issue_stage_power_cc1  139992291.9877 # total power usage of issue stage_cc1
avg_fetch_power_cc1          3.2515 # average power of fetch unit per cycle_cc1
avg_dispatch_power_cc1       0.3149 # average power of dispatch unit per cycle_cc1
avg_issue_power_cc1         11.9612 # average power of issue unit per cycle_cc1
total_power_cycle_cc1  344988867.1028 # total power per cycle_cc1
avg_total_power_cycle_cc1      29.4764 # average total power per cycle_cc1
avg_total_power_insn_cc1      12.7750 # average total power per insn_cc1
rename_power_cc2       2551414.4003 # total power usage of rename unit_cc2
bpred_power_cc2        7901460.9637 # total power usage of bpred unit_cc2
window_power_cc2       18636769.8986 # total power usage of instruction window_cc2
lsq_power_cc2          2033298.5954 # total power usage of lsq_cc2
regfile_power_cc2      7732456.6223 # total power usage of arch. regfile_cc2
icache_power_cc2       23567976.2522 # total power usage of icache_cc2
dcache_power_cc2       26652656.8171 # total power usage of dcache_cc2
dcache2_power_cc2       150408.4782 # total power usage of dcache2_cc2
alu_power_cc2          30627455.7197 # total power usage of alu_cc2
resultbus_power_cc2    12494951.1505 # total power usage of resultbus_cc2
clock_power_cc2        86662126.3214 # total power usage of clock_cc2
avg_rename_power_cc2         0.2180 # avg power usage of rename unit_cc2
avg_bpred_power_cc2          0.6751 # avg power usage of bpred unit_cc2
avg_window_power_cc2         1.5924 # avg power usage of instruction window_cc2
avg_lsq_power_cc2            0.1737 # avg power usage of instruction lsq_cc2
avg_regfile_power_cc2        0.6607 # avg power usage of arch. regfile_cc2
avg_icache_power_cc2         2.0137 # avg power usage of icache_cc2
avg_dcache_power_cc2         2.2772 # avg power usage of dcache_cc2
avg_dcache2_power_cc2        0.0129 # avg power usage of dcache2_cc2
avg_alu_power_cc2            2.6169 # avg power usage of alu_cc2
avg_resultbus_power_cc2       1.0676 # avg power usage of resultbus_cc2
avg_clock_power_cc2          7.4046 # avg power usage of clock_cc2
fetch_stage_power_cc2  31469437.2159 # total power usage of fetch stage_cc2
dispatch_stage_power_cc2 2551414.4003 # total power usage of dispatch stage_cc2
issue_stage_power_cc2  90595540.6596 # total power usage of issue stage_cc2
avg_fetch_power_cc2          2.6888 # average power of fetch unit per cycle_cc2
avg_dispatch_power_cc2       0.2180 # average power of dispatch unit per cycle_cc2
avg_issue_power_cc2          7.7406 # average power of issue unit per cycle_cc2
total_power_cycle_cc2  219010975.2195 # total power per cycle_cc2
avg_total_power_cycle_cc2      18.7127 # average total power per cycle_cc2
avg_total_power_insn_cc2       8.1100 # average total power per insn_cc2
rename_power_cc3       2628059.1253 # total power usage of rename unit_cc3
bpred_power_cc3        11367850.3496 # total power usage of bpred unit_cc3
window_power_cc3       18798620.1303 # total power usage of instruction window_cc3
lsq_power_cc3          2740548.4954 # total power usage of lsq_cc3
regfile_power_cc3      8260174.2682 # total power usage of arch. regfile_cc3
icache_power_cc3       23978158.5449 # total power usage of icache_cc3
dcache_power_cc3       30144872.0334 # total power usage of dcache_cc3
dcache2_power_cc3      4980876.0114 # total power usage of dcache2_cc3
alu_power_cc3          44690339.2668 # total power usage of alu_cc3
resultbus_power_cc3    12752896.7239 # total power usage of resultbus_cc3
clock_power_cc3        100605096.7397 # total power usage of clock_cc3
avg_rename_power_cc3         0.2245 # avg power usage of rename unit_cc3
avg_bpred_power_cc3          0.9713 # avg power usage of bpred unit_cc3
avg_window_power_cc3         1.6062 # avg power usage of instruction window_cc3
avg_lsq_power_cc3            0.2342 # avg power usage of instruction lsq_cc3
avg_regfile_power_cc3        0.7058 # avg power usage of arch. regfile_cc3
avg_icache_power_cc3         2.0487 # avg power usage of icache_cc3
avg_dcache_power_cc3         2.5756 # avg power usage of dcache_cc3
avg_dcache2_power_cc3        0.4256 # avg power usage of dcache2_cc3
avg_alu_power_cc3            3.8184 # avg power usage of alu_cc3
avg_resultbus_power_cc3       1.0896 # avg power usage of resultbus_cc3
avg_clock_power_cc3          8.5959 # avg power usage of clock_cc3
fetch_stage_power_cc3  35346008.8945 # total power usage of fetch stage_cc3
dispatch_stage_power_cc3 2628059.1253 # total power usage of dispatch stage_cc3
issue_stage_power_cc3  114108152.6613 # total power usage of issue stage_cc3
avg_fetch_power_cc3          3.0200 # average power of fetch unit per cycle_cc3
avg_dispatch_power_cc3       0.2245 # average power of dispatch unit per cycle_cc3
avg_issue_power_cc3          9.7496 # average power of issue unit per cycle_cc3
total_power_cycle_cc3  260947491.6889 # total power per cycle_cc3
avg_total_power_cycle_cc3      22.2958 # average total power per cycle_cc3
avg_total_power_insn_cc3       9.6629 # average total power per insn_cc3
total_rename_access        27005037 # total number accesses of rename unit
total_bpred_access          3778377 # total number accesses of bpred unit
total_window_access        99037300 # total number accesses of instruction window
total_lsq_access            9139418 # total number accesses of load/store queue
total_regfile_access       33651938 # total number accesses of arch. regfile
total_icache_access        27544725 # total number accesses of icache
total_dcache_access         9068230 # total number accesses of dcache
total_dcache2_access          72410 # total number accesses of dcache2
total_alu_access           26237858 # total number accesses of alu
total_resultbus_access     28912760 # total number accesses of resultbus
avg_rename_access            2.3074 # avg number accesses of rename unit
avg_bpred_access             0.3228 # avg number accesses of bpred unit
avg_window_access            8.4619 # avg number accesses of instruction window
avg_lsq_access               0.7809 # avg number accesses of lsq
avg_regfile_access           2.8753 # avg number accesses of arch. regfile
avg_icache_access            2.3535 # avg number accesses of icache
avg_dcache_access            0.7748 # avg number accesses of dcache
avg_dcache2_access           0.0062 # avg number accesses of dcache2
avg_alu_access               2.2418 # avg number accesses of alu
avg_resultbus_access         2.4704 # avg number accesses of resultbus
max_rename_access                 4 # max number accesses of rename unit
max_bpred_access                  3 # max number accesses of bpred unit
max_window_access                16 # max number accesses of instruction window
max_lsq_access                    5 # max number accesses of load/store queue
max_regfile_access               11 # max number accesses of arch. regfile
max_icache_access                 4 # max number accesses of icache
max_dcache_access                 4 # max number accesses of dcache
max_dcache2_access                4 # max number accesses of dcache2
max_alu_access                    4 # max number accesses of alu
max_resultbus_access              6 # max number accesses of resultbus
max_cycle_power_cc1         58.4724 # maximum cycle power usage of cc1
max_cycle_power_cc2         36.3243 # maximum cycle power usage of cc2
max_cycle_power_cc3         39.1835 # maximum cycle power usage of cc3
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 106496 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                  71264 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x01200059c0 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                   54 # total number of pages allocated
mem.page_mem                   432k # total size of memory pages allocated
mem.ptab_misses              455363 # total first level page table misses
mem.ptab_accesses         189972290 # total page table accesses
mem.ptab_miss_rate           0.0024 # first level page table miss rate

