-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pooling2d_large_cl_nopad_pad_me is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    data_V_V_dout : IN STD_LOGIC_VECTOR (15 downto 0);
    data_V_V_empty_n : IN STD_LOGIC;
    data_V_V_read : OUT STD_LOGIC;
    res_V_V_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    res_V_V_full_n : IN STD_LOGIC;
    res_V_V_write : OUT STD_LOGIC );
end;


architecture behav of pooling2d_large_cl_nopad_pad_me is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv8_A9 : STD_LOGIC_VECTOR (7 downto 0) := "10101001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal layer_in_V_6_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal layer_in_V_6_ce0 : STD_LOGIC;
    signal layer_in_V_6_we0 : STD_LOGIC;
    signal layer_in_V_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal sY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pY_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal pX_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal data_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal icmp_ln489_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal res_V_V_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal icmp_ln512_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal i_ih_fu_516_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal i_ih_reg_777 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal i0_fu_528_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_block_state3 : BOOLEAN;
    signal sX_1_load_reg_790 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_ready : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done : STD_LOGIC;
    signal icmp_ln498_fu_543_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal sY_1_load_reg_800 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_4_fu_553_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_4_reg_805 : STD_LOGIC_VECTOR (0 downto 0);
    signal pY_1_load_reg_810 : STD_LOGIC_VECTOR (31 downto 0);
    signal pX_1_load_reg_816 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln498_4_fu_591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_4_reg_822 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln500_fu_597_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln500_reg_826 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal i1_fu_607_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal i1_reg_834 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln522_fu_613_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln522_reg_839 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln500_fu_601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln532_fu_680_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln526_fu_659_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i2_fu_699_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i2_reg_854 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal icmp_ln506_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pool_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_state9 : BOOLEAN;
    signal i_fu_743_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal i_reg_877 : STD_LOGIC_VECTOR (2 downto 0);
    signal pool_res_V_2_fu_755_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal tmpdata_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal tmpdata_V_ce0 : STD_LOGIC;
    signal tmpdata_V_we0 : STD_LOGIC;
    signal tmpdata_V_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal pool_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal pool_V_ce0 : STD_LOGIC;
    signal pool_V_we0 : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_idle : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_ce0 : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_ce0 : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_we0 : STD_LOGIC;
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_ih_0_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal i0_0_reg_308 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln484_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal i1_0_reg_319 : STD_LOGIC_VECTOR (6 downto 0);
    signal i2_0_reg_330 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal tmp_V_reg_342 : STD_LOGIC_VECTOR (15 downto 0);
    signal i_0_reg_353 : STD_LOGIC_VECTOR (2 downto 0);
    signal storemerge_reg_364 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state3_ignore_call0 : BOOLEAN;
    signal zext_ln492_fu_534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln508_2_fu_722_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln508_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln513_fu_738_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal select_ln537_fu_634_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln530_fu_664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln535_fu_618_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln498_5_fu_563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln498_6_fu_573_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_3_fu_585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln498_fu_579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln537_fu_629_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln532_fu_675_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln508_fu_705_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal shl_ln_fu_709_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln508_fu_717_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1494_fu_749_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_condition_1059 : BOOLEAN;
    signal ap_condition_1061 : BOOLEAN;
    signal ap_condition_161 : BOOLEAN;
    signal ap_condition_272 : BOOLEAN;

    component cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        data_V_ce0 : OUT STD_LOGIC;
        data_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        output_V_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        output_V_ce0 : OUT STD_LOGIC;
        output_V_we0 : OUT STD_LOGIC;
        output_V_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        output_V_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pooling2d_large_cl_nopad_pad_me_layer_in_V_6 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    layer_in_V_6_U : component pooling2d_large_cl_nopad_pad_me_layer_in_V_6
    generic map (
        DataWidth => 16,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => layer_in_V_6_address0,
        ce0 => layer_in_V_6_ce0,
        we0 => layer_in_V_6_we0,
        d0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_d0,
        q0 => layer_in_V_6_q0);

    tmpdata_V_U : component cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config8_s_tmpinbXr
    generic map (
        DataWidth => 16,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => tmpdata_V_address0,
        ce0 => tmpdata_V_ce0,
        we0 => tmpdata_V_we0,
        d0 => data_V_V_dout,
        q0 => tmpdata_V_q0);

    pool_V_U : component pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8b0s
    generic map (
        DataWidth => 16,
        AddressRange => 4,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pool_V_address0,
        ce0 => pool_V_ce0,
        we0 => pool_V_we0,
        d0 => layer_in_V_6_q0,
        q0 => pool_V_q0);

    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375 : component cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start,
        ap_done => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done,
        ap_idle => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_idle,
        ap_ready => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_ready,
        data_V_address0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_address0,
        data_V_ce0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_ce0,
        data_V_q0 => tmpdata_V_q0,
        output_V_address0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_address0,
        output_V_ce0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_ce0,
        output_V_we0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_we0,
        output_V_d0 => grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_d0,
        output_V_q0 => layer_in_V_6_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln484_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_ready = ap_const_logic_1)) then 
                    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i0_0_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln484_fu_510_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                i0_0_reg_308 <= ap_const_lv7_0;
            elsif ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                i0_0_reg_308 <= i0_fu_528_p2;
            end if; 
        end if;
    end process;

    i1_0_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln498_4_fu_591_p2) and (ap_const_logic_1 = ap_CS_fsm_state4) and (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done = ap_const_logic_1))) then 
                i1_0_reg_319 <= ap_const_lv7_0;
            elsif ((not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
                i1_0_reg_319 <= i1_reg_834;
            end if; 
        end if;
    end process;

    i2_0_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln498_4_reg_822) and (icmp_ln500_fu_601_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i2_0_reg_330 <= ap_const_lv3_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                i2_0_reg_330 <= i2_reg_854;
            end if; 
        end if;
    end process;

    i_0_reg_353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                i_0_reg_353 <= i_reg_877;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                i_0_reg_353 <= ap_const_lv3_1;
            end if; 
        end if;
    end process;

    i_ih_0_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_ih_0_reg_297 <= ap_const_lv8_0;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                i_ih_0_reg_297 <= i_ih_reg_777;
            end if; 
        end if;
    end process;

    pX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((ap_const_boolean_1 = ap_condition_1061)) then 
                    pX_1 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1059)) then 
                    pX_1 <= add_ln535_fu_618_p2;
                end if;
            end if; 
        end if;
    end process;

    pY_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((ap_const_boolean_1 = ap_condition_272)) then 
                    pY_1 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_161)) then 
                    pY_1 <= add_ln530_fu_664_p2;
                end if;
            end if; 
        end if;
    end process;

    sX_1_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((ap_const_boolean_1 = ap_condition_1061)) then 
                    sX_1 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_1059)) then 
                    sX_1 <= select_ln537_fu_634_p3;
                end if;
            end if; 
        end if;
    end process;

    storemerge_reg_364_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                if ((ap_const_boolean_1 = ap_condition_272)) then 
                    storemerge_reg_364 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_condition_161)) then 
                    storemerge_reg_364 <= select_ln532_fu_680_p3;
                end if;
            end if; 
        end if;
    end process;

    tmp_V_reg_342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                tmp_V_reg_342 <= pool_res_V_2_fu_755_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                tmp_V_reg_342 <= pool_V_q0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done = ap_const_logic_1))) then
                and_ln498_4_reg_822 <= and_ln498_4_fu_591_p2;
                icmp_ln498_4_reg_805 <= icmp_ln498_4_fu_553_p2;
                icmp_ln498_reg_795 <= icmp_ln498_fu_543_p2;
                pX_1_load_reg_816 <= pX_1;
                pY_1_load_reg_810 <= pY_1;
                sX_1_load_reg_790 <= sX_1;
                sY_1_load_reg_800 <= sY_1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_lv1_1 = and_ln498_4_reg_822) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                i1_reg_834 <= i1_fu_607_p2;
                    zext_ln500_reg_826(6 downto 0) <= zext_ln500_fu_597_p1(6 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                i2_reg_854 <= i2_fu_699_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                i_ih_reg_777 <= i_ih_fu_516_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (icmp_ln512_fu_732_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                i_reg_877 <= i_fu_743_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln500_fu_601_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln498_4_reg_822)))) then
                icmp_ln522_reg_839 <= icmp_ln522_fu_613_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln522_reg_839 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                sY_1 <= storemerge_reg_364;
            end if;
        end if;
    end process;
    zext_ln500_reg_826(7) <= '0';

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, data_V_V_empty_n, res_V_V_full_n, ap_CS_fsm_state3, icmp_ln489_fu_522_p2, ap_CS_fsm_state9, icmp_ln512_fu_732_p2, ap_CS_fsm_state2, ap_CS_fsm_state4, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done, and_ln498_4_reg_822, ap_CS_fsm_state5, icmp_ln500_fu_601_p2, ap_CS_fsm_state6, icmp_ln506_fu_693_p2, icmp_ln484_fu_510_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln484_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                elsif ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state5) and ((icmp_ln500_fu_601_p2 = ap_const_lv1_1) or (ap_const_lv1_0 = and_ln498_4_reg_822)))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln506_fu_693_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if ((not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                elsif ((not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (icmp_ln512_fu_732_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln508_fu_717_p2 <= std_logic_vector(unsigned(zext_ln500_reg_826) + unsigned(shl_ln_fu_709_p3));
    add_ln530_fu_664_p2 <= std_logic_vector(unsigned(pY_1_load_reg_810) + unsigned(ap_const_lv32_1));
    add_ln532_fu_675_p2 <= std_logic_vector(unsigned(sY_1_load_reg_800) + unsigned(ap_const_lv32_1));
    add_ln535_fu_618_p2 <= std_logic_vector(unsigned(pX_1_load_reg_816) + unsigned(ap_const_lv32_1));
    add_ln537_fu_629_p2 <= std_logic_vector(unsigned(sX_1_load_reg_790) + unsigned(ap_const_lv32_1));
    and_ln498_3_fu_585_p2 <= (icmp_ln498_6_fu_573_p2 and icmp_ln498_5_fu_563_p2);
    and_ln498_4_fu_591_p2 <= (and_ln498_fu_579_p2 and and_ln498_3_fu_585_p2);
    and_ln498_fu_579_p2 <= (icmp_ln498_fu_543_p2 and icmp_ln498_4_fu_553_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state3_assign_proc : process(data_V_V_empty_n, icmp_ln489_fu_522_p2)
    begin
                ap_block_state3 <= ((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_ignore_call0_assign_proc : process(data_V_V_empty_n, icmp_ln489_fu_522_p2)
    begin
                ap_block_state3_ignore_call0 <= ((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_assign_proc : process(res_V_V_full_n, icmp_ln512_fu_732_p2)
    begin
                ap_block_state9 <= ((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0));
    end process;


    ap_condition_1059_assign_proc : process(and_ln498_4_reg_822, icmp_ln522_fu_613_p2, icmp_ln500_fu_601_p2)
    begin
                ap_condition_1059 <= (((icmp_ln522_fu_613_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_822)) or ((icmp_ln500_fu_601_p2 = ap_const_lv1_1) and (icmp_ln522_fu_613_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_1061_assign_proc : process(and_ln498_4_reg_822, icmp_ln522_fu_613_p2, icmp_ln500_fu_601_p2)
    begin
                ap_condition_1061 <= (((icmp_ln522_fu_613_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_822)) or ((icmp_ln500_fu_601_p2 = ap_const_lv1_1) and (icmp_ln522_fu_613_p2 = ap_const_lv1_1)));
    end process;


    ap_condition_161_assign_proc : process(and_ln498_4_reg_822, icmp_ln522_fu_613_p2, icmp_ln500_fu_601_p2, icmp_ln526_fu_659_p2)
    begin
                ap_condition_161 <= (((icmp_ln522_fu_613_p2 = ap_const_lv1_1) and (icmp_ln526_fu_659_p2 = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln498_4_reg_822)) or ((icmp_ln500_fu_601_p2 = ap_const_lv1_1) and (icmp_ln522_fu_613_p2 = ap_const_lv1_1) and (icmp_ln526_fu_659_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_272_assign_proc : process(and_ln498_4_reg_822, icmp_ln522_fu_613_p2, icmp_ln500_fu_601_p2, icmp_ln526_fu_659_p2)
    begin
                ap_condition_272 <= (((icmp_ln526_fu_659_p2 = ap_const_lv1_1) and (icmp_ln522_fu_613_p2 = ap_const_lv1_1) and (ap_const_lv1_0 = and_ln498_4_reg_822)) or ((icmp_ln526_fu_659_p2 = ap_const_lv1_1) and (icmp_ln500_fu_601_p2 = ap_const_lv1_1) and (icmp_ln522_fu_613_p2 = ap_const_lv1_1)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln484_fu_510_p2)
    begin
        if (((icmp_ln484_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;

    data_V_V_blk_n_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state3, icmp_ln489_fu_522_p2)
    begin
        if (((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_V_V_blk_n <= data_V_V_empty_n;
        else 
            data_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    data_V_V_read_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state3, icmp_ln489_fu_522_p2)
    begin
        if ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            data_V_V_read <= ap_const_logic_1;
        else 
            data_V_V_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_ap_start_reg;
    i0_fu_528_p2 <= std_logic_vector(unsigned(i0_0_reg_308) + unsigned(ap_const_lv7_1));
    i1_fu_607_p2 <= std_logic_vector(unsigned(i1_0_reg_319) + unsigned(ap_const_lv7_1));
    i2_fu_699_p2 <= std_logic_vector(unsigned(i2_0_reg_330) + unsigned(ap_const_lv3_1));
    i_fu_743_p2 <= std_logic_vector(unsigned(i_0_reg_353) + unsigned(ap_const_lv3_1));
    i_ih_fu_516_p2 <= std_logic_vector(unsigned(i_ih_0_reg_297) + unsigned(ap_const_lv8_1));
    icmp_ln1494_fu_749_p2 <= "1" when (signed(pool_V_q0) > signed(tmp_V_reg_342)) else "0";
    icmp_ln484_fu_510_p2 <= "1" when (i_ih_0_reg_297 = ap_const_lv8_A9) else "0";
    icmp_ln489_fu_522_p2 <= "1" when (i0_0_reg_308 = ap_const_lv7_40) else "0";
    icmp_ln498_4_fu_553_p2 <= "1" when (sY_1 = ap_const_lv32_1) else "0";
    icmp_ln498_5_fu_563_p2 <= "1" when (signed(pY_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln498_6_fu_573_p2 <= "1" when (signed(pX_1) > signed(ap_const_lv32_0)) else "0";
    icmp_ln498_fu_543_p2 <= "1" when (sX_1 = ap_const_lv32_1) else "0";
    icmp_ln500_fu_601_p2 <= "1" when (i1_0_reg_319 = ap_const_lv7_40) else "0";
    icmp_ln506_fu_693_p2 <= "1" when (i2_0_reg_330 = ap_const_lv3_4) else "0";
    icmp_ln512_fu_732_p2 <= "1" when (i_0_reg_353 = ap_const_lv3_4) else "0";
    icmp_ln522_fu_613_p2 <= "1" when (pX_1_load_reg_816 = ap_const_lv32_C) else "0";
    icmp_ln526_fu_659_p2 <= "1" when (pY_1_load_reg_810 = ap_const_lv32_C) else "0";

    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln484_fu_510_p2)
    begin
        if (((icmp_ln484_fu_510_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer_in_V_6_address0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_address0, zext_ln508_2_fu_722_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            layer_in_V_6_address0 <= zext_ln508_2_fu_722_p1(8 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer_in_V_6_address0 <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_address0;
        else 
            layer_in_V_6_address0 <= "XXXXXXXX";
        end if; 
    end process;


    layer_in_V_6_ce0_assign_proc : process(ap_CS_fsm_state4, ap_CS_fsm_state6, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            layer_in_V_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer_in_V_6_ce0 <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_ce0;
        else 
            layer_in_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layer_in_V_6_we0_assign_proc : process(ap_CS_fsm_state4, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_we0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            layer_in_V_6_we0 <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_output_V_we0;
        else 
            layer_in_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    pool_V_address0_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state6, ap_CS_fsm_state7, zext_ln508_fu_727_p1, zext_ln513_fu_738_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            pool_V_address0 <= zext_ln513_fu_738_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pool_V_address0 <= zext_ln508_fu_727_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            pool_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        else 
            pool_V_address0 <= "XX";
        end if; 
    end process;


    pool_V_ce0_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, icmp_ln512_fu_732_p2, ap_CS_fsm_state6, ap_CS_fsm_state7)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state9)))) then 
            pool_V_ce0 <= ap_const_logic_1;
        else 
            pool_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pool_V_we0_assign_proc : process(ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            pool_V_we0 <= ap_const_logic_1;
        else 
            pool_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    pool_res_V_2_fu_755_p3 <= 
        pool_V_q0 when (icmp_ln1494_fu_749_p2(0) = '1') else 
        tmp_V_reg_342;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;


    res_V_V_blk_n_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, icmp_ln512_fu_732_p2)
    begin
        if (((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            res_V_V_blk_n <= res_V_V_full_n;
        else 
            res_V_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    res_V_V_din <= tmp_V_reg_342;

    res_V_V_write_assign_proc : process(res_V_V_full_n, ap_CS_fsm_state9, icmp_ln512_fu_732_p2)
    begin
        if ((not(((icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (res_V_V_full_n = ap_const_logic_0))) and (icmp_ln512_fu_732_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then 
            res_V_V_write <= ap_const_logic_1;
        else 
            res_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    select_ln532_fu_680_p3 <= 
        ap_const_lv32_0 when (icmp_ln498_4_reg_805(0) = '1') else 
        add_ln532_fu_675_p2;
    select_ln537_fu_634_p3 <= 
        ap_const_lv32_0 when (icmp_ln498_reg_795(0) = '1') else 
        add_ln537_fu_629_p2;
    shl_ln_fu_709_p3 <= (trunc_ln508_fu_705_p1 & ap_const_lv6_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    tmpdata_V_address0_assign_proc : process(ap_CS_fsm_state3, icmp_ln489_fu_522_p2, ap_CS_fsm_state4, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_address0, zext_ln492_fu_534_p1)
    begin
        if (((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmpdata_V_address0 <= zext_ln492_fu_534_p1(6 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmpdata_V_address0 <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_address0;
        else 
            tmpdata_V_address0 <= "XXXXXX";
        end if; 
    end process;


    tmpdata_V_ce0_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state3, icmp_ln489_fu_522_p2, ap_CS_fsm_state4, grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_ce0)
    begin
        if ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmpdata_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            tmpdata_V_ce0 <= grp_cnnshift_arr_ap_fixed_ap_fixed_16_4_5_3_0_config15_s_fu_375_data_V_ce0;
        else 
            tmpdata_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    tmpdata_V_we0_assign_proc : process(data_V_V_empty_n, ap_CS_fsm_state3, icmp_ln489_fu_522_p2)
    begin
        if ((not(((icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (data_V_V_empty_n = ap_const_logic_0))) and (icmp_ln489_fu_522_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            tmpdata_V_we0 <= ap_const_logic_1;
        else 
            tmpdata_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln508_fu_705_p1 <= i2_0_reg_330(2 - 1 downto 0);
    zext_ln492_fu_534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i0_0_reg_308),64));
    zext_ln500_fu_597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i1_0_reg_319),8));
    zext_ln508_2_fu_722_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln508_fu_717_p2),64));
    zext_ln508_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i2_0_reg_330),64));
    zext_ln513_fu_738_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_0_reg_353),64));
end behav;
