===== 506 DSM (MESI with Full-bit Vector Simulator Configuration =====
L1_SIZE:               32768
L1_ASSOC:              8
L1_BLOCKSIZE:          32
NUMBER OF PROCESSORS:  4
TRACE FILE:            canneal.04t.longTrace
===== Simulation results (Cache_0)      =====
01. number of reads:                              112661
02. number of read misses:                        6527
03. number of writes:                             11942
04. number of write misses:                       41
05. total miss rate:                              0.052711
06. number of writebacks:                         508
07. number of invalidations:                      2006
08. number of cache to cache transfers:           4771
===== Simulation results (Cache_1)      =====
01. number of reads:                              110830
02. number of read misses:                        6542
03. number of writes:                             11710
04. number of write misses:                       43
05. total miss rate:                              0.053738
06. number of writebacks:                         502
07. number of invalidations:                      2023
08. number of cache to cache transfers:           1651
===== Simulation results (Cache_2)      =====
01. number of reads:                              114938
02. number of read misses:                        6509
03. number of writes:                             12383
04. number of write misses:                       43
05. total miss rate:                              0.051460
06. number of writebacks:                         509
07. number of invalidations:                      1994
08. number of cache to cache transfers:           54
===== Simulation results (Cache_3)      =====
01. number of reads:                              113428
02. number of read misses:                        6543
03. number of writes:                             12108
04. number of write misses:                       40
05. total miss rate:                              0.052439
06. number of writebacks:                         518
07. number of invalidations:                      2009
08. number of cache to cache transfers:           66
