0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Bryce/Lab1/Lab1.sim/sim_2/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Bryce/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv,1547597001,systemVerilog,,,,fulladder_test,,,,,,,,
C:/Users/Bryce/Lab1/Lab1.srcs/sources_1/new/fulladder.sv,1547597459,systemVerilog,,C:/Users/Bryce/Lab1/Lab1.srcs/sim_2/new/fulladder_test.sv,,fulladder,,,,,,,,
