Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,706
design__instance__area,4485.55
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0003506423672661185
power__switching__total,0.0003671394370030612
power__leakage__total,6.071786184946859E-9
power__total,0.0007177878869697452
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.25045199956168396
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25045199956168396
timing__hold__ws__corner:nom_tt_025C_1v80,0.3690138299375866
timing__setup__ws__corner:nom_tt_025C_1v80,7.390120724544889
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.369014
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,9.534984
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2508406608980217
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2508406608980217
timing__hold__ws__corner:nom_ss_100C_1v60,0.9663250473315844
timing__setup__ws__corner:nom_ss_100C_1v60,-1.8868676044572792
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-2.1046134319892342
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-1.8868676044572792
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.966325
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,2
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-1.886868
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,1
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2502501610100987
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.2502501610100987
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1396004185096832
timing__setup__ws__corner:nom_ff_n40C_1v95,10.466394269739128
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.139600
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,13.220444
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2502323974412023
clock__skew__worst_setup,0.2502323974412023
timing__hold__ws,0.13960011319834278
timing__setup__ws,-2.033163028817283
timing__hold__tns,0.0
timing__setup__tns,-2.2579236897064225
timing__hold__wns,0
timing__setup__wns,-2.033163028817283
timing__hold_vio__count,0
timing__hold_r2r__ws,0.139600
timing__hold_r2r_vio__count,0
timing__setup_vio__count,6
timing__setup_r2r__ws,-2.033163
timing__setup_r2r_vio__count,3
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,706
design__instance__area__stdcell,4485.55
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.271962
design__instance__utilization__stdcell,0.271962
design__instance__count__class:buffer,16
design__instance__count__class:inverter,33
design__instance__count__class:sequential_cell,16
design__instance__count__class:multi_input_combinational_cell,328
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1296
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7244.4
design__violations,0
design__instance__count__class:timing_repair_buffer,84
design__instance__count__class:clock_buffer,4
design__instance__count__setup_buffer,70
design__instance__count__hold_buffer,10
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,499
route__net__special,2
route__drc_errors__iter:1,101
route__wirelength__iter:1,7040
route__drc_errors__iter:2,10
route__wirelength__iter:2,6941
route__drc_errors__iter:3,17
route__wirelength__iter:3,6910
route__drc_errors__iter:4,0
route__wirelength__iter:4,6915
route__drc_errors,0
route__wirelength,6915
route__vias,2466
route__vias__singlecut,2466
route__vias__multicut,0
design__disconnected_pin__count,16
design__critical_disconnected_pin__count,0
route__wirelength__max,154.34
timing__unannotated_net__count__corner:nom_tt_025C_1v80,439
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,439
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,439
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.25043429150394036
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.25043429150394036
timing__hold__ws__corner:min_tt_025C_1v80,0.3690139409598922
timing__setup__ws__corner:min_tt_025C_1v80,7.394873367403118
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.369014
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,9.621906
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,439
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.2508229528402781
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.2508229528402781
timing__hold__ws__corner:min_ss_100C_1v60,0.9663250473315844
timing__setup__ws__corner:min_ss_100C_1v60,-1.7151400785083133
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-1.9252120442770277
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-1.7151400785083133
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.966325
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,2
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-1.715140
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,1
timing__unannotated_net__count__corner:min_ss_100C_1v60,439
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.2502323974412023
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.2502323974412023
timing__hold__ws__corner:min_ff_n40C_1v95,0.13960011319834278
timing__setup__ws__corner:min_ff_n40C_1v95,10.469787111398338
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.139600
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,13.280847
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,439
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2504681533071491
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2504681533071491
timing__hold__ws__corner:max_tt_025C_1v80,0.3690138299375866
timing__setup__ws__corner:max_tt_025C_1v80,7.385669174179454
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.369014
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,9.460761
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,439
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25085664811002845
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25085664811002845
timing__hold__ws__corner:max_ss_100C_1v60,0.9663250473315844
timing__setup__ws__corner:max_ss_100C_1v60,-2.033163028817283
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-2.2579236897064225
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-2.033163028817283
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.966325
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,2
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-2.033163
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,1
timing__unannotated_net__count__corner:max_ss_100C_1v60,439
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2502663147555639
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.2502663147555639
timing__hold__ws__corner:max_ff_n40C_1v95,0.13960064055429441
timing__setup__ws__corner:max_ff_n40C_1v95,10.46300764532903
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.139601
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,13.167852
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,439
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,439
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79973
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000273157
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000208345
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000134537
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000208345
design_powergrid__voltage__worst,0.000208345
design_powergrid__voltage__worst__net:VPWR,1.79973
design_powergrid__drop__worst,0.000273157
design_powergrid__drop__worst__net:VPWR,0.000273157
design_powergrid__voltage__worst__net:VGND,0.000208345
design_powergrid__drop__worst__net:VGND,0.000208345
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000013200000000000000673224496983149123252587742172181606292724609375
ir__drop__worst,0.00027300000000000002216282712907968743820674717426300048828125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
