14:28:47 INFO  : Registering command handlers for Vitis TCF services
14:28:47 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
14:28:50 INFO  : Platform repository initialization has completed.
14:28:50 INFO  : XSCT server has started successfully.
14:28:51 INFO  : Successfully done setting XSCT server connection channel  
14:28:51 INFO  : plnx-install-location is set to ''
14:28:51 INFO  : Successfully done query RDI_DATADIR 
14:28:51 INFO  : Successfully done setting workspace for the tool. 
14:30:05 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
14:30:05 INFO  : Result from executing command 'getPlatforms': 
14:30:25 INFO  : No changes in MSS file content so sources will not be generated.
15:19:28 INFO  : No changes in MSS file content so sources will not be generated.
15:48:17 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
15:48:17 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
15:48:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:48:18 INFO  : Updating application flags with new BSP settings...
15:48:18 INFO  : Successfully updated application flags for project RFSoC_IP06_07_app.
15:51:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:51:33 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:51:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:52:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:57:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
16:20:08 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:20:08 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:20:10 INFO  : Platform 'RFSoC_IP06_07_plt' is added to custom repositories.
16:21:46 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:21:46 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:21:48 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_rtos_echo'...
16:23:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:23:50 INFO  : 'jtag frequency' command is executed.
16:23:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:51 INFO  : Context for 'APU' is selected.
16:23:52 INFO  : System reset is completed.
16:23:55 INFO  : 'after 3000' command is executed.
16:23:55 INFO  : Context for 'APU' is selected.
16:23:55 INFO  : Cleared APU and A53 resets
16:23:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:24:15 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:24:15 INFO  : Context for 'APU' is selected.
16:24:16 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:24:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:16 INFO  : Context for 'APU' is selected.
16:24:16 INFO  : Boot mode is read from the target.
16:24:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:17 INFO  : 'set bp_24_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:18 INFO  : 'con -block -timeout 60' command is executed.
16:24:18 INFO  : 'bpremove $bp_24_17_fsbl_bp' command is executed.
16:24:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:20 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_24_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:20 INFO  : 'con' command is executed.
16:24:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
16:26:40 INFO  : Disconnected from the channel tcfchan#4.
16:26:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:42 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:26:42 INFO  : 'jtag frequency' command is executed.
16:26:42 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:42 INFO  : Context for 'APU' is selected.
16:26:43 INFO  : System reset is completed.
16:26:46 INFO  : 'after 3000' command is executed.
16:26:46 INFO  : Context for 'APU' is selected.
16:26:46 INFO  : Cleared APU and A53 resets
16:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:27:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:27:06 INFO  : Context for 'APU' is selected.
16:27:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:27:06 INFO  : 'configparams force-mem-access 1' command is executed.
16:27:06 INFO  : Context for 'APU' is selected.
16:27:06 INFO  : Boot mode is read from the target.
16:27:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:07 INFO  : 'set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:27:08 INFO  : 'con -block -timeout 60' command is executed.
16:27:08 INFO  : 'bpremove $bp_27_7_fsbl_bp' command is executed.
16:27:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:27:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_27_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:27:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:27:09 INFO  : 'con' command is executed.
16:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:27:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
16:27:50 INFO  : Disconnected from the channel tcfchan#5.
16:27:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:51 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:27:51 INFO  : 'jtag frequency' command is executed.
16:27:51 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:51 INFO  : Context for 'APU' is selected.
16:27:52 INFO  : System reset is completed.
16:27:55 INFO  : 'after 3000' command is executed.
16:27:55 INFO  : Context for 'APU' is selected.
16:27:55 INFO  : Cleared APU and A53 resets
16:27:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:28:15 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:28:15 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:28:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:15 INFO  : Context for 'APU' is selected.
16:28:15 INFO  : Boot mode is read from the target.
16:28:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:16 INFO  : 'set bp_28_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:17 INFO  : 'con -block -timeout 60' command is executed.
16:28:17 INFO  : 'bpremove $bp_28_16_fsbl_bp' command is executed.
16:28:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_28_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:19 INFO  : 'con' command is executed.
16:28:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:19 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
16:32:23 INFO  : Disconnected from the channel tcfchan#6.
16:32:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:32:24 INFO  : 'jtag frequency' command is executed.
16:32:24 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:24 INFO  : Context for 'APU' is selected.
16:32:25 INFO  : System reset is completed.
16:32:28 INFO  : 'after 3000' command is executed.
16:32:28 INFO  : Context for 'APU' is selected.
16:32:28 INFO  : Cleared APU and A53 resets
16:32:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:32:48 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:32:48 INFO  : Context for 'APU' is selected.
16:32:48 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:32:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:32:48 INFO  : Context for 'APU' is selected.
16:32:48 INFO  : Boot mode is read from the target.
16:32:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:49 INFO  : 'set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:32:50 INFO  : 'con -block -timeout 60' command is executed.
16:32:50 INFO  : 'bpremove $bp_32_49_fsbl_bp' command is executed.
16:32:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:32:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:32:52 INFO  : 'configparams force-mem-access 0' command is executed.
16:32:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_32_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:32:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:32:52 INFO  : 'con' command is executed.
16:32:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:32:52 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
04:17:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
14:15:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
14:15:21 INFO  : XSCT server has started successfully.
14:15:21 INFO  : Successfully done setting XSCT server connection channel  
14:15:21 INFO  : plnx-install-location is set to ''
14:15:21 INFO  : Successfully done setting workspace for the tool. 
14:15:29 INFO  : Platform repository initialization has completed.
14:15:30 INFO  : Registering command handlers for Vitis TCF services
14:15:32 INFO  : Successfully done query RDI_DATADIR 
14:40:27 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
14:40:27 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
14:40:29 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:43:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:44:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:44:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:45:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:45:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:46:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:47:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:53:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:55:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:55:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
14:56:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:01:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_app'...
15:04:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:05:00 INFO  : 'jtag frequency' command is executed.
15:05:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:05:01 INFO  : Context for 'APU' is selected.
15:05:02 INFO  : System reset is completed.
15:05:05 INFO  : 'after 3000' command is executed.
15:05:05 INFO  : Context for 'APU' is selected.
15:05:05 INFO  : Cleared APU and A53 resets
15:05:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:05:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:05:26 INFO  : Context for 'APU' is selected.
15:05:26 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:05:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:26 INFO  : Context for 'APU' is selected.
15:05:26 INFO  : Boot mode is read from the target.
15:05:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:27 INFO  : 'set bp_5_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:05:28 INFO  : 'con -block -timeout 60' command is executed.
15:05:28 INFO  : 'bpremove $bp_5_27_fsbl_bp' command is executed.
15:05:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:05:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:05:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_5_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:05:30 INFO  : 'con' command is executed.
15:05:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:05:30 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
15:10:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:10:21 INFO  : Disconnected from the channel tcfchan#2.
15:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:10:23 INFO  : 'jtag frequency' command is executed.
15:10:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:10:23 INFO  : Context for 'APU' is selected.
15:10:24 INFO  : System reset is completed.
15:10:27 INFO  : 'after 3000' command is executed.
15:10:27 INFO  : Context for 'APU' is selected.
15:10:27 INFO  : Cleared APU and A53 resets
15:10:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:10:47 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:10:47 INFO  : Context for 'APU' is selected.
15:10:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:10:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:47 INFO  : Context for 'APU' is selected.
15:10:47 INFO  : Boot mode is read from the target.
15:10:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:48 INFO  : 'set bp_10_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:10:49 INFO  : 'con -block -timeout 60' command is executed.
15:10:49 INFO  : 'bpremove $bp_10_48_fsbl_bp' command is executed.
15:10:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_10_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:50 INFO  : 'con' command is executed.
15:10:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:10:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
15:14:31 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:14:58 INFO  : Disconnected from the channel tcfchan#3.
15:14:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:00 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:15:00 INFO  : 'jtag frequency' command is executed.
15:15:00 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:15:00 INFO  : Context for 'APU' is selected.
15:15:01 INFO  : System reset is completed.
15:15:04 INFO  : 'after 3000' command is executed.
15:15:04 INFO  : Context for 'APU' is selected.
15:15:04 INFO  : Cleared APU and A53 resets
15:15:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:15:24 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:15:24 INFO  : Context for 'APU' is selected.
15:15:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:15:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:24 INFO  : Context for 'APU' is selected.
15:15:24 INFO  : Boot mode is read from the target.
15:15:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:25 INFO  : 'set bp_15_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:15:26 INFO  : 'con -block -timeout 60' command is executed.
15:15:26 INFO  : 'bpremove $bp_15_25_fsbl_bp' command is executed.
15:15:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:15:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:15:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_15_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:15:27 INFO  : 'con' command is executed.
15:15:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:15:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
15:21:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:22:05 INFO  : Disconnected from the channel tcfchan#4.
15:22:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:22:06 INFO  : 'jtag frequency' command is executed.
15:22:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:06 INFO  : Context for 'APU' is selected.
15:22:08 INFO  : System reset is completed.
15:22:11 INFO  : 'after 3000' command is executed.
15:22:11 INFO  : Context for 'APU' is selected.
15:22:11 INFO  : Cleared APU and A53 resets
15:22:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:22:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:22:30 INFO  : Context for 'APU' is selected.
15:22:31 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:22:31 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:31 INFO  : Context for 'APU' is selected.
15:22:31 INFO  : Boot mode is read from the target.
15:22:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:32 INFO  : 'set bp_22_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:33 INFO  : 'con -block -timeout 60' command is executed.
15:22:33 INFO  : 'bpremove $bp_22_32_fsbl_bp' command is executed.
15:22:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_22_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:34 INFO  : 'con' command is executed.
15:22:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:34 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
15:29:16 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:29:47 INFO  : Disconnected from the channel tcfchan#6.
15:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:48 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:29:49 INFO  : 'jtag frequency' command is executed.
15:29:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:29:49 INFO  : Context for 'APU' is selected.
15:29:50 INFO  : System reset is completed.
15:29:53 INFO  : 'after 3000' command is executed.
15:29:53 INFO  : Context for 'APU' is selected.
15:29:53 INFO  : Cleared APU and A53 resets
15:29:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:30:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:30:13 INFO  : Context for 'APU' is selected.
15:30:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:30:13 INFO  : Context for 'APU' is selected.
15:30:13 INFO  : Boot mode is read from the target.
15:30:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:14 INFO  : 'set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:30:15 INFO  : 'con -block -timeout 60' command is executed.
15:30:15 INFO  : 'bpremove $bp_30_14_fsbl_bp' command is executed.
15:30:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:30:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
15:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:30:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:30:16 INFO  : 'con' command is executed.
15:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:30:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:32:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:32:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:33:30 INFO  : Disconnected from the channel tcfchan#8.
15:33:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:33:30 INFO  : 'jtag frequency' command is executed.
15:33:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:33:30 INFO  : Context for 'APU' is selected.
15:33:31 INFO  : System reset is completed.
15:33:34 INFO  : 'after 3000' command is executed.
15:33:34 INFO  : Context for 'APU' is selected.
15:33:34 INFO  : Cleared APU and A53 resets
15:33:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:33:54 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:33:54 INFO  : Context for 'APU' is selected.
15:33:54 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:33:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:54 INFO  : Context for 'APU' is selected.
15:33:54 INFO  : Boot mode is read from the target.
15:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:55 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:55 INFO  : 'set bp_33_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:33:56 INFO  : 'con -block -timeout 60' command is executed.
15:33:56 INFO  : 'bpremove $bp_33_55_fsbl_bp' command is executed.
15:33:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:33:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:33:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_33_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:33:57 INFO  : 'con' command is executed.
15:33:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:33:57 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:42:45 INFO  : Disconnected from the channel tcfchan#10.
15:42:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:45 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:42:45 INFO  : 'jtag frequency' command is executed.
15:42:45 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:42:45 INFO  : Context for 'APU' is selected.
15:42:46 INFO  : System reset is completed.
15:42:49 INFO  : 'after 3000' command is executed.
15:42:49 INFO  : Context for 'APU' is selected.
15:42:49 INFO  : Cleared APU and A53 resets
15:42:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:43:10 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:43:10 INFO  : Context for 'APU' is selected.
15:43:10 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:43:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:10 INFO  : Context for 'APU' is selected.
15:43:10 INFO  : Boot mode is read from the target.
15:43:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:11 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:11 INFO  : 'set bp_43_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:43:12 INFO  : 'con -block -timeout 60' command is executed.
15:43:12 INFO  : 'bpremove $bp_43_11_fsbl_bp' command is executed.
15:43:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:43:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:43:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:43:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_43_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:43:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:43:13 INFO  : 'con' command is executed.
15:43:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:43:13 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:58:39 INFO  : Disconnected from the channel tcfchan#11.
15:58:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:40 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:58:40 INFO  : 'jtag frequency' command is executed.
15:58:40 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:58:40 INFO  : Context for 'APU' is selected.
15:58:41 INFO  : System reset is completed.
15:58:44 INFO  : 'after 3000' command is executed.
15:58:44 INFO  : Context for 'APU' is selected.
15:58:44 INFO  : Cleared APU and A53 resets
15:58:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:59:04 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:59:04 INFO  : Context for 'APU' is selected.
15:59:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:59:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:04 INFO  : Context for 'APU' is selected.
15:59:04 INFO  : Boot mode is read from the target.
15:59:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:05 INFO  : 'set bp_59_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:06 INFO  : 'con -block -timeout 60' command is executed.
15:59:06 INFO  : 'bpremove $bp_59_5_fsbl_bp' command is executed.
15:59:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_59_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_rtos_echo/Debug/RFSoC_IP06_07_rtos_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:08 INFO  : 'con' command is executed.
15:59:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:59:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_rtos_echo_system\_ide\scripts\debugger_rfsoc_ip06_07_rtos_echo-default.tcl'
16:00:37 INFO  : Disconnected from the channel tcfchan#12.
16:00:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:00:38 INFO  : 'jtag frequency' command is executed.
16:00:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:38 INFO  : Context for 'APU' is selected.
16:00:39 INFO  : System reset is completed.
16:00:42 INFO  : 'after 3000' command is executed.
16:00:42 INFO  : Context for 'APU' is selected.
16:00:42 INFO  : Cleared APU and A53 resets
16:00:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:01:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:01:02 INFO  : Context for 'APU' is selected.
16:01:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:01:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:02 INFO  : Context for 'APU' is selected.
16:01:02 INFO  : Boot mode is read from the target.
16:01:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:03 INFO  : 'set bp_1_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:04 INFO  : 'con -block -timeout 60' command is executed.
16:01:04 INFO  : 'bpremove $bp_1_3_fsbl_bp' command is executed.
16:01:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:05 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_1_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:06 INFO  : 'con' command is executed.
16:01:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:01:30 INFO  : Disconnected from the channel tcfchan#13.
16:01:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:31 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:01:31 INFO  : 'jtag frequency' command is executed.
16:01:31 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:31 INFO  : Context for 'APU' is selected.
16:01:32 INFO  : System reset is completed.
16:01:35 INFO  : 'after 3000' command is executed.
16:01:35 INFO  : Context for 'APU' is selected.
16:01:35 INFO  : Cleared APU and A53 resets
16:01:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:01:55 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:01:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:55 INFO  : Context for 'APU' is selected.
16:01:55 INFO  : Boot mode is read from the target.
16:01:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:56 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:56 INFO  : 'set bp_1_56_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:57 INFO  : 'con -block -timeout 60' command is executed.
16:01:57 INFO  : 'bpremove $bp_1_56_fsbl_bp' command is executed.
16:01:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_1_56_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_56_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:58 INFO  : 'con' command is executed.
16:01:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:58 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:03:22 INFO  : Disconnected from the channel tcfchan#14.
16:03:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:03:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:03:23 INFO  : 'jtag frequency' command is executed.
16:03:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:03:23 INFO  : Context for 'APU' is selected.
16:03:24 INFO  : System reset is completed.
16:03:27 INFO  : 'after 3000' command is executed.
16:03:27 INFO  : Context for 'APU' is selected.
16:03:27 INFO  : Cleared APU and A53 resets
16:03:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:03:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:03:46 INFO  : Context for 'APU' is selected.
16:03:46 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:03:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:47 INFO  : Context for 'APU' is selected.
16:03:47 INFO  : Boot mode is read from the target.
16:03:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:47 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:48 INFO  : 'set bp_3_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:49 INFO  : 'con -block -timeout 60' command is executed.
16:03:49 INFO  : 'bpremove $bp_3_47_fsbl_bp' command is executed.
16:03:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:49 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_3_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:50 INFO  : 'con' command is executed.
16:03:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:13:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:14:17 INFO  : Disconnected from the channel tcfchan#15.
16:14:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:14:17 INFO  : 'jtag frequency' command is executed.
16:14:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:14:17 INFO  : Context for 'APU' is selected.
16:14:18 INFO  : System reset is completed.
16:14:21 INFO  : 'after 3000' command is executed.
16:14:21 INFO  : Context for 'APU' is selected.
16:14:21 INFO  : Cleared APU and A53 resets
16:14:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:14:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:14:41 INFO  : Context for 'APU' is selected.
16:14:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:14:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:14:41 INFO  : Context for 'APU' is selected.
16:14:41 INFO  : Boot mode is read from the target.
16:14:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:14:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:14:42 INFO  : 'set bp_14_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:14:43 INFO  : 'con -block -timeout 60' command is executed.
16:14:43 INFO  : 'bpremove $bp_14_42_fsbl_bp' command is executed.
16:14:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:14:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:14:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:14:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_14_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:14:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:14:44 INFO  : 'con' command is executed.
16:14:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:14:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:16:34 INFO  : Disconnected from the channel tcfchan#17.
16:16:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:16:34 INFO  : 'jtag frequency' command is executed.
16:16:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:16:34 INFO  : Context for 'APU' is selected.
16:16:35 INFO  : System reset is completed.
16:16:38 INFO  : 'after 3000' command is executed.
16:16:38 INFO  : Context for 'APU' is selected.
16:16:38 INFO  : Cleared APU and A53 resets
16:16:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:16:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:16:58 INFO  : Context for 'APU' is selected.
16:16:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:16:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:58 INFO  : Context for 'APU' is selected.
16:16:58 INFO  : Boot mode is read from the target.
16:16:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:00 INFO  : 'set bp_16_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:17:01 INFO  : 'con -block -timeout 60' command is executed.
16:17:01 INFO  : 'bpremove $bp_16_59_fsbl_bp' command is executed.
16:17:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:17:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:17:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_16_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:17:02 INFO  : 'con' command is executed.
16:17:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:17:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:18:40 INFO  : Disconnected from the channel tcfchan#18.
16:18:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:18:41 INFO  : 'jtag frequency' command is executed.
16:18:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:18:41 INFO  : Context for 'APU' is selected.
16:18:42 INFO  : System reset is completed.
16:18:45 INFO  : 'after 3000' command is executed.
16:18:45 INFO  : Context for 'APU' is selected.
16:18:45 INFO  : Cleared APU and A53 resets
16:18:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:19:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:19:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:05 INFO  : Context for 'APU' is selected.
16:19:05 INFO  : Boot mode is read from the target.
16:19:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:06 INFO  : 'set bp_19_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:07 INFO  : 'con -block -timeout 60' command is executed.
16:19:07 INFO  : 'bpremove $bp_19_6_fsbl_bp' command is executed.
16:19:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_19_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:08 INFO  : 'con' command is executed.
16:19:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:39:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
16:41:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
16:41:41 INFO  : XSCT server has started successfully.
16:41:41 INFO  : Successfully done setting XSCT server connection channel  
16:41:41 INFO  : plnx-install-location is set to ''
16:41:41 INFO  : Successfully done setting workspace for the tool. 
16:41:53 INFO  : Registering command handlers for Vitis TCF services
16:41:53 INFO  : Platform repository initialization has completed.
16:42:01 INFO  : Successfully done query RDI_DATADIR 
16:42:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:50 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:42:50 INFO  : 'jtag frequency' command is executed.
16:42:50 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:50 INFO  : Context for 'APU' is selected.
16:42:51 INFO  : System reset is completed.
16:42:54 INFO  : 'after 3000' command is executed.
16:42:55 INFO  : Context for 'APU' is selected.
16:42:55 INFO  : Cleared APU and A53 resets
16:42:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:43:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:43:16 INFO  : Context for 'APU' is selected.
16:43:16 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:16 INFO  : Context for 'APU' is selected.
16:43:16 INFO  : Boot mode is read from the target.
16:43:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:17 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:17 INFO  : 'set bp_43_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:43:18 INFO  : 'con -block -timeout 60' command is executed.
16:43:18 INFO  : 'bpremove $bp_43_17_fsbl_bp' command is executed.
16:43:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:19 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:20 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_43_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:20 INFO  : 'con' command is executed.
16:43:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:43:20 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:45:05 INFO  : Disconnected from the channel tcfchan#1.
16:45:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:45:06 INFO  : 'jtag frequency' command is executed.
16:45:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:45:06 INFO  : Context for 'APU' is selected.
16:45:07 INFO  : System reset is completed.
16:45:10 INFO  : 'after 3000' command is executed.
16:45:10 INFO  : Context for 'APU' is selected.
16:45:10 INFO  : Cleared APU and A53 resets
16:45:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:45:31 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:45:31 INFO  : Context for 'APU' is selected.
16:45:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:45:41 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:41 INFO  : Context for 'APU' is selected.
16:45:41 INFO  : Boot mode is read from the target.
16:45:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:45:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:45:43 INFO  : 'set bp_45_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:45:44 INFO  : 'con -block -timeout 60' command is executed.
16:45:44 INFO  : 'bpremove $bp_45_43_fsbl_bp' command is executed.
16:45:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:45:45 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:45:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_45_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:45:45 INFO  : 'con' command is executed.
16:45:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:45:45 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:48:12 INFO  : Disconnected from the channel tcfchan#2.
16:50:22 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
16:50:28 INFO  : XSCT server has started successfully.
16:50:28 INFO  : Successfully done setting XSCT server connection channel  
16:50:28 INFO  : plnx-install-location is set to ''
16:50:28 INFO  : Successfully done setting workspace for the tool. 
16:50:38 INFO  : Registering command handlers for Vitis TCF services
16:50:39 INFO  : Platform repository initialization has completed.
16:50:46 INFO  : Successfully done query RDI_DATADIR 
16:51:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:51:21 INFO  : 'jtag frequency' command is executed.
16:51:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:51:21 INFO  : Context for 'APU' is selected.
16:51:22 INFO  : System reset is completed.
16:51:25 INFO  : 'after 3000' command is executed.
16:51:25 INFO  : Context for 'APU' is selected.
16:51:26 INFO  : Cleared APU and A53 resets
16:51:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:51:46 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:51:47 INFO  : Context for 'APU' is selected.
16:51:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:51:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:51:47 INFO  : Context for 'APU' is selected.
16:51:47 INFO  : Boot mode is read from the target.
16:51:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:48 INFO  : 'set bp_51_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:51:49 INFO  : 'con -block -timeout 60' command is executed.
16:51:50 INFO  : 'bpremove $bp_51_48_fsbl_bp' command is executed.
16:51:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:51:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:51:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:51:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_51_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:51:51 INFO  : 'con' command is executed.
16:51:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:51:51 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:57:06 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
16:57:06 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
16:57:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_rtos_echo'...
16:57:22 INFO  : Disconnected from the channel tcfchan#1.
16:57:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:23 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:57:23 INFO  : 'jtag frequency' command is executed.
16:57:23 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:57:23 INFO  : Context for 'APU' is selected.
16:57:24 INFO  : System reset is completed.
16:57:27 INFO  : 'after 3000' command is executed.
16:57:27 INFO  : Context for 'APU' is selected.
16:57:27 INFO  : Cleared APU and A53 resets
16:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:57:48 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:57:48 INFO  : Context for 'APU' is selected.
16:57:57 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:57:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:57:57 INFO  : Context for 'APU' is selected.
16:57:57 INFO  : Boot mode is read from the target.
16:57:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:57:58 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:57:58 INFO  : 'set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:57:59 INFO  : 'con -block -timeout 60' command is executed.
16:57:59 INFO  : 'bpremove $bp_57_58_fsbl_bp' command is executed.
16:57:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:57:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:58:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:58:00 INFO  : 'con' command is executed.
16:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:58:00 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:02:46 INFO  : Disconnected from the channel tcfchan#4.
17:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:47 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:02:47 INFO  : 'jtag frequency' command is executed.
17:02:47 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:02:47 INFO  : Context for 'APU' is selected.
17:02:48 INFO  : System reset is completed.
17:02:51 INFO  : 'after 3000' command is executed.
17:02:51 INFO  : Context for 'APU' is selected.
17:02:51 INFO  : Cleared APU and A53 resets
17:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:03:12 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:03:12 INFO  : Context for 'APU' is selected.
17:03:12 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:03:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:12 INFO  : Context for 'APU' is selected.
17:03:12 INFO  : Boot mode is read from the target.
17:03:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:13 INFO  : 'set bp_3_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:03:14 INFO  : 'con -block -timeout 60' command is executed.
17:03:14 INFO  : 'bpremove $bp_3_13_fsbl_bp' command is executed.
17:03:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:03:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:03:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:03:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_3_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:03:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:03:15 INFO  : 'con' command is executed.
17:03:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:03:15 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:16:57 INFO  : No changes in MSS file content so sources will not be generated.
22:43:56 INFO  : Disconnected from the channel tcfchan#5.
22:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:43:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
22:43:56 INFO  : 'jtag frequency' command is executed.
22:43:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
22:43:56 INFO  : Context for 'APU' is selected.
22:43:57 INFO  : System reset is completed.
22:44:00 INFO  : 'after 3000' command is executed.
22:44:00 INFO  : Context for 'APU' is selected.
22:44:00 INFO  : Cleared APU and A53 resets
22:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
22:44:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
22:44:20 INFO  : Context for 'APU' is selected.
22:44:20 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
22:44:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:44:20 INFO  : Context for 'APU' is selected.
22:44:20 INFO  : Boot mode is read from the target.
22:44:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:44:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:44:21 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
22:44:21 INFO  : 'set bp_44_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
22:44:22 INFO  : 'con -block -timeout 60' command is executed.
22:44:22 INFO  : 'bpremove $bp_44_21_fsbl_bp' command is executed.
22:44:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:44:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
22:44:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
22:44:23 INFO  : 'configparams force-mem-access 0' command is executed.
22:44:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_44_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

22:44:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
22:44:23 INFO  : 'con' command is executed.
22:44:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

22:44:23 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
11:25:17 INFO  : Disconnected from the channel tcfchan#6.
11:25:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
11:25:17 INFO  : 'jtag frequency' command is executed.
11:25:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:17 INFO  : Context for 'APU' is selected.
11:25:18 INFO  : System reset is completed.
11:25:21 INFO  : 'after 3000' command is executed.
11:25:21 INFO  : Context for 'APU' is selected.
11:25:21 INFO  : Cleared APU and A53 resets
11:25:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
11:25:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
11:25:41 INFO  : Context for 'APU' is selected.
11:25:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
11:25:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:41 INFO  : Context for 'APU' is selected.
11:25:41 INFO  : Boot mode is read from the target.
11:25:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:42 INFO  : 'set bp_25_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:43 INFO  : 'con -block -timeout 60' command is executed.
11:25:43 INFO  : 'bpremove $bp_25_42_fsbl_bp' command is executed.
11:25:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_25_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:44 INFO  : 'con' command is executed.
11:25:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
11:35:42 INFO  : Result from executing command 'getProjects': RFSoC_IP06_07_plt
11:35:42 INFO  : Result from executing command 'getPlatforms': RFSoC_IP06_07_plt|E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/RFSoC_IP06_07_plt.xpfm
11:35:44 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
11:36:17 INFO  : Disconnected from the channel tcfchan#7.
11:36:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:18 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
11:36:18 INFO  : 'jtag frequency' command is executed.
11:36:18 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:36:18 INFO  : Context for 'APU' is selected.
11:36:18 INFO  : System reset is completed.
11:36:21 INFO  : 'after 3000' command is executed.
11:36:21 INFO  : Context for 'APU' is selected.
11:36:22 INFO  : Cleared APU and A53 resets
11:36:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
11:36:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
11:36:41 INFO  : Context for 'APU' is selected.
11:36:41 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
11:36:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:36:41 INFO  : Context for 'APU' is selected.
11:36:41 INFO  : Boot mode is read from the target.
11:36:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:42 INFO  : 'set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:36:43 INFO  : 'con -block -timeout 60' command is executed.
11:36:43 INFO  : 'bpremove $bp_36_42_fsbl_bp' command is executed.
11:36:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:36:44 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:36:44 INFO  : 'configparams force-mem-access 0' command is executed.
11:36:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_36_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_36_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:36:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:36:44 INFO  : 'con' command is executed.
11:36:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:36:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
11:37:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
11:37:38 INFO  : Disconnected from the channel tcfchan#10.
11:37:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
11:37:38 INFO  : 'jtag frequency' command is executed.
11:37:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:37:38 INFO  : Context for 'APU' is selected.
11:37:39 INFO  : System reset is completed.
11:37:42 INFO  : 'after 3000' command is executed.
11:37:42 INFO  : Context for 'APU' is selected.
11:37:42 INFO  : Cleared APU and A53 resets
11:37:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
11:38:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
11:38:02 INFO  : Context for 'APU' is selected.
11:38:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
11:38:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:38:02 INFO  : Context for 'APU' is selected.
11:38:02 INFO  : Boot mode is read from the target.
11:38:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:38:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:38:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:38:03 INFO  : 'set bp_38_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:38:05 INFO  : 'con -block -timeout 60' command is executed.
11:38:05 INFO  : 'bpremove $bp_38_3_fsbl_bp' command is executed.
11:38:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:38:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:38:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:38:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:38:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_38_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:38:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:38:06 INFO  : 'con' command is executed.
11:38:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:38:06 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
11:40:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
11:40:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
11:40:38 INFO  : Disconnected from the channel tcfchan#12.
11:40:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
11:40:38 INFO  : 'jtag frequency' command is executed.
11:40:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:40:38 INFO  : Context for 'APU' is selected.
11:40:39 INFO  : System reset is completed.
11:40:42 INFO  : 'after 3000' command is executed.
11:40:42 INFO  : Context for 'APU' is selected.
11:40:42 INFO  : Cleared APU and A53 resets
11:40:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
11:41:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
11:41:02 INFO  : Context for 'APU' is selected.
11:41:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
11:41:02 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:02 INFO  : Context for 'APU' is selected.
11:41:02 INFO  : Boot mode is read from the target.
11:41:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:41:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:41:03 INFO  : 'set bp_41_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:41:04 INFO  : 'con -block -timeout 60' command is executed.
11:41:04 INFO  : 'bpremove $bp_41_3_fsbl_bp' command is executed.
11:41:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:41:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_41_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:41:05 INFO  : 'con' command is executed.
11:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:41:05 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
11:41:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
11:42:09 INFO  : Disconnected from the channel tcfchan#15.
11:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:09 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
11:42:09 INFO  : 'jtag frequency' command is executed.
11:42:09 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:42:09 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : System reset is completed.
11:42:13 INFO  : 'after 3000' command is executed.
11:42:13 INFO  : Context for 'APU' is selected.
11:42:13 INFO  : Cleared APU and A53 resets
11:42:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
11:42:33 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
11:42:33 INFO  : Context for 'APU' is selected.
11:42:33 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
11:42:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:33 INFO  : Context for 'APU' is selected.
11:42:33 INFO  : Boot mode is read from the target.
11:42:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:34 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:34 INFO  : 'set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:42:35 INFO  : 'con -block -timeout 60' command is executed.
11:42:35 INFO  : 'bpremove $bp_42_34_fsbl_bp' command is executed.
11:42:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:42:36 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
11:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_42_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:42:36 INFO  : 'con' command is executed.
11:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:42:36 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
12:23:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
12:23:49 INFO  : Disconnected from the channel tcfchan#17.
12:23:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
12:23:49 INFO  : 'jtag frequency' command is executed.
12:23:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:23:49 INFO  : Context for 'APU' is selected.
12:23:50 INFO  : System reset is completed.
12:23:53 INFO  : 'after 3000' command is executed.
12:23:53 INFO  : Context for 'APU' is selected.
12:23:53 INFO  : Cleared APU and A53 resets
12:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
12:24:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
12:24:13 INFO  : Context for 'APU' is selected.
12:24:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
12:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:13 INFO  : Context for 'APU' is selected.
12:24:13 INFO  : Boot mode is read from the target.
12:24:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:14 INFO  : 'set bp_24_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:24:15 INFO  : 'con -block -timeout 60' command is executed.
12:24:15 INFO  : 'bpremove $bp_24_14_fsbl_bp' command is executed.
12:24:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:24:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
12:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_24_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:24:16 INFO  : 'con' command is executed.
12:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:24:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
13:41:09 INFO  : Disconnected from the channel tcfchan#19.
13:43:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
13:43:33 INFO  : XSCT server has started successfully.
13:43:33 INFO  : plnx-install-location is set to ''
13:43:33 INFO  : Successfully done setting XSCT server connection channel  
13:43:33 INFO  : Successfully done setting workspace for the tool. 
13:43:38 INFO  : Platform repository initialization has completed.
13:43:38 INFO  : Registering command handlers for Vitis TCF services
13:43:40 INFO  : Successfully done query RDI_DATADIR 
14:11:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
14:11:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
14:11:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:12:58 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
14:12:58 INFO  : 'jtag frequency' command is executed.
14:12:58 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:12:58 INFO  : Context for 'APU' is selected.
14:13:00 INFO  : System reset is completed.
14:13:03 INFO  : 'after 3000' command is executed.
14:13:03 INFO  : Context for 'APU' is selected.
14:13:03 INFO  : Cleared APU and A53 resets
14:13:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
14:13:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
14:13:23 INFO  : Context for 'APU' is selected.
14:13:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
14:13:24 INFO  : 'configparams force-mem-access 1' command is executed.
14:13:24 INFO  : Context for 'APU' is selected.
14:13:24 INFO  : Boot mode is read from the target.
14:13:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:25 INFO  : 'set bp_13_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:13:26 INFO  : 'con -block -timeout 60' command is executed.
14:13:26 INFO  : 'bpremove $bp_13_25_fsbl_bp' command is executed.
14:13:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:13:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
14:13:28 INFO  : 'configparams force-mem-access 0' command is executed.
14:13:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_13_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

14:13:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:13:28 INFO  : 'con' command is executed.
14:13:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:13:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:21:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:21:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:21:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:21:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:22:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:22:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:32:54 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:33:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:33:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:33:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:34:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:34:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:34:13 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:34:32 INFO  : Disconnected from the channel tcfchan#2.
15:34:54 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
15:34:58 INFO  : XSCT server has started successfully.
15:34:58 INFO  : plnx-install-location is set to ''
15:34:58 INFO  : Successfully done setting XSCT server connection channel  
15:34:58 INFO  : Successfully done setting workspace for the tool. 
15:35:01 INFO  : Platform repository initialization has completed.
15:35:02 INFO  : Registering command handlers for Vitis TCF services
15:35:02 INFO  : Successfully done query RDI_DATADIR 
15:35:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:35:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:36:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:36:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:37:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:37:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:38:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:38:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:38:57 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:39:00 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:39:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:39:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:40:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:40:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:41:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:41:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:42:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:42:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:43:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:43:41 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:04 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:45:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:45:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:45:56 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:45:56 INFO  : 'jtag frequency' command is executed.
15:45:56 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:45:56 INFO  : Context for 'APU' is selected.
15:45:57 INFO  : System reset is completed.
15:46:00 INFO  : 'after 3000' command is executed.
15:46:01 INFO  : Context for 'APU' is selected.
15:46:01 INFO  : Cleared APU and A53 resets
15:46:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:46:21 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:46:21 INFO  : Context for 'APU' is selected.
15:46:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:46:22 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:22 INFO  : Context for 'APU' is selected.
15:46:22 INFO  : Boot mode is read from the target.
15:46:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:23 INFO  : 'set bp_46_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:46:24 INFO  : 'con -block -timeout 60' command is executed.
15:46:24 INFO  : 'bpremove $bp_46_23_fsbl_bp' command is executed.
15:46:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_46_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:25 INFO  : 'con' command is executed.
15:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:46:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:47:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:47:49 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:48:26 INFO  : Disconnected from the channel tcfchan#13.
15:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:27 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:48:27 INFO  : 'jtag frequency' command is executed.
15:48:27 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:27 INFO  : Context for 'APU' is selected.
15:48:28 INFO  : System reset is completed.
15:48:31 INFO  : 'after 3000' command is executed.
15:48:31 INFO  : Context for 'APU' is selected.
15:48:31 INFO  : Cleared APU and A53 resets
15:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:48:51 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:48:51 INFO  : Context for 'APU' is selected.
15:49:00 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:49:00 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:00 INFO  : Context for 'APU' is selected.
15:49:00 INFO  : Boot mode is read from the target.
15:49:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:01 INFO  : 'set bp_49_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:02 INFO  : 'con -block -timeout 60' command is executed.
15:49:02 INFO  : 'bpremove $bp_49_1_fsbl_bp' command is executed.
15:49:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_49_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:03 INFO  : 'con' command is executed.
15:49:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:03 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:52:12 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:52:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:52:34 INFO  : Disconnected from the channel tcfchan#15.
15:52:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:34 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:52:34 INFO  : 'jtag frequency' command is executed.
15:52:34 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:52:34 INFO  : Context for 'APU' is selected.
15:52:35 INFO  : System reset is completed.
15:52:38 INFO  : 'after 3000' command is executed.
15:52:38 INFO  : Context for 'APU' is selected.
15:52:38 INFO  : Cleared APU and A53 resets
15:52:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:52:58 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:52:58 INFO  : Context for 'APU' is selected.
15:53:09 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:53:09 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:09 INFO  : Context for 'APU' is selected.
15:53:09 INFO  : Boot mode is read from the target.
15:53:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:10 INFO  : 'set bp_53_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:11 INFO  : 'con -block -timeout 60' command is executed.
15:53:11 INFO  : 'bpremove $bp_53_9_fsbl_bp' command is executed.
15:53:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:12 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_53_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:12 INFO  : 'con' command is executed.
15:53:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:12 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:55:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:55:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:55:51 INFO  : Disconnected from the channel tcfchan#17.
15:55:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:55:52 INFO  : 'jtag frequency' command is executed.
15:55:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:55:52 INFO  : Context for 'APU' is selected.
15:55:53 INFO  : System reset is completed.
15:55:56 INFO  : 'after 3000' command is executed.
15:55:56 INFO  : Context for 'APU' is selected.
15:55:56 INFO  : Cleared APU and A53 resets
15:55:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:56:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:56:16 INFO  : Context for 'APU' is selected.
15:56:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:56:24 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:24 INFO  : Context for 'APU' is selected.
15:56:24 INFO  : Boot mode is read from the target.
15:56:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:25 INFO  : 'set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:56:26 INFO  : 'con -block -timeout 60' command is executed.
15:56:26 INFO  : 'bpremove $bp_56_25_fsbl_bp' command is executed.
15:56:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:56:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:56:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_56_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:56:27 INFO  : 'con' command is executed.
15:56:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:56:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:00:05 INFO  : Disconnected from the channel tcfchan#19.
16:00:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:00:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:00:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:00:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:01:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:01:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:01:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

16:02:08 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
16:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:59 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:02:59 INFO  : 'jtag frequency' command is executed.
16:02:59 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:59 INFO  : Context for 'APU' is selected.
16:03:00 INFO  : System reset is completed.
16:03:03 INFO  : 'after 3000' command is executed.
16:03:03 INFO  : Context for 'APU' is selected.
16:03:03 INFO  : Cleared APU and A53 resets
16:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:03:23 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:03:23 INFO  : Context for 'APU' is selected.
16:03:24 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:03:24 INFO  : Context for 'APU' is selected.
16:03:24 INFO  : Boot mode is read from the target.
16:03:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:25 INFO  : 'set bp_3_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:03:26 INFO  : 'con -block -timeout 60' command is executed.
16:03:26 INFO  : 'bpremove $bp_3_24_fsbl_bp' command is executed.
16:03:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:03:27 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:03:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:03:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_3_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:03:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:03:27 INFO  : 'con' command is executed.
16:03:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:03:27 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:09:53 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:09:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:10:06 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:10:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:10:25 INFO  : Disconnected from the channel tcfchan#20.
16:10:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:25 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:10:25 INFO  : 'jtag frequency' command is executed.
16:10:25 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:10:25 INFO  : Context for 'APU' is selected.
16:10:26 INFO  : System reset is completed.
16:10:29 INFO  : 'after 3000' command is executed.
16:10:29 INFO  : Context for 'APU' is selected.
16:10:29 INFO  : Cleared APU and A53 resets
16:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:10:49 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:10:49 INFO  : Context for 'APU' is selected.
16:10:59 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:59 INFO  : Context for 'APU' is selected.
16:10:59 INFO  : Boot mode is read from the target.
16:10:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:00 INFO  : 'set bp_11_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:11:01 INFO  : 'con -block -timeout 60' command is executed.
16:11:01 INFO  : 'bpremove $bp_11_0_fsbl_bp' command is executed.
16:11:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:11:02 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:11:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:11:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_11_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:11:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:11:02 INFO  : 'con' command is executed.
16:11:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:11:02 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:12:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:12:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:12:37 INFO  : Disconnected from the channel tcfchan#25.
16:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:12:38 INFO  : 'jtag frequency' command is executed.
16:12:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:12:38 INFO  : Context for 'APU' is selected.
16:12:39 INFO  : System reset is completed.
16:12:42 INFO  : 'after 3000' command is executed.
16:12:42 INFO  : Context for 'APU' is selected.
16:12:42 INFO  : Cleared APU and A53 resets
16:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:13:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:13:02 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:13:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:13:12 INFO  : Context for 'APU' is selected.
16:13:12 INFO  : Boot mode is read from the target.
16:13:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:13 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:13 INFO  : 'set bp_13_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:13:14 INFO  : 'con -block -timeout 60' command is executed.
16:13:14 INFO  : 'bpremove $bp_13_13_fsbl_bp' command is executed.
16:13:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:13:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:13:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:13:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_13_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:13:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:13:15 INFO  : 'con' command is executed.
16:13:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:13:15 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:18:18 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:18:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:18:36 INFO  : Disconnected from the channel tcfchan#27.
16:18:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:37 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:18:37 INFO  : 'jtag frequency' command is executed.
16:18:37 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:18:37 INFO  : Context for 'APU' is selected.
16:18:38 INFO  : System reset is completed.
16:18:41 INFO  : 'after 3000' command is executed.
16:18:41 INFO  : Context for 'APU' is selected.
16:18:41 INFO  : Cleared APU and A53 resets
16:18:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:19:01 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:19:01 INFO  : Context for 'APU' is selected.
16:19:12 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:19:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:12 INFO  : Context for 'APU' is selected.
16:19:12 INFO  : Boot mode is read from the target.
16:19:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:12 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:13 INFO  : 'set bp_19_12_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:14 INFO  : 'con -block -timeout 60' command is executed.
16:19:14 INFO  : 'bpremove $bp_19_12_fsbl_bp' command is executed.
16:19:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:15 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_19_12_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_12_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:15 INFO  : 'con' command is executed.
16:19:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:15 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:23:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:23:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:23:23 INFO  : Disconnected from the channel tcfchan#29.
16:23:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:23:24 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:23:24 INFO  : 'jtag frequency' command is executed.
16:23:24 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:23:24 INFO  : Context for 'APU' is selected.
16:23:25 INFO  : System reset is completed.
16:23:28 INFO  : 'after 3000' command is executed.
16:23:28 INFO  : Context for 'APU' is selected.
16:23:28 INFO  : Cleared APU and A53 resets
16:23:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:23:48 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:23:48 INFO  : Context for 'APU' is selected.
16:23:58 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:23:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:23:58 INFO  : Context for 'APU' is selected.
16:23:58 INFO  : Boot mode is read from the target.
16:23:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:23:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:23:59 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:23:59 INFO  : 'set bp_23_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:00 INFO  : 'con -block -timeout 60' command is executed.
16:24:00 INFO  : 'bpremove $bp_23_59_fsbl_bp' command is executed.
16:24:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:01 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_23_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:01 INFO  : 'con' command is executed.
16:24:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:01 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:29:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:29:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:30:12 INFO  : Disconnected from the channel tcfchan#31.
16:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:30:12 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:30:12 INFO  : 'jtag frequency' command is executed.
16:30:12 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:30:12 INFO  : Context for 'APU' is selected.
16:30:13 INFO  : System reset is completed.
16:30:16 INFO  : 'after 3000' command is executed.
16:30:16 INFO  : Context for 'APU' is selected.
16:30:16 INFO  : Cleared APU and A53 resets
16:30:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:30:36 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:30:36 INFO  : Context for 'APU' is selected.
16:30:47 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:30:47 INFO  : Context for 'APU' is selected.
16:30:47 INFO  : Boot mode is read from the target.
16:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:48 INFO  : 'set bp_30_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:30:49 INFO  : 'con -block -timeout 60' command is executed.
16:30:49 INFO  : 'bpremove $bp_30_48_fsbl_bp' command is executed.
16:30:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:30:50 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:30:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:30:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_30_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:30:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:30:50 INFO  : 'con' command is executed.
16:30:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:30:50 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:32:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:32:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:32:44 INFO  : Disconnected from the channel tcfchan#33.
16:32:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:32:44 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:32:44 INFO  : 'jtag frequency' command is executed.
16:32:44 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:32:44 INFO  : Context for 'APU' is selected.
16:32:45 INFO  : System reset is completed.
16:32:48 INFO  : 'after 3000' command is executed.
16:32:48 INFO  : Context for 'APU' is selected.
16:32:48 INFO  : Cleared APU and A53 resets
16:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:33:08 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:33:08 INFO  : Context for 'APU' is selected.
16:33:21 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:33:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:33:21 INFO  : Context for 'APU' is selected.
16:33:21 INFO  : Boot mode is read from the target.
16:33:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:22 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:22 INFO  : 'set bp_33_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:33:23 INFO  : 'con -block -timeout 60' command is executed.
16:33:23 INFO  : 'bpremove $bp_33_22_fsbl_bp' command is executed.
16:33:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:33:24 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
16:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_33_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:33:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:33:24 INFO  : 'con' command is executed.
16:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:33:24 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:36:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:36:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:36:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:36:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:36:41 INFO  : Disconnected from the channel tcfchan#35.
16:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:41 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:36:41 INFO  : 'jtag frequency' command is executed.
16:36:41 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:36:41 INFO  : Context for 'APU' is selected.
16:36:42 INFO  : System reset is completed.
16:36:45 INFO  : 'after 3000' command is executed.
16:36:45 INFO  : Context for 'APU' is selected.
16:36:45 INFO  : Cleared APU and A53 resets
16:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:37:05 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:37:05 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:37:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:37:15 INFO  : Context for 'APU' is selected.
16:37:15 INFO  : Boot mode is read from the target.
16:37:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:16 INFO  : 'set bp_37_16_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:37:17 INFO  : 'con -block -timeout 60' command is executed.
16:37:17 INFO  : 'bpremove $bp_37_16_fsbl_bp' command is executed.
16:37:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:37:18 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:37:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:37:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_37_16_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_16_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:37:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:37:19 INFO  : 'con' command is executed.
16:37:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:37:19 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:40:50 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:40:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:41:11 INFO  : Disconnected from the channel tcfchan#38.
16:41:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:11 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:41:11 INFO  : 'jtag frequency' command is executed.
16:41:11 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:41:11 INFO  : Context for 'APU' is selected.
16:41:12 INFO  : System reset is completed.
16:41:15 INFO  : 'after 3000' command is executed.
16:41:15 INFO  : Context for 'APU' is selected.
16:41:15 INFO  : Cleared APU and A53 resets
16:41:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:41:35 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:41:35 INFO  : Context for 'APU' is selected.
16:41:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:41:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:45 INFO  : Context for 'APU' is selected.
16:41:45 INFO  : Boot mode is read from the target.
16:41:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:46 INFO  : 'set bp_41_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:41:47 INFO  : 'con -block -timeout 60' command is executed.
16:41:47 INFO  : 'bpremove $bp_41_46_fsbl_bp' command is executed.
16:41:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:41:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:41:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_41_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:41:48 INFO  : 'con' command is executed.
16:41:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:41:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
16:42:51 INFO  : Disconnected from the channel tcfchan#40.
16:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:52 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
16:42:52 INFO  : 'jtag frequency' command is executed.
16:42:52 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:52 INFO  : Context for 'APU' is selected.
16:42:53 INFO  : System reset is completed.
16:42:56 INFO  : 'after 3000' command is executed.
16:42:56 INFO  : Context for 'APU' is selected.
16:42:56 INFO  : Cleared APU and A53 resets
16:42:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
16:43:16 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
16:43:16 INFO  : Context for 'APU' is selected.
16:43:25 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
16:43:25 INFO  : 'configparams force-mem-access 1' command is executed.
16:43:25 INFO  : Context for 'APU' is selected.
16:43:25 INFO  : Boot mode is read from the target.
16:43:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:26 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:26 INFO  : 'set bp_43_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:43:27 INFO  : 'con -block -timeout 60' command is executed.
16:43:27 INFO  : 'bpremove $bp_43_26_fsbl_bp' command is executed.
16:43:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:43:28 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
16:43:28 INFO  : 'configparams force-mem-access 0' command is executed.
16:43:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_43_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

16:43:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:43:28 INFO  : 'con' command is executed.
16:43:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:43:28 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:36:15 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:36:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:38:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:38:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:39:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:39:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:39:32 INFO  : Disconnected from the channel tcfchan#41.
17:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:39:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:39:32 INFO  : 'jtag frequency' command is executed.
17:39:32 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:39:32 INFO  : Context for 'APU' is selected.
17:39:33 INFO  : System reset is completed.
17:39:36 INFO  : 'after 3000' command is executed.
17:39:36 INFO  : Context for 'APU' is selected.
17:39:36 INFO  : Cleared APU and A53 resets
17:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:39:56 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:39:56 INFO  : Context for 'APU' is selected.
17:40:06 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:40:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:40:06 INFO  : Context for 'APU' is selected.
17:40:06 INFO  : Boot mode is read from the target.
17:40:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:40:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:40:07 INFO  : 'set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:40:08 INFO  : 'con -block -timeout 60' command is executed.
17:40:08 INFO  : 'bpremove $bp_40_7_fsbl_bp' command is executed.
17:40:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:40:09 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:40:09 INFO  : 'configparams force-mem-access 0' command is executed.
17:40:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_40_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:40:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:40:09 INFO  : 'con' command is executed.
17:40:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:40:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:46:43 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:46:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:47:10 INFO  : Disconnected from the channel tcfchan#45.
17:47:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:10 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:47:10 INFO  : 'jtag frequency' command is executed.
17:47:10 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:47:10 INFO  : Context for 'APU' is selected.
17:47:11 INFO  : System reset is completed.
17:47:14 INFO  : 'after 3000' command is executed.
17:47:14 INFO  : Context for 'APU' is selected.
17:47:14 INFO  : Cleared APU and A53 resets
17:47:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:47:34 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:47:34 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:47:45 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:45 INFO  : Context for 'APU' is selected.
17:47:45 INFO  : Boot mode is read from the target.
17:47:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:47:46 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:47:46 INFO  : 'set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:47:47 INFO  : 'con -block -timeout 60' command is executed.
17:47:47 INFO  : 'bpremove $bp_47_46_fsbl_bp' command is executed.
17:47:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:47:48 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:47:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_47_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:47:48 INFO  : 'con' command is executed.
17:47:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:47:48 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
18:19:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:19:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:23:30 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:23:34 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:28:31 INFO  : Disconnected from the channel tcfchan#47.
18:28:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:28:32 INFO  : 'jtag frequency' command is executed.
18:28:32 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:28:32 INFO  : Context for 'APU' is selected.
18:28:33 INFO  : System reset is completed.
18:28:36 INFO  : 'after 3000' command is executed.
18:28:36 INFO  : Context for 'APU' is selected.
18:28:36 INFO  : Cleared APU and A53 resets
18:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:28:56 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:28:56 INFO  : Context for 'APU' is selected.
18:29:05 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
18:29:05 INFO  : 'configparams force-mem-access 1' command is executed.
18:29:05 INFO  : Context for 'APU' is selected.
18:29:05 INFO  : Boot mode is read from the target.
18:29:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:06 INFO  : 'set bp_29_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:29:07 INFO  : 'con -block -timeout 60' command is executed.
18:29:07 INFO  : 'bpremove $bp_29_6_fsbl_bp' command is executed.
18:29:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:29:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
18:29:08 INFO  : 'configparams force-mem-access 0' command is executed.
18:29:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_29_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:29:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:29:08 INFO  : 'con' command is executed.
18:29:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:29:08 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
18:40:20 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:40:24 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:40:42 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:40:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:41:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:41:53 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:42:17 INFO  : Disconnected from the channel tcfchan#50.
18:42:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:17 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:42:17 INFO  : 'jtag frequency' command is executed.
18:42:17 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:42:17 INFO  : Context for 'APU' is selected.
18:42:18 INFO  : System reset is completed.
18:42:21 INFO  : 'after 3000' command is executed.
18:42:21 INFO  : Context for 'APU' is selected.
18:42:21 INFO  : Cleared APU and A53 resets
18:42:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:42:41 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:42:41 INFO  : Context for 'APU' is selected.
18:42:51 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
18:42:51 INFO  : 'configparams force-mem-access 1' command is executed.
18:42:51 INFO  : Context for 'APU' is selected.
18:42:51 INFO  : Boot mode is read from the target.
18:42:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:52 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:52 INFO  : 'set bp_42_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:42:53 INFO  : 'con -block -timeout 60' command is executed.
18:42:53 INFO  : 'bpremove $bp_42_52_fsbl_bp' command is executed.
18:42:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:42:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
18:42:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:42:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_42_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:42:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:42:54 INFO  : 'con' command is executed.
18:42:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:42:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
18:45:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:45:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:46:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
18:46:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

18:47:05 INFO  : Disconnected from the channel tcfchan#54.
18:47:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
18:47:06 INFO  : 'jtag frequency' command is executed.
18:47:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:47:06 INFO  : Context for 'APU' is selected.
18:47:07 INFO  : System reset is completed.
18:47:10 INFO  : 'after 3000' command is executed.
18:47:10 INFO  : Context for 'APU' is selected.
18:47:10 INFO  : Cleared APU and A53 resets
18:47:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
18:47:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
18:47:30 INFO  : Context for 'APU' is selected.
18:47:40 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
18:47:40 INFO  : 'configparams force-mem-access 1' command is executed.
18:47:40 INFO  : Context for 'APU' is selected.
18:47:40 INFO  : Boot mode is read from the target.
18:47:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:41 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:41 INFO  : 'set bp_47_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:47:42 INFO  : 'con -block -timeout 60' command is executed.
18:47:42 INFO  : 'bpremove $bp_47_41_fsbl_bp' command is executed.
18:47:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:47:43 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
18:47:43 INFO  : 'configparams force-mem-access 0' command is executed.
18:47:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_47_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

18:47:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:47:44 INFO  : 'con' command is executed.
18:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:47:44 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
19:26:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
19:26:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

19:28:20 INFO  : Disconnected from the channel tcfchan#57.
19:28:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:21 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:28:21 INFO  : 'jtag frequency' command is executed.
19:28:21 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:28:21 INFO  : Context for 'APU' is selected.
19:28:21 INFO  : System reset is completed.
19:28:24 INFO  : 'after 3000' command is executed.
19:28:24 INFO  : Context for 'APU' is selected.
19:28:25 INFO  : Cleared APU and A53 resets
19:28:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:28:44 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:28:44 INFO  : Context for 'APU' is selected.
19:28:56 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
19:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
19:28:56 INFO  : Context for 'APU' is selected.
19:28:56 INFO  : Boot mode is read from the target.
19:28:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:28:57 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:28:57 INFO  : 'set bp_28_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:28:58 INFO  : 'con -block -timeout 60' command is executed.
19:28:58 INFO  : 'bpremove $bp_28_57_fsbl_bp' command is executed.
19:28:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:28:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:29:00 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
19:29:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:29:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_28_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:29:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:29:00 INFO  : 'con' command is executed.
19:29:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:29:00 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
19:32:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
19:32:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

19:33:14 INFO  : Disconnected from the channel tcfchan#59.
19:33:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:33:14 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:33:14 INFO  : 'jtag frequency' command is executed.
19:33:14 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:33:14 INFO  : Context for 'APU' is selected.
19:33:15 INFO  : System reset is completed.
19:33:18 INFO  : 'after 3000' command is executed.
19:33:18 INFO  : Context for 'APU' is selected.
19:33:18 INFO  : Cleared APU and A53 resets
19:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:33:38 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:33:38 INFO  : Context for 'APU' is selected.
19:33:50 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
19:33:50 INFO  : 'configparams force-mem-access 1' command is executed.
19:33:50 INFO  : Context for 'APU' is selected.
19:33:50 INFO  : Boot mode is read from the target.
19:33:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:33:51 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:33:51 INFO  : 'set bp_33_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:33:52 INFO  : 'con -block -timeout 60' command is executed.
19:33:52 INFO  : 'bpremove $bp_33_51_fsbl_bp' command is executed.
19:33:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:33:54 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
19:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
19:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_33_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:33:54 INFO  : 'con' command is executed.
19:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:33:54 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
19:35:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
19:35:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

19:37:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
19:38:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

19:38:37 INFO  : Disconnected from the channel tcfchan#61.
19:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
19:38:38 INFO  : 'jtag frequency' command is executed.
19:38:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:38:38 INFO  : Context for 'APU' is selected.
19:38:39 INFO  : System reset is completed.
19:38:42 INFO  : 'after 3000' command is executed.
19:38:42 INFO  : Context for 'APU' is selected.
19:38:42 INFO  : Cleared APU and A53 resets
19:38:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
19:39:02 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
19:39:02 INFO  : Context for 'APU' is selected.
19:39:13 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
19:39:13 INFO  : 'configparams force-mem-access 1' command is executed.
19:39:13 INFO  : Context for 'APU' is selected.
19:39:13 INFO  : Boot mode is read from the target.
19:39:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:39:14 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:39:14 INFO  : 'set bp_39_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:39:15 INFO  : 'con -block -timeout 60' command is executed.
19:39:15 INFO  : 'bpremove $bp_39_14_fsbl_bp' command is executed.
19:39:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:39:16 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
19:39:16 INFO  : 'configparams force-mem-access 0' command is executed.
19:39:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_39_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

19:39:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:39:16 INFO  : 'con' command is executed.
19:39:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:39:16 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
19:40:26 INFO  : Disconnected from the channel tcfchan#64.
11:39:26 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
11:39:29 INFO  : XSCT server has started successfully.
11:39:29 INFO  : plnx-install-location is set to ''
11:39:29 INFO  : Successfully done setting XSCT server connection channel  
11:39:29 INFO  : Successfully done setting workspace for the tool. 
11:39:34 INFO  : Platform repository initialization has completed.
11:39:35 INFO  : Registering command handlers for Vitis TCF services
11:39:35 INFO  : Successfully done query RDI_DATADIR 
12:01:09 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
12:01:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

14:19:44 INFO  : Launching XSCT server: xsct.bat -n  -interactive E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\temp_xsdb_launch_script.tcl
14:19:47 INFO  : XSCT server has started successfully.
14:19:47 INFO  : Successfully done setting XSCT server connection channel  
14:19:47 INFO  : plnx-install-location is set to ''
14:19:47 INFO  : Successfully done setting workspace for the tool. 
14:19:51 INFO  : Platform repository initialization has completed.
14:19:52 INFO  : Registering command handlers for Vitis TCF services
14:19:53 INFO  : Successfully done query RDI_DATADIR 
14:55:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
14:56:08 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:09:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:09:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:10:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:10:09 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:11:06 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:11:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:22:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:22:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:24:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:25:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:38 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
15:25:38 INFO  : 'jtag frequency' command is executed.
15:25:38 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:25:38 INFO  : Context for 'APU' is selected.
15:25:39 INFO  : System reset is completed.
15:25:42 INFO  : 'after 3000' command is executed.
15:25:42 INFO  : Context for 'APU' is selected.
15:25:43 INFO  : Cleared APU and A53 resets
15:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
15:26:03 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
15:26:03 INFO  : Context for 'APU' is selected.
15:26:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
15:26:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:04 INFO  : Context for 'APU' is selected.
15:26:04 INFO  : Boot mode is read from the target.
15:26:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:05 INFO  : 'set bp_26_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:26:06 INFO  : 'con -block -timeout 60' command is executed.
15:26:06 INFO  : 'bpremove $bp_26_5_fsbl_bp' command is executed.
15:26:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:26:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
15:26:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_26_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:26:07 INFO  : 'con' command is executed.
15:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:26:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
15:31:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:31:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:32:23 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:32:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:32:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:32:40 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:32:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:34:32 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:34:36 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:38:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:38:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:41:00 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:41:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:45:59 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:46:03 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:46:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:46:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:47:38 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:47:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:49:55 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:49:58 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:56:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:56:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:57:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:58:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

15:59:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
15:59:29 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:01:52 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:01:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:04:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:04:25 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:04:43 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:04:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:10:57 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:11:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:11:56 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:30:19 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:30:23 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:30:35 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:30:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:31:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:31:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:32:54 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:32:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:33:10 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:33:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:33:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:33:39 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:34:45 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:34:48 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:35:07 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:35:10 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:36:41 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:36:45 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:37:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:37:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:41:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:41:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:42:27 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:42:31 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:44:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:44:26 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:45:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:45:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:46:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:46:06 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:46:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:46:43 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:47:25 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:47:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:50:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:50:05 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:51:08 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:51:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:53:42 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:53:47 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

16:54:27 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:56:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:57:01 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:59:05 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
16:59:26 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:00:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:00:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:01:03 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:01:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:01:39 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:01:44 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:03:02 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:03:07 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:04:06 INFO  : Disconnected from the channel tcfchan#7.
17:04:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:04:06 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:04:06 INFO  : 'jtag frequency' command is executed.
17:04:06 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:04:06 INFO  : Context for 'APU' is selected.
17:04:07 INFO  : System reset is completed.
17:04:10 INFO  : 'after 3000' command is executed.
17:04:10 INFO  : Context for 'APU' is selected.
17:04:10 INFO  : Cleared APU and A53 resets
17:04:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:04:30 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:04:30 INFO  : Context for 'APU' is selected.
17:04:40 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:04:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:04:40 INFO  : Context for 'APU' is selected.
17:04:40 INFO  : Boot mode is read from the target.
17:04:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:40 INFO  : 'set bp_4_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:04:42 INFO  : 'con -block -timeout 60' command is executed.
17:04:42 INFO  : 'bpremove $bp_4_40_fsbl_bp' command is executed.
17:04:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:04:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:04:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:04:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_4_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:04:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:04:43 INFO  : 'con' command is executed.
17:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:04:43 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:07:57 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:08:02 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:08:33 INFO  : Disconnected from the channel tcfchan#49.
17:08:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:33 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:08:33 INFO  : 'jtag frequency' command is executed.
17:08:33 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:08:33 INFO  : Context for 'APU' is selected.
17:08:34 INFO  : System reset is completed.
17:08:37 INFO  : 'after 3000' command is executed.
17:08:37 INFO  : Context for 'APU' is selected.
17:08:37 INFO  : Cleared APU and A53 resets
17:08:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:08:57 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:08:57 INFO  : Context for 'APU' is selected.
17:09:05 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:09:05 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:05 INFO  : Context for 'APU' is selected.
17:09:05 INFO  : Boot mode is read from the target.
17:09:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:06 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:06 INFO  : 'set bp_9_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:07 INFO  : 'con -block -timeout 60' command is executed.
17:09:07 INFO  : 'bpremove $bp_9_6_fsbl_bp' command is executed.
17:09:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:08 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:08 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_9_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:09 INFO  : 'con' command is executed.
17:09:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:09 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:09:31 INFO  : Disconnected from the channel tcfchan#51.
17:09:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:32 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:09:32 INFO  : 'jtag frequency' command is executed.
17:09:32 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:32 INFO  : Context for 'APU' is selected.
17:09:33 INFO  : System reset is completed.
17:09:36 INFO  : 'after 3000' command is executed.
17:09:36 INFO  : Context for 'APU' is selected.
17:09:36 INFO  : Cleared APU and A53 resets
17:09:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:09:56 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:09:56 INFO  : Context for 'APU' is selected.
17:10:04 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:10:04 INFO  : 'configparams force-mem-access 1' command is executed.
17:10:04 INFO  : Context for 'APU' is selected.
17:10:04 INFO  : Boot mode is read from the target.
17:10:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:05 INFO  : 'set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:10:06 INFO  : 'con -block -timeout 60' command is executed.
17:10:06 INFO  : 'bpremove $bp_10_5_fsbl_bp' command is executed.
17:10:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:10:07 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:10:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:10:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_10_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:10:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:10:07 INFO  : 'con' command is executed.
17:10:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:10:07 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:10:46 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:10:50 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:11:02 INFO  : Disconnected from the channel tcfchan#52.
17:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:02 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:11:02 INFO  : 'jtag frequency' command is executed.
17:11:02 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:11:02 INFO  : Context for 'APU' is selected.
17:11:03 INFO  : System reset is completed.
17:11:06 INFO  : 'after 3000' command is executed.
17:11:06 INFO  : Context for 'APU' is selected.
17:11:06 INFO  : Cleared APU and A53 resets
17:11:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:11:26 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:11:26 INFO  : Context for 'APU' is selected.
17:11:34 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:11:34 INFO  : Context for 'APU' is selected.
17:11:34 INFO  : Boot mode is read from the target.
17:11:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:35 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:35 INFO  : 'set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:11:36 INFO  : 'con -block -timeout 60' command is executed.
17:11:36 INFO  : 'bpremove $bp_11_35_fsbl_bp' command is executed.
17:11:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:11:37 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:11:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:11:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_11_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:11:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:11:37 INFO  : 'con' command is executed.
17:11:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:11:37 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:13:53 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:13:57 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:14:17 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:14:21 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:14:49 INFO  : Disconnected from the channel tcfchan#54.
17:14:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:14:49 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:14:49 INFO  : 'jtag frequency' command is executed.
17:14:49 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:14:49 INFO  : Context for 'APU' is selected.
17:14:50 INFO  : System reset is completed.
17:14:53 INFO  : 'after 3000' command is executed.
17:14:53 INFO  : Context for 'APU' is selected.
17:14:53 INFO  : Cleared APU and A53 resets
17:14:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:15:13 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:15:13 INFO  : Context for 'APU' is selected.
17:15:22 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:15:22 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:22 INFO  : Context for 'APU' is selected.
17:15:22 INFO  : Boot mode is read from the target.
17:15:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:23 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:23 INFO  : 'set bp_15_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:15:24 INFO  : 'con -block -timeout 60' command is executed.
17:15:24 INFO  : 'bpremove $bp_15_23_fsbl_bp' command is executed.
17:15:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:15:25 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:15:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:15:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_15_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:15:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:15:25 INFO  : 'con' command is executed.
17:15:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:15:25 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:17:14 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:17:19 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:17:56 INFO  : Disconnected from the channel tcfchan#57.
17:17:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:57 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:17:57 INFO  : 'jtag frequency' command is executed.
17:17:57 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:17:57 INFO  : Context for 'APU' is selected.
17:17:58 INFO  : System reset is completed.
17:18:01 INFO  : 'after 3000' command is executed.
17:18:01 INFO  : Context for 'APU' is selected.
17:18:01 INFO  : Cleared APU and A53 resets
17:18:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:18:20 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:18:20 INFO  : Context for 'APU' is selected.
17:18:29 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:18:29 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:29 INFO  : Context for 'APU' is selected.
17:18:29 INFO  : Boot mode is read from the target.
17:18:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:30 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:30 INFO  : 'set bp_18_30_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:31 INFO  : 'con -block -timeout 60' command is executed.
17:18:31 INFO  : 'bpremove $bp_18_30_fsbl_bp' command is executed.
17:18:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:32 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_18_30_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_30_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:32 INFO  : 'con' command is executed.
17:18:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:32 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:19:22 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:19:29 INFO  : Disconnected from the channel tcfchan#59.
17:19:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:30 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:19:30 INFO  : 'jtag frequency' command is executed.
17:19:30 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:19:30 INFO  : Context for 'APU' is selected.
17:19:31 INFO  : System reset is completed.
17:19:34 INFO  : 'after 3000' command is executed.
17:19:34 INFO  : Context for 'APU' is selected.
17:19:34 INFO  : Cleared APU and A53 resets
17:19:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:19:54 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:19:54 INFO  : Context for 'APU' is selected.
17:20:02 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:20:02 INFO  : 'configparams force-mem-access 1' command is executed.
17:20:02 INFO  : Context for 'APU' is selected.
17:20:02 INFO  : Boot mode is read from the target.
17:20:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:03 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:03 INFO  : 'set bp_20_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:20:04 INFO  : 'con -block -timeout 60' command is executed.
17:20:04 INFO  : 'bpremove $bp_20_3_fsbl_bp' command is executed.
17:20:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:20:05 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:20:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:20:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_20_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:20:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:20:05 INFO  : 'con' command is executed.
17:20:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:20:05 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:23:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:23:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:26:11 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:26:16 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:26:36 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:26:40 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:26:58 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:27:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:27:51 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:27:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:28:24 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:28:28 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:29:49 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:29:54 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:34:37 INFO  : Checking for BSP changes to sync application flags for project 'RFSoC_IP06_07_baremetal_echo'...
17:34:42 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa is already opened

17:35:05 INFO  : Disconnected from the channel tcfchan#60.
17:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:05 INFO  : Jtag cable 'Xilinx HW-Z1-ZCU104 FT4232H 65004A' is selected.
17:35:05 INFO  : 'jtag frequency' command is executed.
17:35:05 INFO  : Sourcing of 'E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:35:05 INFO  : Context for 'APU' is selected.
17:35:06 INFO  : System reset is completed.
17:35:09 INFO  : 'after 3000' command is executed.
17:35:09 INFO  : Context for 'APU' is selected.
17:35:09 INFO  : Cleared APU and A53 resets
17:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}' command is executed.
17:35:29 INFO  : Device configured successfully with "E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit"
17:35:29 INFO  : Context for 'APU' is selected.
17:35:39 INFO  : Hardware design and registers information is loaded from 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa'.
17:35:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:39 INFO  : Context for 'APU' is selected.
17:35:39 INFO  : Boot mode is read from the target.
17:35:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:40 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:40 INFO  : 'set bp_35_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:35:41 INFO  : 'con -block -timeout 60' command is executed.
17:35:41 INFO  : 'bpremove $bp_35_40_fsbl_bp' command is executed.
17:35:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:35:42 INFO  : The application 'E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf' is downloaded to processor 'psu_cortexa53_0'.
17:35:42 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/Xilinx/Vitis/2020.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
reset_apu
targets -set -filter {jtag_cable_name =~ "Xilinx HW-Z1-ZCU104 FT4232H 65004A" && level==0 && jtag_device_ctx=="jsn-HW-Z1-ZCU104 FT4232H-65004A-147e0093-0"}
fpga -file E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/_ide/bitstream/TEST_02_Block_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/hw/TEST_02_Block_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_plt/export/RFSoC_IP06_07_plt/sw/RFSoC_IP06_07_plt/boot/fsbl.elf
set bp_35_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow E:/RFSoC/GIT/RFSoC/VITIS_TEST/VITIS_WORKSPACE6/RFSoC_IP06_07_baremetal_echo/Debug/RFSoC_IP06_07_baremetal_echo.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:35:42 INFO  : 'con' command is executed.
17:35:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:35:42 INFO  : Launch script is exported to file 'E:\RFSoC\GIT\RFSoC\VITIS_TEST\VITIS_WORKSPACE6\RFSoC_IP06_07_baremetal_echo_system\_ide\scripts\systemdebugger_rfsoc_ip06_07_baremetal_echo_system_standalone.tcl'
17:36:31 INFO  : Disconnected from the channel tcfchan#69.
