;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 20, @12
	ADD 270, 60
	CMP -0, -0
	SPL 754, <332
	SUB 100, 300
	ADD 270, 60
	ADD -1, <-20
	ADD -1, <-20
	ADD 10, 30
	SPL -30, 9
	CMP @0, @2
	SUB 12, @10
	SUB 20, @12
	SUB #0, -0
	SPL 0, <332
	MOV -1, <-20
	SUB @0, @2
	JMN @12, #200
	SUB @121, 106
	JMP 0, <332
	SPL 100, 302
	SPL 0, #2
	SPL 750, <332
	SPL @12, #401
	SPL 0, #2
	SPL @12, #401
	SUB 12, @10
	ADD #10, <800
	SLT <300, 90
	SPL <121, 103
	SUB 20, @12
	CMP -1, <-20
	SPL 750, <332
	SUB #12, @200
	JMN -217, @-120
	SPL 750, <332
	JMP 12, <10
	SUB @121, 103
	JMP 12, <10
	SUB 100, 300
	SPL 750, <332
	ADD 10, 30
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 106
	SUB 20, @12
	ADD 270, 60
	SUB 0, 1
	SPL 754, <332
	SUB 100, 300
