{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<a name=\"top\"></a><img src=\"./source/SpinalHDL.png\" alt=\"SpinalHDL based on Scala\" style=\"width:320px;\" />"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "  Before running Spinal HDL code, be sure to load SpinalHDL Libraries  \n",
    "**Note** : This may be a little slow when the first time load, please wait a moment to download Lib from remote."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[36mpath\u001b[39m: \u001b[32mString\u001b[39m = \u001b[32m\"/Users/domenic/Documents/Spinal-bootcamp/source/load-spinal.sc\"\u001b[39m"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "val path = System.getProperty(\"user.dir\") + \"/source/load-spinal.sc\"\n",
    "interp.load.module(ammonite.ops.Path(java.nio.file.FileSystems.getDefault().getPath(path)))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## RegIf(Rigister Bank Solution)\n",
    " **$\\color{#FF3030}{Note}$**  This feature only available on Spinal1.4.1 and higher\n",
    "### Creat Reg"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:09:31\n",
      "[Progress] at 0.000 : Elaborate components\n",
      "[Progress] at 0.143 : Checks and transforms\n",
      "[Progress] at 0.217 : Generate Verilog\n",
      "[Warning] 1 signals were pruned. You can call printPruned on the backend report to get more informations.\n",
      "[Done] at 0.289\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : RegBankExample\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module RegBankExample (\n",
      "  input      [15:0]   io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output     [31:0]   io_apb_PRDATA,\n",
      "  output              io_apb_PSLVERROR,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg                 busSlave_readError;\n",
      "  reg        [31:0]   busSlave_readData;\n",
      "  wire                busSlave_askWrite;\n",
      "  wire                busSlave_askRead;\n",
      "  wire                busSlave_doWrite;\n",
      "  wire                busSlave_doRead;\n",
      "\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  assign io_apb_PRDATA = busSlave_readData;\n",
      "  assign io_apb_PSLVERROR = busSlave_readError;\n",
      "  assign busSlave_askWrite = ((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PWRITE);\n",
      "  assign busSlave_askRead = ((io_apb_PSEL[0] && io_apb_PENABLE) && (! io_apb_PWRITE));\n",
      "  assign busSlave_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign busSlave_doRead = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && (! io_apb_PWRITE));\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      busSlave_readError <= 1'b0;\n",
      "      busSlave_readData <= 32'h0;\n",
      "    end else begin\n",
      "      if(busSlave_doRead)begin\n",
      "        case(io_apb_PADDR)\n",
      "          16'h0 : begin\n",
      "          end\n",
      "          16'h0004 : begin\n",
      "          end\n",
      "          16'h0008 : begin\n",
      "          end\n",
      "          16'h0040 : begin\n",
      "          end\n",
      "          16'h0044 : begin\n",
      "          end\n",
      "          default : begin\n",
      "            busSlave_readData <= 32'h0;\n",
      "            busSlave_readError <= 1'b1;\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.amba3.apb._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.regif._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRegBankExample\u001b[39m"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import spinal.lib.bus.amba3.apb._\n",
    "import spinal.lib.bus.regif._\n",
    "\n",
    "class RegBankExample extends Component{\n",
    "    val io = new Bundle{\n",
    "      val apb = slave(Apb3(Apb3Config(16,32)))\n",
    "    }\n",
    "    val busSlave = BusInterface(io.apb,(0x0000, 100 Byte), 0)\n",
    "    val M_REG0  = busSlave.newReg(doc=\"REG0\")\n",
    "    val M_REG1  = busSlave.newReg(doc=\"REG1\")\n",
    "    val M_REG2  = busSlave.newReg(doc=\"REG2\")\n",
    "\n",
    "    val M_REGn  = busSlave.newRegAt(address=0x40, doc=\"REGn\")\n",
    "    val M_REGn1 = busSlave.newReg(doc=\"REGn1\")\n",
    "  }\n",
    "showRtl(new RegBankExample)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "**it will automatic generate 3 file**\n",
    "\n",
    "- `./rtl/RegBankExample.v`\n",
    "- `./rtl/RegBankExample.html`, open with web-browser and take a look**\n",
    "- `./rtl/RegBankExample.h`, auto generator c Head file"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![B](./source/a.gif)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Creat Field\n",
    "\n",
    " register field suport 28 AccessType \n",
    " \n",
    " Most of these come from UVM\n",
    "\n",
    "| AccessType | Description                                                                     | Status |\n",
    "|------------|---------------------------------------------------------------------------------|--------|\n",
    "| RO         | w: no effect, r: no effect                                                      | UVM    |\n",
    "| RW         | w: as-is, r: no effect                                                          | UVM    |\n",
    "| RC         | w: no effect, r: clears all bits                                                | UVM    |\n",
    "| RS         | w: no effect, r: sets all bits                                                  | UVM    |\n",
    "| WRC        | w: as-is, r: clears all bits                                                    | UVM    |\n",
    "| WRS        | w: as-is, r: sets all bits                                                      | UVM    |\n",
    "| WC         | w: clears all bits, r: no effect                                                | UVM    |\n",
    "| WS         | w: sets all bits, r: no effect                                                  | UVM    |\n",
    "| WSRC       | w: sets all bits, r: clears all bits                                            | UVM    |\n",
    "| WCRS       | w: clears all bits, r: sets all bits                                            | UVM    |\n",
    "| W1C        | w: 1/0 clears/no effect on matching bit, r: no effect                           | UVM    |\n",
    "| W1S        | w: 1/0 sets/no effect on matching bit, r: no effect                             | UVM    |\n",
    "| W1T        | w: 1/0 toggles/no effect on matching bit, r: no effect                          | UVM    |\n",
    "| W0C        | w: 1/0 no effect on/clears matching bit, r: no effect                           | UVM    |\n",
    "| W0S        | w: 1/0 no effect on/sets matching bit, r: no effect                             | UVM    |\n",
    "| W0T        | w: 1/0 no effect on/toggles matching bit, r: no effect                          | UVM    |\n",
    "| W1SRC      | w: 1/0 sets/no effect on matching bit, r: clears all bits                       | UVM    |\n",
    "| W1CRS      | w: 1/0 clears/no effect on matching bit, r: sets all bits                       | UVM    |\n",
    "| W0SRC      | w: 1/0 no effect on/sets matching bit, r: clears all bits                       | UVM    |\n",
    "| W0CRS      | w: 1/0 no effect on/clears matching bit, r: sets all bits                       | UVM    |\n",
    "| WO         | w: as-is, r: error                                                              | UVM    |\n",
    "| WOC        | w: clears all bits, r: error                                                    | UVM    |\n",
    "| WOS        | w: sets all bits, r: error                                                      | UVM    |\n",
    "| W1         | w: first one after ~hard~ reset is as-is, other w have no effects, r: no effect | UVM    |\n",
    "| WO1        | w: first one after ~hard~ reset is as-is, other w have no effects, r: error     | UVM    |\n",
    "| NA         | w: reserved, r: reserved                                                        | New    |\n",
    "| W1P        | w: 1/0 pulse/no effect on matching bit, r: no effect                            | New    |\n",
    "| W0P        | w: 0/1 pulse/no effect on matching bit, r: no effect                            | New    |\n",
    "\n",
    "Automatic field allocate"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:12:25\n",
      "[Progress] at 174.049 : Elaborate components\n",
      "[Progress] at 174.067 : Checks and transforms\n",
      "[Progress] at 174.094 : Generate Verilog\n",
      "[Done] at 174.124\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : RegBankExample\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module RegBankExample (\n",
      "  input      [15:0]   io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output     [31:0]   io_apb_PRDATA,\n",
      "  output              io_apb_PSLVERROR,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg                 busSlave_readError;\n",
      "  reg        [31:0]   busSlave_readData;\n",
      "  wire                busSlave_askWrite;\n",
      "  wire                busSlave_askRead;\n",
      "  wire                busSlave_doWrite;\n",
      "  wire                busSlave_doRead;\n",
      "  wire                _zz_1;\n",
      "  reg        [1:0]    fd0;\n",
      "  reg        [2:0]    fd1;\n",
      "  reg        [2:0]    fd2;\n",
      "  reg        [3:0]    fd3;\n",
      "\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  assign io_apb_PRDATA = busSlave_readData;\n",
      "  assign io_apb_PSLVERROR = busSlave_readError;\n",
      "  assign busSlave_askWrite = ((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PWRITE);\n",
      "  assign busSlave_askRead = ((io_apb_PSEL[0] && io_apb_PENABLE) && (! io_apb_PWRITE));\n",
      "  assign busSlave_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign busSlave_doRead = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && (! io_apb_PWRITE));\n",
      "  assign _zz_1 = ((io_apb_PADDR == 16'h0) && busSlave_doWrite);\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      busSlave_readError <= 1'b0;\n",
      "      busSlave_readData <= 32'h0;\n",
      "      fd0 <= 2'b00;\n",
      "      fd1 <= 3'b000;\n",
      "      fd2 <= 3'b000;\n",
      "      fd3 <= 4'b0000;\n",
      "    end else begin\n",
      "      if(_zz_1)begin\n",
      "        fd0 <= io_apb_PWDATA[1 : 0];\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        fd1 <= io_apb_PWDATA[9 : 7];\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        fd2 <= io_apb_PWDATA[12 : 10];\n",
      "      end\n",
      "      if(((io_apb_PADDR == 16'h0) && busSlave_doRead))begin\n",
      "        fd3 <= 4'b0000;\n",
      "      end\n",
      "      if(busSlave_doRead)begin\n",
      "        case(io_apb_PADDR)\n",
      "          16'h0 : begin\n",
      "            busSlave_readData <= {12'h0,{fd3,{3'b000,{fd2,{fd1,{5'h0,fd0}}}}}};\n",
      "            busSlave_readError <= 1'b0;\n",
      "          end\n",
      "          default : begin\n",
      "            busSlave_readData <= 32'h0;\n",
      "            busSlave_readError <= 1'b1;\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.amba3.apb._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.regif._\n",
       "\u001b[39m\n",
       "\u001b[32mimport \u001b[39m\u001b[36mspinal.lib.bus.regif.AccessType._\n",
       "\n",
       "\u001b[39m\n",
       "defined \u001b[32mclass\u001b[39m \u001b[36mRegBankExample\u001b[39m"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import spinal.lib.bus.amba3.apb._\n",
    "import spinal.lib.bus.regif._\n",
    "import spinal.lib.bus.regif.AccessType._\n",
    "\n",
    "class RegBankExample extends Component{\n",
    "    val io = new Bundle{\n",
    "      val apb = slave(Apb3(Apb3Config(16,32)))\n",
    "    }\n",
    "  val busSlave = BusInterface(io.apb,(0x0000, 100 Byte), 0)\n",
    "  val M_REG0  = busSlave.newReg(doc=\"REG1\")\n",
    "  val fd0 = M_REG0.field(2 bits, RW, doc= \"fields 0\")\n",
    "  M_REG0.reserved(5 bits)\n",
    "  val fd1 = M_REG0.field(3 bits, RW, doc= \"fields 0\")\n",
    "  val fd2 = M_REG0.field(3 bits, RW, doc= \"fields 0\")\n",
    "  //auto reserved 2 bits\n",
    "  val fd3 = M_REG0.fieldAt(pos=16, 4 bits, RC, doc= \"fields 3\")\n",
    "  //auto reserved 12 bits\n",
    "}\n",
    "showRtl(new RegBankExample)                             "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "![B](./source/b.gif)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### confilict detection"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:13:14\n",
      "[Progress] at 223.098 : Elaborate components\n",
      "\n",
      "**********************************************************************************************\n",
      "[Warning] Elaboration failed (1 error).\n",
      "          Spinal will restart with scala trace to help you to find the problem.\n",
      "**********************************************************************************************\n",
      "\n",
      "[Progress] at 223.111 : Elaborate components\n"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[31mspinal.core.SpinalExit: \n\n\n Range [33:16] exceed Bus width 32\n********************************************************************************\n********************************************************************************\n\nDesign's errors are listed above.\nSpinalHDL compiler exit stack : \n\u001b[39m\n  spinal.core.SpinalExit$.apply(\u001b[32mMisc.scala\u001b[39m:\u001b[32m396\u001b[39m)\n  spinal.core.SpinalError$.apply(\u001b[32mMisc.scala\u001b[39m:\u001b[32m451\u001b[39m)\n  spinal.lib.bus.regif.RegInst.checkLast(\u001b[32mRegInst.scala\u001b[39m:\u001b[32m52\u001b[39m)\n  spinal.lib.bus.regif.RegInst.allIsNA(\u001b[32mRegInst.scala\u001b[39m:\u001b[32m58\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$readGenerator$4(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m152\u001b[39m)\n  spinal.core.is$.list(\u001b[32mwhen.scala\u001b[39m:\u001b[32m223\u001b[39m)\n  spinal.core.is$.apply(\u001b[32mwhen.scala\u001b[39m:\u001b[32m166\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$readGenerator$3(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m152\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$readGenerator$3$adapted(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m150\u001b[39m)\n  scala.collection.immutable.List.foreach(\u001b[32mList.scala\u001b[39m:\u001b[32m389\u001b[39m)\n  scala.collection.generic.TraversableForwarder.foreach(\u001b[32mTraversableForwarder.scala\u001b[39m:\u001b[32m35\u001b[39m)\n  scala.collection.generic.TraversableForwarder.foreach$(\u001b[32mTraversableForwarder.scala\u001b[39m:\u001b[32m35\u001b[39m)\n  scala.collection.mutable.ListBuffer.foreach(\u001b[32mListBuffer.scala\u001b[39m:\u001b[32m44\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$readGenerator$2(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m150\u001b[39m)\n  spinal.core.switch$.apply(\u001b[32mwhen.scala\u001b[39m:\u001b[32m151\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$readGenerator$1(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m149\u001b[39m)\n  spinal.core.when$.apply(\u001b[32mwhen.scala\u001b[39m:\u001b[32m83\u001b[39m)\n  spinal.lib.bus.regif.BusIf.readGenerator(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m149\u001b[39m)\n  spinal.lib.bus.regif.BusIf.readGenerator$(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m147\u001b[39m)\n  spinal.lib.bus.regif.Apb3BusInterface.readGenerator(\u001b[32mApb3BusInterface.scala\u001b[39m:\u001b[32m7\u001b[39m)\n  spinal.lib.bus.regif.BusIf.$anonfun$$init$$1(\u001b[32mBusIfBase.scala\u001b[39m:\u001b[32m41\u001b[39m)\n  scala.runtime.java8.JFunction0$mcV$sp.apply(\u001b[32mJFunction0$mcV$sp.java\u001b[39m:\u001b[32m12\u001b[39m)\n  spinal.core.ClockDomain.apply(\u001b[32mClockDomain.scala\u001b[39m:\u001b[32m320\u001b[39m)\n  spinal.core.Component.$anonfun$prePop$1(\u001b[32mComponent.scala\u001b[39m:\u001b[32m137\u001b[39m)\n  spinal.core.Component.$anonfun$prePop$1$adapted(\u001b[32mComponent.scala\u001b[39m:\u001b[32m136\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m59\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach$(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m52\u001b[39m)\n  scala.collection.mutable.ArrayBuffer.foreach(\u001b[32mArrayBuffer.scala\u001b[39m:\u001b[32m48\u001b[39m)\n  spinal.core.Component.prePop(\u001b[32mComponent.scala\u001b[39m:\u001b[32m136\u001b[39m)\n  spinal.core.Component.postInitCallback(\u001b[32mComponent.scala\u001b[39m:\u001b[32m143\u001b[39m)\n  ammonite.$sess.cmd3$Helper.$anonfun$res3_4$1(\u001b[32mcmd3.sc\u001b[39m:\u001b[32m14\u001b[39m)\n  spinal.core.internals.PhaseCreateComponent.impl(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2125\u001b[39m)\n  spinal.core.internals.PhaseContext.doPhase(\u001b[32mPhase.scala\u001b[39m:\u001b[32m180\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$12(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2362\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$12$adapted(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2360\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m59\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach$(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m52\u001b[39m)\n  scala.collection.mutable.ArrayBuffer.foreach(\u001b[32mArrayBuffer.scala\u001b[39m:\u001b[32m48\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$7(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2360\u001b[39m)\n  spinal.core.ScopeProperty$.sandbox(\u001b[32mScopeProperty.scala\u001b[39m:\u001b[32m31\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.singleShot(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2300\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.apply(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2295\u001b[39m)\n  spinal.core.Spinal$.apply(\u001b[32mSpinal.scala\u001b[39m:\u001b[32m341\u001b[39m)\n  spinal.core.SpinalConfig.generate(\u001b[32mSpinal.scala\u001b[39m:\u001b[32m148\u001b[39m)\n  ammonite.$file.dummy.source.load$minusspinal$Helper.showRtl(\u001b[32mMain.sc\u001b[39m:\u001b[32m28\u001b[39m)\n  ammonite.$sess.cmd3$Helper.<init>(\u001b[32mcmd3.sc\u001b[39m:\u001b[32m14\u001b[39m)\n  ammonite.$sess.cmd3$.<init>(\u001b[32mcmd3.sc\u001b[39m:\u001b[32m7\u001b[39m)\n  ammonite.$sess.cmd3$.<clinit>(\u001b[32mcmd3.sc\u001b[39m:\u001b[32m-1\u001b[39m)"
     ]
    }
   ],
   "source": [
    "import spinal.lib.bus.amba3.apb._\n",
    "import spinal.lib.bus.regif._\n",
    "import spinal.lib.bus.regif.AccessType._\n",
    "\n",
    "class RegBankExample extends Component{\n",
    "    val io = new Bundle{\n",
    "      val apb = slave(Apb3(Apb3Config(16,32)))\n",
    "    }\n",
    "  val busSlave = BusInterface(io.apb,(0x0000, 100 Byte), 2)\n",
    "  val M_REG1  = busSlave.newReg(doc=\"REG1\")\n",
    "  val r1fd0 = M_REG1.field(16 bits, RW, doc=\"fields 1\")\n",
    "  val r1fd2 = M_REG1.field(18 bits, RW, doc=\"fields 1\")\n",
    "}\n",
    "showRtl(new RegBankExample)   "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:13:34\n",
      "[Progress] at 242.730 : Elaborate components\n",
      "\n",
      "**********************************************************************************************\n",
      "[Warning] Elaboration failed (2 errors).\n",
      "          Spinal will restart with scala trace to help you to find the problem.\n",
      "**********************************************************************************************\n",
      "\n",
      "[Progress] at 242.737 : Elaborate components\n"
     ]
    },
    {
     "ename": "",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[31mspinal.core.SpinalExit: \n\n\n field Start Point 10 conflict to allocated Section [16:0]\n********************************************************************************\n********************************************************************************\n\nDesign's errors are listed above.\nSpinalHDL compiler exit stack : \n\u001b[39m\n  spinal.core.SpinalExit$.apply(\u001b[32mMisc.scala\u001b[39m:\u001b[32m396\u001b[39m)\n  spinal.core.SpinalError$.apply(\u001b[32mMisc.scala\u001b[39m:\u001b[32m451\u001b[39m)\n  spinal.lib.bus.regif.RegInst.fieldAt(\u001b[32mRegInst.scala\u001b[39m:\u001b[32m66\u001b[39m)\n  ammonite.$sess.cmd4$Helper$RegBankExample.<init>(\u001b[32mcmd4.sc\u001b[39m:\u001b[32m12\u001b[39m)\n  ammonite.$sess.cmd4$Helper.$anonfun$res4_4$1(\u001b[32mcmd4.sc\u001b[39m:\u001b[32m14\u001b[39m)\n  spinal.core.internals.PhaseCreateComponent.impl(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2125\u001b[39m)\n  spinal.core.internals.PhaseContext.doPhase(\u001b[32mPhase.scala\u001b[39m:\u001b[32m180\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$12(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2362\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$12$adapted(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2360\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m59\u001b[39m)\n  scala.collection.mutable.ResizableArray.foreach$(\u001b[32mResizableArray.scala\u001b[39m:\u001b[32m52\u001b[39m)\n  scala.collection.mutable.ArrayBuffer.foreach(\u001b[32mArrayBuffer.scala\u001b[39m:\u001b[32m48\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.$anonfun$singleShot$7(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2360\u001b[39m)\n  spinal.core.ScopeProperty$.sandbox(\u001b[32mScopeProperty.scala\u001b[39m:\u001b[32m31\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.singleShot(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2300\u001b[39m)\n  spinal.core.internals.SpinalVerilogBoot$.apply(\u001b[32mPhase.scala\u001b[39m:\u001b[32m2295\u001b[39m)\n  spinal.core.Spinal$.apply(\u001b[32mSpinal.scala\u001b[39m:\u001b[32m341\u001b[39m)\n  spinal.core.SpinalConfig.generate(\u001b[32mSpinal.scala\u001b[39m:\u001b[32m148\u001b[39m)\n  ammonite.$file.dummy.source.load$minusspinal$Helper.showRtl(\u001b[32mMain.sc\u001b[39m:\u001b[32m28\u001b[39m)\n  ammonite.$sess.cmd4$Helper.<init>(\u001b[32mcmd4.sc\u001b[39m:\u001b[32m14\u001b[39m)\n  ammonite.$sess.cmd4$.<init>(\u001b[32mcmd4.sc\u001b[39m:\u001b[32m7\u001b[39m)\n  ammonite.$sess.cmd4$.<clinit>(\u001b[32mcmd4.sc\u001b[39m:\u001b[32m-1\u001b[39m)"
     ]
    }
   ],
   "source": [
    "import spinal.lib.bus.amba3.apb._\n",
    "import spinal.lib.bus.regif._\n",
    "import spinal.lib.bus.regif.AccessType._\n",
    "\n",
    "class RegBankExample extends Component{\n",
    "    val io = new Bundle{\n",
    "      val apb = Apb3(Apb3Config(16,32))\n",
    "    }\n",
    "  val busSlave = BusInterface(io.apb,(0x0000, 100 Byte),0 )\n",
    "  val M_REG1  = busSlave.newReg(doc=\"REG1\")\n",
    "  val r1fd0 = M_REG1.field(16 bits, RW, doc=\"fields 1\")\n",
    "  val r1fd2 = M_REG1.fieldAt(pos =10, 2 bits, RW, doc=\"fields 1\")\n",
    "                              }\n",
    "showRtl(new RegBankExample)   "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Document \n",
    "BusInterface will auto generate Register document, default generate HTML type.\n",
    "![B](./source/regif-gen-doc.png)\n",
    "```scala\n",
    "class RegBankExample extends Component{\n",
    "    val io = new Bundle{\n",
    "      apb = Apb3(Apb3Config(16,32))\n",
    "    }\n",
    "   val busSlave = BusInterface(io.apb,(0x0000, 100 Byte)\n",
    "   val M_REG1  = busSlave.newReg(doc=\"REG1\")\n",
    "   ...\n",
    "}\n",
    "```\n",
    "will auto generate RegBankExample.html under rtl dir,\n",
    "you can also generate manully \n",
    "```scala\n",
    "busSlave.document(\"RegIf.html\")\n",
    "```"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "###  Interrupt Example\n",
    "\n",
    "a interrupt Example, there three triggers tx_done,rx_done,frame_end\n",
    "\n",
    "You need manually add interrupt Enable/Mask/Status register interface like this"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:14:47\n",
      "[Progress] at 316.135 : Elaborate components\n",
      "[Progress] at 316.152 : Checks and transforms\n",
      "[Progress] at 316.180 : Generate Verilog\n",
      "[Done] at 316.206\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : cpInterruptExample\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module cpInterruptExample (\n",
      "  input               io_tx_done,\n",
      "  input               io_rx_done,\n",
      "  input               io_frame_end,\n",
      "  output              io_interrupt,\n",
      "  input      [15:0]   io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output     [31:0]   io_apb_PRDATA,\n",
      "  output              io_apb_PSLVERROR,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg                 busif_readError;\n",
      "  reg        [31:0]   busif_readData;\n",
      "  wire                busif_askWrite;\n",
      "  wire                busif_askRead;\n",
      "  wire                busif_doWrite;\n",
      "  wire                busif_doRead;\n",
      "  wire                _zz_1;\n",
      "  reg        [0:0]    tx_int_en;\n",
      "  reg        [0:0]    rx_int_en;\n",
      "  reg        [0:0]    frame_int_en;\n",
      "  wire                _zz_2;\n",
      "  reg        [0:0]    tx_int_mask;\n",
      "  reg        [0:0]    rx_int_mask;\n",
      "  reg        [0:0]    frame_int_mask;\n",
      "  wire                _zz_3;\n",
      "  reg        [0:0]    tx_int_state;\n",
      "  reg        [0:0]    rx_int_state;\n",
      "  reg        [0:0]    frame_int_state;\n",
      "\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  assign io_apb_PRDATA = busif_readData;\n",
      "  assign io_apb_PSLVERROR = busif_readError;\n",
      "  assign busif_askWrite = ((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PWRITE);\n",
      "  assign busif_askRead = ((io_apb_PSEL[0] && io_apb_PENABLE) && (! io_apb_PWRITE));\n",
      "  assign busif_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign busif_doRead = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && (! io_apb_PWRITE));\n",
      "  assign _zz_1 = ((io_apb_PADDR == 16'h0) && busif_doWrite);\n",
      "  assign _zz_2 = ((io_apb_PADDR == 16'h0004) && busif_doWrite);\n",
      "  assign _zz_3 = ((io_apb_PADDR == 16'h0008) && busif_doWrite);\n",
      "  assign io_interrupt = (((tx_int_mask[0] && tx_int_state[0]) || (rx_int_mask[0] && rx_int_state[0])) || (frame_int_mask[0] && frame_int_state[0]));\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      busif_readError <= 1'b0;\n",
      "      busif_readData <= 32'h0;\n",
      "      tx_int_en <= 1'b0;\n",
      "      rx_int_en <= 1'b0;\n",
      "      frame_int_en <= 1'b0;\n",
      "      tx_int_mask <= 1'b0;\n",
      "      rx_int_mask <= 1'b0;\n",
      "      frame_int_mask <= 1'b0;\n",
      "      tx_int_state <= 1'b0;\n",
      "      rx_int_state <= 1'b0;\n",
      "      frame_int_state <= 1'b0;\n",
      "    end else begin\n",
      "      if(_zz_1)begin\n",
      "        tx_int_en <= io_apb_PWDATA[0 : 0];\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        rx_int_en <= io_apb_PWDATA[1 : 1];\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        frame_int_en <= io_apb_PWDATA[2 : 2];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        tx_int_mask <= io_apb_PWDATA[0 : 0];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        rx_int_mask <= io_apb_PWDATA[1 : 1];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        frame_int_mask <= io_apb_PWDATA[2 : 2];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        tx_int_state <= io_apb_PWDATA[0 : 0];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        rx_int_state <= io_apb_PWDATA[1 : 1];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        frame_int_state <= io_apb_PWDATA[2 : 2];\n",
      "      end\n",
      "      if((io_rx_done && rx_int_en[0]))begin\n",
      "        tx_int_state[0] <= 1'b1;\n",
      "      end\n",
      "      if((io_tx_done && tx_int_en[0]))begin\n",
      "        tx_int_state[0] <= 1'b1;\n",
      "      end\n",
      "      if((io_frame_end && frame_int_en[0]))begin\n",
      "        tx_int_state[0] <= 1'b1;\n",
      "      end\n",
      "      if(busif_doRead)begin\n",
      "        case(io_apb_PADDR)\n",
      "          16'h0 : begin\n",
      "            busif_readData <= {29'h0,{frame_int_en,{rx_int_en,tx_int_en}}};\n",
      "            busif_readError <= 1'b0;\n",
      "          end\n",
      "          16'h0004 : begin\n",
      "            busif_readData <= {29'h0,{frame_int_mask,{rx_int_mask,tx_int_mask}}};\n",
      "            busif_readError <= 1'b0;\n",
      "          end\n",
      "          16'h0008 : begin\n",
      "            busif_readData <= {29'h0,{frame_int_state,{rx_int_state,tx_int_state}}};\n",
      "            busif_readError <= 1'b0;\n",
      "          end\n",
      "          default : begin\n",
      "            busif_readData <= 32'h0;\n",
      "            busif_readError <= 1'b1;\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mcpInterruptExample\u001b[39m"
      ]
     },
     "execution_count": 6,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class cpInterruptExample extends Component {\n",
    "  val io = new Bundle {\n",
    "    val tx_done, rx_done, frame_end = in Bool()\n",
    "    val interrupt = out Bool()\n",
    "    val apb = slave(Apb3(Apb3Config(16, 32)))\n",
    "  }\n",
    "  val busif = Apb3BusInterface(io.apb, (0x000, 100 Byte))\n",
    "\n",
    "  val M_CP_INT_EN    = busif.newReg(doc=\"cp int enable register\")\n",
    "  val tx_int_en      = M_CP_INT_EN.field(1 bits, RW, doc=\"tx interrupt enable register\")\n",
    "  val rx_int_en      = M_CP_INT_EN.field(1 bits, RW, doc=\"rx interrupt enable register\")\n",
    "  val frame_int_en   = M_CP_INT_EN.field(1 bits, RW, doc=\"frame interrupt enable register\")\n",
    "  val M_CP_INT_MASK  = busif.newReg(doc=\"cp int mask register\")\n",
    "  val tx_int_mask      = M_CP_INT_MASK.field(1 bits, RW, doc=\"tx interrupt mask register\")\n",
    "  val rx_int_mask      = M_CP_INT_MASK.field(1 bits, RW, doc=\"rx interrupt mask register\")\n",
    "  val frame_int_mask   = M_CP_INT_MASK.field(1 bits, RW, doc=\"frame interrupt mask register\")\n",
    "  val M_CP_INT_STATE   = busif.newReg(doc=\"cp int state register\")\n",
    "  val tx_int_state      = M_CP_INT_STATE.field(1 bits, RW, doc=\"tx interrupt state register\")\n",
    "  val rx_int_state      = M_CP_INT_STATE.field(1 bits, RW, doc=\"rx interrupt state register\")\n",
    "  val frame_int_state   = M_CP_INT_STATE.field(1 bits, RW, doc=\"frame interrupt state register\")\n",
    "\n",
    "  when(io.rx_done && rx_int_en(0)){tx_int_state(0).set()}\n",
    "  when(io.tx_done && tx_int_en(0)){tx_int_state(0).set()}\n",
    "  when(io.frame_end && frame_int_en(0)){tx_int_state(0).set()}\n",
    "\n",
    "  io.interrupt := (tx_int_mask(0) && tx_int_state(0)  ||\n",
    "    rx_int_mask(0) && rx_int_state(0) ||\n",
    "    frame_int_mask(0) && frame_int_state(0))\n",
    "}\n",
    "showRtl(new cpInterruptExample)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "You can find this is a very tedious and repetitive work,   \n",
    "a better way is creat a Factory fucntion by Macros auto complet those work instead manully creat them.\n",
    "```scala\n",
    "io.interrupt := interruptFactory2(busif,\"M_CP\", io.tx_done,io.rx_done,io.frame_end)\n",
    "```\n",
    "![B](./source/regif-gen-int.png)\n",
    "This is much more convenient than manually do that"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[Runtime] SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "[Runtime] JVM max memory : 1820.5MiB\n",
      "[Runtime] Current date : 2020.09.25 09:15:27\n",
      "[Progress] at 356.041 : Elaborate components\n",
      "[Progress] at 356.062 : Checks and transforms\n",
      "[Progress] at 356.085 : Generate Verilog\n",
      "[Done] at 356.107\n",
      "// Generator : SpinalHDL v1.4.1    git head : d1b4746673438bc5f242515335278fa39a666c38\n",
      "// Component : cpInterruptFactoryExample\n",
      "// Git hash  : cd00610a9b5416861f9d7ebad6d751cddb5209a2\n",
      "\n",
      "\n",
      "\n",
      "module cpInterruptFactoryExample (\n",
      "  input               io_tx_done,\n",
      "  input               io_rx_done,\n",
      "  input               io_frame_end,\n",
      "  output              io_interrupt,\n",
      "  input      [15:0]   io_apb_PADDR,\n",
      "  input      [0:0]    io_apb_PSEL,\n",
      "  input               io_apb_PENABLE,\n",
      "  output              io_apb_PREADY,\n",
      "  input               io_apb_PWRITE,\n",
      "  input      [31:0]   io_apb_PWDATA,\n",
      "  output     [31:0]   io_apb_PRDATA,\n",
      "  output              io_apb_PSLVERROR,\n",
      "  input               clk,\n",
      "  input               reset\n",
      ");\n",
      "  reg                 busif2_readError;\n",
      "  reg        [31:0]   busif2_readData;\n",
      "  wire                busif2_askWrite;\n",
      "  wire                busif2_askRead;\n",
      "  wire                busif2_doWrite;\n",
      "  wire                busif2_doRead;\n",
      "  wire                _zz_1;\n",
      "  wire                _zz_2;\n",
      "  wire                _zz_3;\n",
      "  reg        [0:0]    _zz_4;\n",
      "  reg        [0:0]    _zz_5;\n",
      "  reg        [0:0]    _zz_6;\n",
      "  reg        [0:0]    _zz_7;\n",
      "  reg        [0:0]    _zz_8;\n",
      "  reg        [0:0]    _zz_9;\n",
      "  reg        [0:0]    _zz_10;\n",
      "  reg        [0:0]    _zz_11;\n",
      "  reg        [0:0]    _zz_12;\n",
      "\n",
      "  assign io_apb_PREADY = 1'b1;\n",
      "  assign io_apb_PRDATA = busif2_readData;\n",
      "  assign io_apb_PSLVERROR = busif2_readError;\n",
      "  assign busif2_askWrite = ((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PWRITE);\n",
      "  assign busif2_askRead = ((io_apb_PSEL[0] && io_apb_PENABLE) && (! io_apb_PWRITE));\n",
      "  assign busif2_doWrite = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && io_apb_PWRITE);\n",
      "  assign busif2_doRead = (((io_apb_PSEL[0] && io_apb_PENABLE) && io_apb_PREADY) && (! io_apb_PWRITE));\n",
      "  assign _zz_1 = ((io_apb_PADDR == 16'h0) && busif2_doWrite);\n",
      "  assign _zz_2 = ((io_apb_PADDR == 16'h0004) && busif2_doWrite);\n",
      "  assign _zz_3 = ((io_apb_PADDR == 16'h0008) && busif2_doRead);\n",
      "  assign io_interrupt = ({(_zz_11[0] && _zz_12[0]),{(_zz_8[0] && _zz_9[0]),(_zz_5[0] && _zz_6[0])}} != 3'b000);\n",
      "  always @ (posedge clk or posedge reset) begin\n",
      "    if (reset) begin\n",
      "      busif2_readError <= 1'b0;\n",
      "      busif2_readData <= 32'h0;\n",
      "      _zz_4 <= 1'b0;\n",
      "      _zz_5 <= 1'b0;\n",
      "      _zz_6 <= 1'b0;\n",
      "      _zz_7 <= 1'b0;\n",
      "      _zz_8 <= 1'b0;\n",
      "      _zz_9 <= 1'b0;\n",
      "      _zz_10 <= 1'b0;\n",
      "      _zz_11 <= 1'b0;\n",
      "      _zz_12 <= 1'b0;\n",
      "    end else begin\n",
      "      if(_zz_1)begin\n",
      "        _zz_4 <= io_apb_PWDATA[0 : 0];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        _zz_5 <= io_apb_PWDATA[0 : 0];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        _zz_6 <= 1'b0;\n",
      "      end\n",
      "      if((io_tx_done && _zz_4[0]))begin\n",
      "        _zz_6[0] <= 1'b1;\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        _zz_7 <= io_apb_PWDATA[1 : 1];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        _zz_8 <= io_apb_PWDATA[1 : 1];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        _zz_9 <= 1'b0;\n",
      "      end\n",
      "      if((io_rx_done && _zz_7[0]))begin\n",
      "        _zz_9[0] <= 1'b1;\n",
      "      end\n",
      "      if(_zz_1)begin\n",
      "        _zz_10 <= io_apb_PWDATA[2 : 2];\n",
      "      end\n",
      "      if(_zz_2)begin\n",
      "        _zz_11 <= io_apb_PWDATA[2 : 2];\n",
      "      end\n",
      "      if(_zz_3)begin\n",
      "        _zz_12 <= 1'b0;\n",
      "      end\n",
      "      if((io_frame_end && _zz_10[0]))begin\n",
      "        _zz_12[0] <= 1'b1;\n",
      "      end\n",
      "      if(busif2_doRead)begin\n",
      "        case(io_apb_PADDR)\n",
      "          16'h0 : begin\n",
      "            busif2_readData <= {29'h0,{_zz_10,{_zz_7,_zz_4}}};\n",
      "            busif2_readError <= 1'b0;\n",
      "          end\n",
      "          16'h0004 : begin\n",
      "            busif2_readData <= {29'h0,{_zz_11,{_zz_8,_zz_5}}};\n",
      "            busif2_readError <= 1'b0;\n",
      "          end\n",
      "          16'h0008 : begin\n",
      "            busif2_readData <= {29'h0,{_zz_12,{_zz_9,_zz_6}}};\n",
      "            busif2_readError <= 1'b0;\n",
      "          end\n",
      "          default : begin\n",
      "            busif2_readData <= 32'h0;\n",
      "            busif2_readError <= 1'b1;\n",
      "          end\n",
      "        endcase\n",
      "      end\n",
      "    end\n",
      "  end\n",
      "\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "defined \u001b[32mclass\u001b[39m \u001b[36mcpInterruptFactoryExample\u001b[39m"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "class cpInterruptFactoryExample extends Component {\n",
    "  val io = new Bundle {\n",
    "    val tx_done, rx_done, frame_end = in Bool()\n",
    "    val interrupt = out Bool()\n",
    "    val apb = slave(Apb3(Apb3Config(16, 32)))\n",
    "  }\n",
    "  val busif2 = Apb3BusInterface(io.apb, (0x000, 100 Byte))\n",
    "\n",
    "  val tx = io.tx_done\n",
    "  val rx = io.rx_done\n",
    "  val frame = io.frame_end\n",
    "\n",
    "  io.interrupt := InterruptFactory(busif2,\"M_CP\",tx,rx,frame)\n",
    "}\n",
    "showRtl(new cpInterruptFactoryExample)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "<iframe src=\"./source/InterruptRegIf2.html\"></iframe> "
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Scala",
   "language": "scala",
   "name": "scala"
  },
  "language_info": {
   "codemirror_mode": "text/x-scala",
   "file_extension": ".scala",
   "mimetype": "text/x-scala",
   "name": "scala",
   "nbconvert_exporter": "script",
   "version": "2.12.6"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
