DECL|BUFF_CTL|member|__IOM uint32_t BUFF_CTL; /*!< 0x00001500 Buffer control */
DECL|CAL_SUP_CLR|member|__IOM uint32_t CAL_SUP_CLR; /*!< 0x00001804 Calibration support clear and reset */
DECL|CAL_SUP_SET|member|__IOM uint32_t CAL_SUP_SET; /*!< 0x00001800 Calibration support set and read */
DECL|CM0_CLOCK_CTL|member|__IOM uint32_t CM0_CLOCK_CTL; /*!< 0x00001008 CM0+ clock control */
DECL|CM0_CTL|member|__IOM uint32_t CM0_CTL; /*!< 0x00001000 CM0+ control */
DECL|CM0_INT0_STATUS|member|__IM uint32_t CM0_INT0_STATUS; /*!< 0x00001100 CM0+ interrupt 0 status */
DECL|CM0_INT1_STATUS|member|__IM uint32_t CM0_INT1_STATUS; /*!< 0x00001104 CM0+ interrupt 1 status */
DECL|CM0_INT2_STATUS|member|__IM uint32_t CM0_INT2_STATUS; /*!< 0x00001108 CM0+ interrupt 2 status */
DECL|CM0_INT3_STATUS|member|__IM uint32_t CM0_INT3_STATUS; /*!< 0x0000110C CM0+ interrupt 3 status */
DECL|CM0_INT4_STATUS|member|__IM uint32_t CM0_INT4_STATUS; /*!< 0x00001110 CM0+ interrupt 4 status */
DECL|CM0_INT5_STATUS|member|__IM uint32_t CM0_INT5_STATUS; /*!< 0x00001114 CM0+ interrupt 5 status */
DECL|CM0_INT6_STATUS|member|__IM uint32_t CM0_INT6_STATUS; /*!< 0x00001118 CM0+ interrupt 6 status */
DECL|CM0_INT7_STATUS|member|__IM uint32_t CM0_INT7_STATUS; /*!< 0x0000111C CM0+ interrupt 7 status */
DECL|CM0_NMI_CTL|member|__IOM uint32_t CM0_NMI_CTL[4]; /*!< 0x00001140 CM0+ NMI control */
DECL|CM0_PC0_HANDLER|member|__IOM uint32_t CM0_PC0_HANDLER; /*!< 0x00002040 CM0+ protection context 0 handler */
DECL|CM0_PC1_HANDLER|member|__IOM uint32_t CM0_PC1_HANDLER; /*!< 0x00002044 CM0+ protection context 1 handler */
DECL|CM0_PC2_HANDLER|member|__IOM uint32_t CM0_PC2_HANDLER; /*!< 0x00002048 CM0+ protection context 2 handler */
DECL|CM0_PC3_HANDLER|member|__IOM uint32_t CM0_PC3_HANDLER; /*!< 0x0000204C CM0+ protection context 3 handler */
DECL|CM0_PC_CTL|member|__IOM uint32_t CM0_PC_CTL; /*!< 0x00002000 CM0+ protection context control */
DECL|CM0_STATUS|member|__IM uint32_t CM0_STATUS; /*!< 0x00001004 CM0+ status */
DECL|CM0_SYSTEM_INT_CTL|member|__IOM uint32_t CM0_SYSTEM_INT_CTL[1023]; /*!< 0x00008000 CM0+ system interrupt control */
DECL|CM0_VECTOR_TABLE_BASE|member|__IOM uint32_t CM0_VECTOR_TABLE_BASE; /*!< 0x00001120 CM0+ vector table base */
DECL|CM4_CLOCK_CTL|member|__IOM uint32_t CM4_CLOCK_CTL; /*!< 0x00000008 CM4 clock control */
DECL|CM4_CTL|member|__IOM uint32_t CM4_CTL; /*!< 0x0000000C CM4 control */
DECL|CM4_INT0_STATUS|member|__IM uint32_t CM4_INT0_STATUS; /*!< 0x00000100 CM4 interrupt 0 status */
DECL|CM4_INT1_STATUS|member|__IM uint32_t CM4_INT1_STATUS; /*!< 0x00000104 CM4 interrupt 1 status */
DECL|CM4_INT2_STATUS|member|__IM uint32_t CM4_INT2_STATUS; /*!< 0x00000108 CM4 interrupt 2 status */
DECL|CM4_INT3_STATUS|member|__IM uint32_t CM4_INT3_STATUS; /*!< 0x0000010C CM4 interrupt 3 status */
DECL|CM4_INT4_STATUS|member|__IM uint32_t CM4_INT4_STATUS; /*!< 0x00000110 CM4 interrupt 4 status */
DECL|CM4_INT5_STATUS|member|__IM uint32_t CM4_INT5_STATUS; /*!< 0x00000114 CM4 interrupt 5 status */
DECL|CM4_INT6_STATUS|member|__IM uint32_t CM4_INT6_STATUS; /*!< 0x00000118 CM4 interrupt 6 status */
DECL|CM4_INT7_STATUS|member|__IM uint32_t CM4_INT7_STATUS; /*!< 0x0000011C CM4 interrupt 7 status */
DECL|CM4_NMI_CTL|member|__IOM uint32_t CM4_NMI_CTL[4]; /*!< 0x00000240 CM4 NMI control */
DECL|CM4_PWR_CTL|member|__IOM uint32_t CM4_PWR_CTL; /*!< 0x00001200 CM4 power control */
DECL|CM4_PWR_DELAY_CTL|member|__IOM uint32_t CM4_PWR_DELAY_CTL; /*!< 0x00001204 CM4 power control */
DECL|CM4_STATUS|member|__IM uint32_t CM4_STATUS; /*!< 0x00000004 CM4 status */
DECL|CM4_SYSTEM_INT_CTL|member|__IOM uint32_t CM4_SYSTEM_INT_CTL[1023]; /*!< 0x0000A000 CM4 system interrupt control */
DECL|CM4_VECTOR_TABLE_BASE|member|__IOM uint32_t CM4_VECTOR_TABLE_BASE; /*!< 0x00000200 CM4 vector table base */
DECL|CPUSS_V2_BUFF_CTL_WRITE_BUFF_Msk|macro|CPUSS_V2_BUFF_CTL_WRITE_BUFF_Msk
DECL|CPUSS_V2_BUFF_CTL_WRITE_BUFF_Pos|macro|CPUSS_V2_BUFF_CTL_WRITE_BUFF_Pos
DECL|CPUSS_V2_CAL_SUP_CLR_DATA_Msk|macro|CPUSS_V2_CAL_SUP_CLR_DATA_Msk
DECL|CPUSS_V2_CAL_SUP_CLR_DATA_Pos|macro|CPUSS_V2_CAL_SUP_CLR_DATA_Pos
DECL|CPUSS_V2_CAL_SUP_SET_DATA_Msk|macro|CPUSS_V2_CAL_SUP_SET_DATA_Msk
DECL|CPUSS_V2_CAL_SUP_SET_DATA_Pos|macro|CPUSS_V2_CAL_SUP_SET_DATA_Pos
DECL|CPUSS_V2_CM0_CLOCK_CTL_PERI_INT_DIV_Msk|macro|CPUSS_V2_CM0_CLOCK_CTL_PERI_INT_DIV_Msk
DECL|CPUSS_V2_CM0_CLOCK_CTL_PERI_INT_DIV_Pos|macro|CPUSS_V2_CM0_CLOCK_CTL_PERI_INT_DIV_Pos
DECL|CPUSS_V2_CM0_CLOCK_CTL_SLOW_INT_DIV_Msk|macro|CPUSS_V2_CM0_CLOCK_CTL_SLOW_INT_DIV_Msk
DECL|CPUSS_V2_CM0_CLOCK_CTL_SLOW_INT_DIV_Pos|macro|CPUSS_V2_CM0_CLOCK_CTL_SLOW_INT_DIV_Pos
DECL|CPUSS_V2_CM0_CTL_ENABLED_Msk|macro|CPUSS_V2_CM0_CTL_ENABLED_Msk
DECL|CPUSS_V2_CM0_CTL_ENABLED_Pos|macro|CPUSS_V2_CM0_CTL_ENABLED_Pos
DECL|CPUSS_V2_CM0_CTL_SLV_STALL_Msk|macro|CPUSS_V2_CM0_CTL_SLV_STALL_Msk
DECL|CPUSS_V2_CM0_CTL_SLV_STALL_Pos|macro|CPUSS_V2_CM0_CTL_SLV_STALL_Pos
DECL|CPUSS_V2_CM0_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_CM0_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_CM0_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_CM0_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT0_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT1_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT2_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT3_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT4_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT5_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT6_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM0_INT7_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM0_NMI_CTL_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM0_NMI_CTL_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM0_NMI_CTL_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM0_NMI_CTL_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM0_PC0_HANDLER_ADDR_Msk|macro|CPUSS_V2_CM0_PC0_HANDLER_ADDR_Msk
DECL|CPUSS_V2_CM0_PC0_HANDLER_ADDR_Pos|macro|CPUSS_V2_CM0_PC0_HANDLER_ADDR_Pos
DECL|CPUSS_V2_CM0_PC1_HANDLER_ADDR_Msk|macro|CPUSS_V2_CM0_PC1_HANDLER_ADDR_Msk
DECL|CPUSS_V2_CM0_PC1_HANDLER_ADDR_Pos|macro|CPUSS_V2_CM0_PC1_HANDLER_ADDR_Pos
DECL|CPUSS_V2_CM0_PC2_HANDLER_ADDR_Msk|macro|CPUSS_V2_CM0_PC2_HANDLER_ADDR_Msk
DECL|CPUSS_V2_CM0_PC2_HANDLER_ADDR_Pos|macro|CPUSS_V2_CM0_PC2_HANDLER_ADDR_Pos
DECL|CPUSS_V2_CM0_PC3_HANDLER_ADDR_Msk|macro|CPUSS_V2_CM0_PC3_HANDLER_ADDR_Msk
DECL|CPUSS_V2_CM0_PC3_HANDLER_ADDR_Pos|macro|CPUSS_V2_CM0_PC3_HANDLER_ADDR_Pos
DECL|CPUSS_V2_CM0_PC_CTL_VALID_Msk|macro|CPUSS_V2_CM0_PC_CTL_VALID_Msk
DECL|CPUSS_V2_CM0_PC_CTL_VALID_Pos|macro|CPUSS_V2_CM0_PC_CTL_VALID_Pos
DECL|CPUSS_V2_CM0_STATUS_SLEEPDEEP_Msk|macro|CPUSS_V2_CM0_STATUS_SLEEPDEEP_Msk
DECL|CPUSS_V2_CM0_STATUS_SLEEPDEEP_Pos|macro|CPUSS_V2_CM0_STATUS_SLEEPDEEP_Pos
DECL|CPUSS_V2_CM0_STATUS_SLEEPING_Msk|macro|CPUSS_V2_CM0_STATUS_SLEEPING_Msk
DECL|CPUSS_V2_CM0_STATUS_SLEEPING_Pos|macro|CPUSS_V2_CM0_STATUS_SLEEPING_Pos
DECL|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX_Msk|macro|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX_Msk
DECL|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX_Pos|macro|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_IDX_Pos
DECL|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_Msk|macro|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_Msk
DECL|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_Pos|macro|CPUSS_V2_CM0_SYSTEM_INT_CTL_CPU_INT_VALID_Pos
DECL|CPUSS_V2_CM0_VECTOR_TABLE_BASE_ADDR24_Msk|macro|CPUSS_V2_CM0_VECTOR_TABLE_BASE_ADDR24_Msk
DECL|CPUSS_V2_CM0_VECTOR_TABLE_BASE_ADDR24_Pos|macro|CPUSS_V2_CM0_VECTOR_TABLE_BASE_ADDR24_Pos
DECL|CPUSS_V2_CM4_CLOCK_CTL_FAST_INT_DIV_Msk|macro|CPUSS_V2_CM4_CLOCK_CTL_FAST_INT_DIV_Msk
DECL|CPUSS_V2_CM4_CLOCK_CTL_FAST_INT_DIV_Pos|macro|CPUSS_V2_CM4_CLOCK_CTL_FAST_INT_DIV_Pos
DECL|CPUSS_V2_CM4_CTL_DZC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_DZC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_DZC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_DZC_MASK_Pos
DECL|CPUSS_V2_CM4_CTL_IDC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_IDC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_IDC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_IDC_MASK_Pos
DECL|CPUSS_V2_CM4_CTL_IOC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_IOC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_IOC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_IOC_MASK_Pos
DECL|CPUSS_V2_CM4_CTL_IXC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_IXC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_IXC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_IXC_MASK_Pos
DECL|CPUSS_V2_CM4_CTL_OFC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_OFC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_OFC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_OFC_MASK_Pos
DECL|CPUSS_V2_CM4_CTL_UFC_MASK_Msk|macro|CPUSS_V2_CM4_CTL_UFC_MASK_Msk
DECL|CPUSS_V2_CM4_CTL_UFC_MASK_Pos|macro|CPUSS_V2_CM4_CTL_UFC_MASK_Pos
DECL|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT0_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT1_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT2_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT3_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT4_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT5_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT6_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_VALID_Msk|macro|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_VALID_Msk
DECL|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_VALID_Pos|macro|CPUSS_V2_CM4_INT7_STATUS_SYSTEM_INT_VALID_Pos
DECL|CPUSS_V2_CM4_NMI_CTL_SYSTEM_INT_IDX_Msk|macro|CPUSS_V2_CM4_NMI_CTL_SYSTEM_INT_IDX_Msk
DECL|CPUSS_V2_CM4_NMI_CTL_SYSTEM_INT_IDX_Pos|macro|CPUSS_V2_CM4_NMI_CTL_SYSTEM_INT_IDX_Pos
DECL|CPUSS_V2_CM4_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_V2_CM4_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_V2_CM4_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_V2_CM4_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_V2_CM4_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_CM4_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_CM4_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_CM4_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_CM4_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_V2_CM4_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_V2_CM4_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_V2_CM4_PWR_DELAY_CTL_UP_Pos
DECL|CPUSS_V2_CM4_STATUS_PWR_DONE_Msk|macro|CPUSS_V2_CM4_STATUS_PWR_DONE_Msk
DECL|CPUSS_V2_CM4_STATUS_PWR_DONE_Pos|macro|CPUSS_V2_CM4_STATUS_PWR_DONE_Pos
DECL|CPUSS_V2_CM4_STATUS_SLEEPDEEP_Msk|macro|CPUSS_V2_CM4_STATUS_SLEEPDEEP_Msk
DECL|CPUSS_V2_CM4_STATUS_SLEEPDEEP_Pos|macro|CPUSS_V2_CM4_STATUS_SLEEPDEEP_Pos
DECL|CPUSS_V2_CM4_STATUS_SLEEPING_Msk|macro|CPUSS_V2_CM4_STATUS_SLEEPING_Msk
DECL|CPUSS_V2_CM4_STATUS_SLEEPING_Pos|macro|CPUSS_V2_CM4_STATUS_SLEEPING_Pos
DECL|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_IDX_Msk|macro|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_IDX_Msk
DECL|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_IDX_Pos|macro|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_IDX_Pos
DECL|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_VALID_Msk|macro|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_VALID_Msk
DECL|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_VALID_Pos|macro|CPUSS_V2_CM4_SYSTEM_INT_CTL_CPU_INT_VALID_Pos
DECL|CPUSS_V2_CM4_VECTOR_TABLE_BASE_ADDR22_Msk|macro|CPUSS_V2_CM4_VECTOR_TABLE_BASE_ADDR22_Msk
DECL|CPUSS_V2_CM4_VECTOR_TABLE_BASE_ADDR22_Pos|macro|CPUSS_V2_CM4_VECTOR_TABLE_BASE_ADDR22_Pos
DECL|CPUSS_V2_DP_STATUS_SWJ_CONNECTED_Msk|macro|CPUSS_V2_DP_STATUS_SWJ_CONNECTED_Msk
DECL|CPUSS_V2_DP_STATUS_SWJ_CONNECTED_Pos|macro|CPUSS_V2_DP_STATUS_SWJ_CONNECTED_Pos
DECL|CPUSS_V2_DP_STATUS_SWJ_DEBUG_EN_Msk|macro|CPUSS_V2_DP_STATUS_SWJ_DEBUG_EN_Msk
DECL|CPUSS_V2_DP_STATUS_SWJ_DEBUG_EN_Pos|macro|CPUSS_V2_DP_STATUS_SWJ_DEBUG_EN_Pos
DECL|CPUSS_V2_DP_STATUS_SWJ_JTAG_SEL_Msk|macro|CPUSS_V2_DP_STATUS_SWJ_JTAG_SEL_Msk
DECL|CPUSS_V2_DP_STATUS_SWJ_JTAG_SEL_Pos|macro|CPUSS_V2_DP_STATUS_SWJ_JTAG_SEL_Pos
DECL|CPUSS_V2_ECC_CTL_PARITY_Msk|macro|CPUSS_V2_ECC_CTL_PARITY_Msk
DECL|CPUSS_V2_ECC_CTL_PARITY_Pos|macro|CPUSS_V2_ECC_CTL_PARITY_Pos
DECL|CPUSS_V2_ECC_CTL_WORD_ADDR_Msk|macro|CPUSS_V2_ECC_CTL_WORD_ADDR_Msk
DECL|CPUSS_V2_ECC_CTL_WORD_ADDR_Pos|macro|CPUSS_V2_ECC_CTL_WORD_ADDR_Pos
DECL|CPUSS_V2_IDENTITY_MS_Msk|macro|CPUSS_V2_IDENTITY_MS_Msk
DECL|CPUSS_V2_IDENTITY_MS_Pos|macro|CPUSS_V2_IDENTITY_MS_Pos
DECL|CPUSS_V2_IDENTITY_NS_Msk|macro|CPUSS_V2_IDENTITY_NS_Msk
DECL|CPUSS_V2_IDENTITY_NS_Pos|macro|CPUSS_V2_IDENTITY_NS_Pos
DECL|CPUSS_V2_IDENTITY_PC_Msk|macro|CPUSS_V2_IDENTITY_PC_Msk
DECL|CPUSS_V2_IDENTITY_PC_Pos|macro|CPUSS_V2_IDENTITY_PC_Pos
DECL|CPUSS_V2_IDENTITY_P_Msk|macro|CPUSS_V2_IDENTITY_P_Msk
DECL|CPUSS_V2_IDENTITY_P_Pos|macro|CPUSS_V2_IDENTITY_P_Pos
DECL|CPUSS_V2_MBIST_STAT_SFP_FAIL_Msk|macro|CPUSS_V2_MBIST_STAT_SFP_FAIL_Msk
DECL|CPUSS_V2_MBIST_STAT_SFP_FAIL_Pos|macro|CPUSS_V2_MBIST_STAT_SFP_FAIL_Pos
DECL|CPUSS_V2_MBIST_STAT_SFP_READY_Msk|macro|CPUSS_V2_MBIST_STAT_SFP_READY_Msk
DECL|CPUSS_V2_MBIST_STAT_SFP_READY_Pos|macro|CPUSS_V2_MBIST_STAT_SFP_READY_Pos
DECL|CPUSS_V2_PRODUCT_ID_FAMILY_ID_Msk|macro|CPUSS_V2_PRODUCT_ID_FAMILY_ID_Msk
DECL|CPUSS_V2_PRODUCT_ID_FAMILY_ID_Pos|macro|CPUSS_V2_PRODUCT_ID_FAMILY_ID_Pos
DECL|CPUSS_V2_PRODUCT_ID_MAJOR_REV_Msk|macro|CPUSS_V2_PRODUCT_ID_MAJOR_REV_Msk
DECL|CPUSS_V2_PRODUCT_ID_MAJOR_REV_Pos|macro|CPUSS_V2_PRODUCT_ID_MAJOR_REV_Pos
DECL|CPUSS_V2_PRODUCT_ID_MINOR_REV_Msk|macro|CPUSS_V2_PRODUCT_ID_MINOR_REV_Msk
DECL|CPUSS_V2_PRODUCT_ID_MINOR_REV_Pos|macro|CPUSS_V2_PRODUCT_ID_MINOR_REV_Pos
DECL|CPUSS_V2_PROTECTION_STATE_Msk|macro|CPUSS_V2_PROTECTION_STATE_Msk
DECL|CPUSS_V2_PROTECTION_STATE_Pos|macro|CPUSS_V2_PROTECTION_STATE_Pos
DECL|CPUSS_V2_RAM0_CTL0_ECC_AUTO_CORRECT_Msk|macro|CPUSS_V2_RAM0_CTL0_ECC_AUTO_CORRECT_Msk
DECL|CPUSS_V2_RAM0_CTL0_ECC_AUTO_CORRECT_Pos|macro|CPUSS_V2_RAM0_CTL0_ECC_AUTO_CORRECT_Pos
DECL|CPUSS_V2_RAM0_CTL0_ECC_EN_Msk|macro|CPUSS_V2_RAM0_CTL0_ECC_EN_Msk
DECL|CPUSS_V2_RAM0_CTL0_ECC_EN_Pos|macro|CPUSS_V2_RAM0_CTL0_ECC_EN_Pos
DECL|CPUSS_V2_RAM0_CTL0_ECC_INJ_EN_Msk|macro|CPUSS_V2_RAM0_CTL0_ECC_INJ_EN_Msk
DECL|CPUSS_V2_RAM0_CTL0_ECC_INJ_EN_Pos|macro|CPUSS_V2_RAM0_CTL0_ECC_INJ_EN_Pos
DECL|CPUSS_V2_RAM0_CTL0_FAST_WS_Msk|macro|CPUSS_V2_RAM0_CTL0_FAST_WS_Msk
DECL|CPUSS_V2_RAM0_CTL0_FAST_WS_Pos|macro|CPUSS_V2_RAM0_CTL0_FAST_WS_Pos
DECL|CPUSS_V2_RAM0_CTL0_SLOW_WS_Msk|macro|CPUSS_V2_RAM0_CTL0_SLOW_WS_Msk
DECL|CPUSS_V2_RAM0_CTL0_SLOW_WS_Pos|macro|CPUSS_V2_RAM0_CTL0_SLOW_WS_Pos
DECL|CPUSS_V2_RAM0_PWR_MACRO_CTL_PWR_MODE_Msk|macro|CPUSS_V2_RAM0_PWR_MACRO_CTL_PWR_MODE_Msk
DECL|CPUSS_V2_RAM0_PWR_MACRO_CTL_PWR_MODE_Pos|macro|CPUSS_V2_RAM0_PWR_MACRO_CTL_PWR_MODE_Pos
DECL|CPUSS_V2_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_RAM0_PWR_MACRO_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_RAM0_STATUS_WB_EMPTY_Msk|macro|CPUSS_V2_RAM0_STATUS_WB_EMPTY_Msk
DECL|CPUSS_V2_RAM0_STATUS_WB_EMPTY_Pos|macro|CPUSS_V2_RAM0_STATUS_WB_EMPTY_Pos
DECL|CPUSS_V2_RAM1_CTL0_ECC_AUTO_CORRECT_Msk|macro|CPUSS_V2_RAM1_CTL0_ECC_AUTO_CORRECT_Msk
DECL|CPUSS_V2_RAM1_CTL0_ECC_AUTO_CORRECT_Pos|macro|CPUSS_V2_RAM1_CTL0_ECC_AUTO_CORRECT_Pos
DECL|CPUSS_V2_RAM1_CTL0_ECC_EN_Msk|macro|CPUSS_V2_RAM1_CTL0_ECC_EN_Msk
DECL|CPUSS_V2_RAM1_CTL0_ECC_EN_Pos|macro|CPUSS_V2_RAM1_CTL0_ECC_EN_Pos
DECL|CPUSS_V2_RAM1_CTL0_ECC_INJ_EN_Msk|macro|CPUSS_V2_RAM1_CTL0_ECC_INJ_EN_Msk
DECL|CPUSS_V2_RAM1_CTL0_ECC_INJ_EN_Pos|macro|CPUSS_V2_RAM1_CTL0_ECC_INJ_EN_Pos
DECL|CPUSS_V2_RAM1_CTL0_FAST_WS_Msk|macro|CPUSS_V2_RAM1_CTL0_FAST_WS_Msk
DECL|CPUSS_V2_RAM1_CTL0_FAST_WS_Pos|macro|CPUSS_V2_RAM1_CTL0_FAST_WS_Pos
DECL|CPUSS_V2_RAM1_CTL0_SLOW_WS_Msk|macro|CPUSS_V2_RAM1_CTL0_SLOW_WS_Msk
DECL|CPUSS_V2_RAM1_CTL0_SLOW_WS_Pos|macro|CPUSS_V2_RAM1_CTL0_SLOW_WS_Pos
DECL|CPUSS_V2_RAM1_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_V2_RAM1_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_V2_RAM1_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_V2_RAM1_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_V2_RAM1_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_RAM1_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_RAM1_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_RAM1_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_RAM1_STATUS_WB_EMPTY_Msk|macro|CPUSS_V2_RAM1_STATUS_WB_EMPTY_Msk
DECL|CPUSS_V2_RAM1_STATUS_WB_EMPTY_Pos|macro|CPUSS_V2_RAM1_STATUS_WB_EMPTY_Pos
DECL|CPUSS_V2_RAM2_CTL0_ECC_AUTO_CORRECT_Msk|macro|CPUSS_V2_RAM2_CTL0_ECC_AUTO_CORRECT_Msk
DECL|CPUSS_V2_RAM2_CTL0_ECC_AUTO_CORRECT_Pos|macro|CPUSS_V2_RAM2_CTL0_ECC_AUTO_CORRECT_Pos
DECL|CPUSS_V2_RAM2_CTL0_ECC_EN_Msk|macro|CPUSS_V2_RAM2_CTL0_ECC_EN_Msk
DECL|CPUSS_V2_RAM2_CTL0_ECC_EN_Pos|macro|CPUSS_V2_RAM2_CTL0_ECC_EN_Pos
DECL|CPUSS_V2_RAM2_CTL0_ECC_INJ_EN_Msk|macro|CPUSS_V2_RAM2_CTL0_ECC_INJ_EN_Msk
DECL|CPUSS_V2_RAM2_CTL0_ECC_INJ_EN_Pos|macro|CPUSS_V2_RAM2_CTL0_ECC_INJ_EN_Pos
DECL|CPUSS_V2_RAM2_CTL0_FAST_WS_Msk|macro|CPUSS_V2_RAM2_CTL0_FAST_WS_Msk
DECL|CPUSS_V2_RAM2_CTL0_FAST_WS_Pos|macro|CPUSS_V2_RAM2_CTL0_FAST_WS_Pos
DECL|CPUSS_V2_RAM2_CTL0_SLOW_WS_Msk|macro|CPUSS_V2_RAM2_CTL0_SLOW_WS_Msk
DECL|CPUSS_V2_RAM2_CTL0_SLOW_WS_Pos|macro|CPUSS_V2_RAM2_CTL0_SLOW_WS_Pos
DECL|CPUSS_V2_RAM2_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_V2_RAM2_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_V2_RAM2_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_V2_RAM2_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_V2_RAM2_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_RAM2_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_RAM2_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_RAM2_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_RAM2_STATUS_WB_EMPTY_Msk|macro|CPUSS_V2_RAM2_STATUS_WB_EMPTY_Msk
DECL|CPUSS_V2_RAM2_STATUS_WB_EMPTY_Pos|macro|CPUSS_V2_RAM2_STATUS_WB_EMPTY_Pos
DECL|CPUSS_V2_RAM_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_V2_RAM_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_V2_RAM_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_V2_RAM_PWR_DELAY_CTL_UP_Pos
DECL|CPUSS_V2_ROM_CTL_FAST_WS_Msk|macro|CPUSS_V2_ROM_CTL_FAST_WS_Msk
DECL|CPUSS_V2_ROM_CTL_FAST_WS_Pos|macro|CPUSS_V2_ROM_CTL_FAST_WS_Pos
DECL|CPUSS_V2_ROM_CTL_SLOW_WS_Msk|macro|CPUSS_V2_ROM_CTL_SLOW_WS_Msk
DECL|CPUSS_V2_ROM_CTL_SLOW_WS_Pos|macro|CPUSS_V2_ROM_CTL_SLOW_WS_Pos
DECL|CPUSS_V2_SECTION_SIZE|macro|CPUSS_V2_SECTION_SIZE
DECL|CPUSS_V2_SYSTICK_CTL_CLOCK_SOURCE_Msk|macro|CPUSS_V2_SYSTICK_CTL_CLOCK_SOURCE_Msk
DECL|CPUSS_V2_SYSTICK_CTL_CLOCK_SOURCE_Pos|macro|CPUSS_V2_SYSTICK_CTL_CLOCK_SOURCE_Pos
DECL|CPUSS_V2_SYSTICK_CTL_NOREF_Msk|macro|CPUSS_V2_SYSTICK_CTL_NOREF_Msk
DECL|CPUSS_V2_SYSTICK_CTL_NOREF_Pos|macro|CPUSS_V2_SYSTICK_CTL_NOREF_Pos
DECL|CPUSS_V2_SYSTICK_CTL_SKEW_Msk|macro|CPUSS_V2_SYSTICK_CTL_SKEW_Msk
DECL|CPUSS_V2_SYSTICK_CTL_SKEW_Pos|macro|CPUSS_V2_SYSTICK_CTL_SKEW_Pos
DECL|CPUSS_V2_SYSTICK_CTL_TENMS_Msk|macro|CPUSS_V2_SYSTICK_CTL_TENMS_Msk
DECL|CPUSS_V2_SYSTICK_CTL_TENMS_Pos|macro|CPUSS_V2_SYSTICK_CTL_TENMS_Pos
DECL|CPUSS_V2_TRIM_RAM_CTL_TRIM_Msk|macro|CPUSS_V2_TRIM_RAM_CTL_TRIM_Msk
DECL|CPUSS_V2_TRIM_RAM_CTL_TRIM_Pos|macro|CPUSS_V2_TRIM_RAM_CTL_TRIM_Pos
DECL|CPUSS_V2_TRIM_ROM_CTL_TRIM_Msk|macro|CPUSS_V2_TRIM_ROM_CTL_TRIM_Msk
DECL|CPUSS_V2_TRIM_ROM_CTL_TRIM_Pos|macro|CPUSS_V2_TRIM_ROM_CTL_TRIM_Pos
DECL|CPUSS_V2_Type|typedef|} CPUSS_V2_Type; /*!< Size = 45052 (0xAFFC) */
DECL|CPUSS_V2_UDB_PWR_CTL_PWR_MODE_Msk|macro|CPUSS_V2_UDB_PWR_CTL_PWR_MODE_Msk
DECL|CPUSS_V2_UDB_PWR_CTL_PWR_MODE_Pos|macro|CPUSS_V2_UDB_PWR_CTL_PWR_MODE_Pos
DECL|CPUSS_V2_UDB_PWR_CTL_VECTKEYSTAT_Msk|macro|CPUSS_V2_UDB_PWR_CTL_VECTKEYSTAT_Msk
DECL|CPUSS_V2_UDB_PWR_CTL_VECTKEYSTAT_Pos|macro|CPUSS_V2_UDB_PWR_CTL_VECTKEYSTAT_Pos
DECL|CPUSS_V2_UDB_PWR_DELAY_CTL_UP_Msk|macro|CPUSS_V2_UDB_PWR_DELAY_CTL_UP_Msk
DECL|CPUSS_V2_UDB_PWR_DELAY_CTL_UP_Pos|macro|CPUSS_V2_UDB_PWR_DELAY_CTL_UP_Pos
DECL|DP_STATUS|member|__IM uint32_t DP_STATUS; /*!< 0x00001410 Debug port status */
DECL|ECC_CTL|member|__IOM uint32_t ECC_CTL; /*!< 0x000013C8 ECC control */
DECL|IDENTITY|member|__IM uint32_t IDENTITY; /*!< 0x00000000 Identity */
DECL|MBIST_STAT|member|__IM uint32_t MBIST_STAT; /*!< 0x00001704 Memory BIST status */
DECL|PRODUCT_ID|member|__IM uint32_t PRODUCT_ID; /*!< 0x00001400 Product identifier and version (same as CoreSight RomTables) */
DECL|PROTECTION|member|__IOM uint32_t PROTECTION; /*!< 0x000020C4 Protection status */
DECL|RAM0_CTL0|member|__IOM uint32_t RAM0_CTL0; /*!< 0x00001300 RAM 0 control */
DECL|RAM0_PWR_MACRO_CTL|member|__IOM uint32_t RAM0_PWR_MACRO_CTL[16]; /*!< 0x00001340 RAM 0 power control */
DECL|RAM0_STATUS|member|__IM uint32_t RAM0_STATUS; /*!< 0x00001304 RAM 0 status */
DECL|RAM1_CTL0|member|__IOM uint32_t RAM1_CTL0; /*!< 0x00001380 RAM 1 control */
DECL|RAM1_PWR_CTL|member|__IOM uint32_t RAM1_PWR_CTL; /*!< 0x00001388 RAM 1 power control */
DECL|RAM1_STATUS|member|__IM uint32_t RAM1_STATUS; /*!< 0x00001384 RAM 1 status */
DECL|RAM2_CTL0|member|__IOM uint32_t RAM2_CTL0; /*!< 0x000013A0 RAM 2 control */
DECL|RAM2_PWR_CTL|member|__IOM uint32_t RAM2_PWR_CTL; /*!< 0x000013A8 RAM 2 power control */
DECL|RAM2_STATUS|member|__IM uint32_t RAM2_STATUS; /*!< 0x000013A4 RAM 2 status */
DECL|RAM_PWR_DELAY_CTL|member|__IOM uint32_t RAM_PWR_DELAY_CTL; /*!< 0x000013C0 Power up delay used for all SRAM power domains */
DECL|RESERVED10|member|__IM uint32_t RESERVED10[5];
DECL|RESERVED11|member|__IM uint32_t RESERVED11[5];
DECL|RESERVED12|member|__IM uint32_t RESERVED12[13];
DECL|RESERVED13|member|__IM uint32_t RESERVED13[3];
DECL|RESERVED14|member|__IM uint32_t RESERVED14[59];
DECL|RESERVED15|member|__IM uint32_t RESERVED15[63];
DECL|RESERVED16|member|__IM uint32_t RESERVED16[64];
DECL|RESERVED17|member|__IM uint32_t RESERVED17[62];
DECL|RESERVED18|member|__IM uint32_t RESERVED18[510];
DECL|RESERVED19|member|__IM uint32_t RESERVED19[15];
DECL|RESERVED1|member|__IM uint32_t RESERVED1[56];
DECL|RESERVED20|member|__IM uint32_t RESERVED20[29];
DECL|RESERVED21|member|__IM uint32_t RESERVED21[14];
DECL|RESERVED22|member|__IM uint32_t RESERVED22[6078];
DECL|RESERVED23|member|__IM uint32_t RESERVED23[1025];
DECL|RESERVED2|member|__IM uint32_t RESERVED2[15];
DECL|RESERVED3|member|__IM uint32_t RESERVED3[44];
DECL|RESERVED4|member|__IM uint32_t RESERVED4[830];
DECL|RESERVED5|member|__IM uint32_t RESERVED5[61];
DECL|RESERVED6|member|__IM uint32_t RESERVED6[7];
DECL|RESERVED7|member|__IM uint32_t RESERVED7[44];
DECL|RESERVED8|member|__IM uint32_t RESERVED8[62];
DECL|RESERVED9|member|__IM uint32_t RESERVED9[14];
DECL|RESERVED|member|__IM uint32_t RESERVED[60];
DECL|ROM_CTL|member|__IOM uint32_t ROM_CTL; /*!< 0x000013C4 ROM control */
DECL|SYSTICK_CTL|member|__IOM uint32_t SYSTICK_CTL; /*!< 0x00001600 SysTick timer control */
DECL|TRIM_RAM_CTL|member|__IOM uint32_t TRIM_RAM_CTL; /*!< 0x00002104 RAM trim control */
DECL|TRIM_ROM_CTL|member|__IOM uint32_t TRIM_ROM_CTL; /*!< 0x00002100 ROM trim control */
DECL|UDB_PWR_CTL|member|__IOM uint32_t UDB_PWR_CTL; /*!< 0x00000300 UDB power control */
DECL|UDB_PWR_DELAY_CTL|member|__IOM uint32_t UDB_PWR_DELAY_CTL; /*!< 0x00000304 UDB power control */
DECL|_CYIP_CPUSS_V2_H_|macro|_CYIP_CPUSS_V2_H_
