{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770397170588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770397170588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 06 11:59:30 2026 " "Processing started: Fri Feb 06 11:59:30 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770397170588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770397170588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32I -c RV32I" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770397170589 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1770397171065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file system_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 system_memory-SYN " "Found design unit 1: system_memory-SYN" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171496 ""} { "Info" "ISGN_ENTITY_NAME" "1 system_memory " "Found entity 1: system_memory" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reset_circuit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reset_circuit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reset_circuit-logic " "Found design unit 1: reset_circuit-logic" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reset_circuit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171500 ""} { "Info" "ISGN_ENTITY_NAME" "1 reset_circuit " "Found entity 1: reset_circuit" {  } { { "reset_circuit.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reset_circuit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_test_sim.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_test_sim.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_test_sim-logic " "Found design unit 1: cpu_test_sim-logic" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171503 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_test_sim " "Found entity 1: cpu_test_sim" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu1-logic " "Found design unit 1: cpu1-logic" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171507 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu1 " "Found entity 1: cpu1" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upper_zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file upper_zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 upper_zero_extender-logic " "Found design unit 1: upper_zero_extender-logic" {  } { { "upper_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/upper_zero_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171510 ""} { "Info" "ISGN_ENTITY_NAME" "1 upper_zero_extender " "Found entity 1: upper_zero_extender" {  } { { "upper_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/upper_zero_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-logic " "Found design unit 1: register32-logic" {  } { { "register32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register32.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171513 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register1-logic " "Found design unit 1: register1-logic" {  } { { "register1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171516 ""} { "Info" "ISGN_ENTITY_NAME" "1 register1 " "Found entity 1: register1" {  } { { "register1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reducer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reducer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reducer-logic " "Found design unit 1: reducer-logic" {  } { { "reducer.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reducer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171519 ""} { "Info" "ISGN_ENTITY_NAME" "1 reducer " "Found entity 1: reducer" {  } { { "reducer.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/reducer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-logic " "Found design unit 1: pc-logic" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171522 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-logic " "Found design unit 1: mux4to1-logic" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux4to1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171525 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-logic " "Found design unit 1: mux2to1-logic" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171528 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lower_zero_extender.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lower_zero_extender.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lower_zero_extender-logic " "Found design unit 1: lower_zero_extender-logic" {  } { { "lower_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/lower_zero_extender.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171531 ""} { "Info" "ISGN_ENTITY_NAME" "1 lower_zero_extender " "Found entity 1: lower_zero_extender" {  } { { "lower_zero_extender.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/lower_zero_extender.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4-logic " "Found design unit 1: fulladder4-logic" {  } { { "fulladder4.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171534 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4 " "Found entity 1: fulladder4" {  } { { "fulladder4.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder32-logic " "Found design unit 1: fulladder32-logic" {  } { { "fulladder32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171538 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder32 " "Found entity 1: fulladder32" {  } { { "fulladder32.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder16-logic " "Found design unit 1: fulladder16-logic" {  } { { "fulladder16.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171541 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder16 " "Found entity 1: fulladder16" {  } { { "fulladder16.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder1-logic " "Found design unit 1: fulladder1-logic" {  } { { "fulladder1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171544 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder1 " "Found entity 1: fulladder1" {  } { { "fulladder1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-logic " "Found design unit 1: data_memory-logic" {  } { { "data_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/data_memory.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171547 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-logic " "Found design unit 1: datapath-logic" {  } { { "datapath.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171550 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-logic " "Found design unit 1: control-logic" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171554 ""} { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/control.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-logic " "Found design unit 1: alu-logic" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171557 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171557 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_test_sim " "Elaborating entity \"cpu_test_sim\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770397171635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_memory system_memory:main_memory " "Elaborating entity \"system_memory\" for hierarchy \"system_memory:main_memory\"" {  } { { "cpu_test_sim.vhd" "main_memory" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "altsyncram_component" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171688 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "system_memory:main_memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"system_memory:main_memory\|altsyncram:altsyncram_component\"" {  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "system_memory:main_memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"system_memory:main_memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file system_memory.mif " "Parameter \"init_file\" = \"system_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_port " "Parameter \"operation_mode\" = \"SINGLE_port\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171690 ""}  } { { "system_memory.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/system_memory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770397171690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_04d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_04d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_04d1 " "Found entity 1: altsyncram_04d1" {  } { { "db/altsyncram_04d1.tdf" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_04d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397171760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397171760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_04d1 system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated " "Elaborating entity \"altsyncram_04d1\" for hierarchy \"system_memory:main_memory\|altsyncram:altsyncram_component\|altsyncram_04d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu1 cpu1:main_processor " "Elaborating entity \"cpu1\" for hierarchy \"cpu1:main_processor\"" {  } { { "cpu_test_sim.vhd" "main_processor" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "wEn cpu1.vhd(19) " "VHDL Signal Declaration warning at cpu1.vhd(19): used implicit default value for signal \"wEn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770397171768 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out7 cpu1.vhd(90) " "VHDL Signal Declaration warning at cpu1.vhd(90): used implicit default value for signal \"out7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770397171768 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out6 cpu1.vhd(90) " "VHDL Signal Declaration warning at cpu1.vhd(90): used implicit default value for signal \"out6\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 90 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770397171768 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memOut cpu1.vhd(91) " "Verilog HDL or VHDL warning at cpu1.vhd(91): object \"memOut\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770397171769 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memIn cpu1.vhd(91) " "Verilog HDL or VHDL warning at cpu1.vhd(91): object \"memIn\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 91 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770397171769 "|cpu_test_sim|cpu1:main_processor"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "memAddr cpu1.vhd(92) " "Verilog HDL or VHDL warning at cpu1.vhd(92): object \"memAddr\" assigned a value but never read" {  } { { "cpu1.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 92 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770397171769 "|cpu_test_sim|cpu1:main_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu1:main_processor\|datapath:dat " "Elaborating entity \"datapath\" for hierarchy \"cpu1:main_processor\|datapath:dat\"" {  } { { "cpu1.vhd" "dat" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 cpu1:main_processor\|datapath:dat\|register32:A " "Elaborating entity \"register32\" for hierarchy \"cpu1:main_processor\|datapath:dat\|register32:A\"" {  } { { "datapath.vhd" "A" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register1 cpu1:main_processor\|datapath:dat\|register1:C " "Elaborating entity \"register1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|register1:C\"" {  } { { "datapath.vhd" "C" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu1:main_processor\|datapath:dat\|pc:ProgramCounter " "Elaborating entity \"pc\" for hierarchy \"cpu1:main_processor\|datapath:dat\|pc:ProgramCounter\"" {  } { { "datapath.vhd" "ProgramCounter" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171779 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr pc.vhd(24) " "VHDL Process Statement warning at pc.vhd(24): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pc.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/pc.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171780 "|datapath|pc:ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 cpu1:main_processor\|datapath:dat\|mux2to1:MuxA " "Elaborating entity \"mux2to1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|mux2to1:MuxA\"" {  } { { "datapath.vhd" "MuxA" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 cpu1:main_processor\|datapath:dat\|mux4to1:MuxData " "Elaborating entity \"mux4to1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|mux4to1:MuxData\"" {  } { { "datapath.vhd" "MuxData" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upper_zero_extender cpu1:main_processor\|datapath:dat\|upper_zero_extender:UpperImm " "Elaborating entity \"upper_zero_extender\" for hierarchy \"cpu1:main_processor\|datapath:dat\|upper_zero_extender:UpperImm\"" {  } { { "datapath.vhd" "UpperImm" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lower_zero_extender cpu1:main_processor\|datapath:dat\|lower_zero_extender:LowerImm " "Elaborating entity \"lower_zero_extender\" for hierarchy \"cpu1:main_processor\|datapath:dat\|lower_zero_extender:LowerImm\"" {  } { { "datapath.vhd" "LowerImm" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reducer cpu1:main_processor\|datapath:dat\|reducer:Red " "Elaborating entity \"reducer\" for hierarchy \"cpu1:main_processor\|datapath:dat\|reducer:Red\"" {  } { { "datapath.vhd" "Red" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory cpu1:main_processor\|datapath:dat\|data_memory:DataMemory " "Elaborating entity \"data_memory\" for hierarchy \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\"" {  } { { "datapath.vhd" "DataMemory" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu1:main_processor\|datapath:dat\|alu:ALU0 " "Elaborating entity \"alu\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\"" {  } { { "datapath.vhd" "ALU0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/datapath.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171799 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_result alu.vhd(43) " "VHDL Process Statement warning at alu.vhd(43): signal \"add_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171800 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "add_cout alu.vhd(44) " "VHDL Process Statement warning at alu.vhd(44): signal \"add_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171800 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_result alu.vhd(49) " "VHDL Process Statement warning at alu.vhd(49): signal \"sub_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171800 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sub_cout alu.vhd(50) " "VHDL Process Statement warning at alu.vhd(50): signal \"sub_cout\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171800 "|datapath|alu:ALU0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_result alu.vhd(62) " "VHDL Process Statement warning at alu.vhd(62): signal \"reg_result\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "alu.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1770397171800 "|datapath|alu:ALU0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder32 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add " "Elaborating entity \"fulladder32\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\"" {  } { { "alu.vhd" "add" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/alu.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder16 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0 " "Elaborating entity \"fulladder16\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\"" {  } { { "fulladder32.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder32.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder4 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0 " "Elaborating entity \"fulladder4\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\"" {  } { { "fulladder16.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder16.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder1 cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\|fulladder1:cycle0 " "Elaborating entity \"fulladder1\" for hierarchy \"cpu1:main_processor\|datapath:dat\|alu:ALU0\|fulladder32:add\|fulladder16:cycle0\|fulladder4:cycle0\|fulladder1:cycle0\"" {  } { { "fulladder4.vhd" "cycle0" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/fulladder4.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control cpu1:main_processor\|control:control_unit " "Elaborating entity \"control\" for hierarchy \"cpu1:main_processor\|control:control_unit\"" {  } { { "cpu1.vhd" "control_unit" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_circuit cpu1:main_processor\|reset_circuit:reset " "Elaborating entity \"reset_circuit\" for hierarchy \"cpu1:main_processor\|reset_circuit:reset\"" {  } { { "cpu1.vhd" "reset" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu1.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397171922 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0 " "Inferred dual-clock RAM node \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Quartus II" 0 -1 1770397172318 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1770397172480 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/RV32I.ram0_data_memory_8ae84398.hdl.mif " "Parameter INIT_FILE set to db/RV32I.ram0_data_memory_8ae84398.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1770397172733 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1770397172733 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1770397172733 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"cpu1:main_processor\|datapath:dat\|data_memory:DataMemory\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/RV32I.ram0_data_memory_8ae84398.hdl.mif " "Parameter \"INIT_FILE\" = \"db/RV32I.ram0_data_memory_8ae84398.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770397172760 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770397172760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s8j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s8j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s8j1 " "Found entity 1: altsyncram_s8j1" {  } { { "db/altsyncram_s8j1.tdf" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/db/altsyncram_s8j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770397172830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770397172830 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "wEn GND " "Pin \"wEn\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770397173570 "|cpu_test_sim|wEn"} { "Warning" "WMLS_MLS_STUCK_PIN" "wen_mem GND " "Pin \"wen_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770397173570 "|cpu_test_sim|wen_mem"} { "Warning" "WMLS_MLS_STUCK_PIN" "en_mem GND " "Pin \"en_mem\" is stuck at GND" {  } { { "cpu_test_sim.vhd" "" { Text "C:/Users/Dylan/Documents/GitHub/RV32I-Harvard-Architecture-CPU/cpu_test_sim.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770397173570 "|cpu_test_sim|en_mem"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770397173570 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Quartus II" 0 -1 1770397175255 ""}
{ "Info" "ISTA_SDC_FOUND" "cpu_constraints.sdc " "Reading SDC File: 'cpu_constraints.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1770397175883 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1770397175887 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175901 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Quartus II" 0 -1 1770397175901 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_cpu_clk " "  20.000 main_cpu_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175902 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 main_mem_clk " "  20.000 main_mem_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175902 ""}  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1770397175902 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1770397175939 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 503 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 503 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1770397176184 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Quartus II" 0 -1 1770397176186 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Quartus II" 0 -1 1770397176210 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Quartus II" 0 -1 1770397176212 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770397176628 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770397176628 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1004 " "Implemented 1004 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770397176809 ""} { "Info" "ICUT_CUT_TM_OPINS" "206 " "Implemented 206 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770397176809 ""} { "Info" "ICUT_CUT_TM_LCELLS" "731 " "Implemented 731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770397176809 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770397176809 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770397176809 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770397176838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 06 11:59:36 2026 " "Processing ended: Fri Feb 06 11:59:36 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770397176838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770397176838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770397176838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770397176838 ""}
