0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/alu_decoder.v,1760901906,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cexereg.v,,alu_decoder,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/dmem_tb.v,1760825642,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/extend.v,,dmem_tb,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/forward_unit.v,1760807396,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/hazard_control.v,,forward_unit,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/imem_tb.v,1761210074,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/main_decoder.v,,imem_tb,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/main_decoder.v,1760807557,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/mux2.v,,main_decoder,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/riscv_main.v,1760894389,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/stall_flush.v,,riscv_main,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/stall_flush.v,1761207343,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/top_tb.v,,stall_flush,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/test.v,1761207223,verilog,,,,test,,,,,,,,
C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/top_tb.v,1760825824,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/test.v,,top_tb,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/adder.v,1760699305,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/alu.v,,adder,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/alu.v,1760699323,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/alu_decoder.v,,alu,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cexereg.v,1760896794,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cmemreg.v,,flopr_clr_cexe,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cmemreg.v,1760896776,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/control_unit.v,,flopr_cmem,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/control_unit.v,1760901884,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cwbreg.v,,control_unit,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/cwbreg.v,1760896771,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/data_path.v,,flopr_cwb,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/data_path.v,1760896263,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/dmem_tb.v,,data_path,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/extend.v,1760699628,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopenr.v,,extend,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopenr.v,1760707849,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopenr_clr_dd.v,,flopenr,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopenr_clr_dd.v,1760811052,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_clr_de.v,,flopenr_clr_dd,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_clr_de.v,1760813940,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dm.v,,flopr_clr_de,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dm.v,1760814125,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dw.v,,flopr_dm,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/flopr_dw.v,1760814177,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/forward_unit.v,,flopr_dw,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/hazard_control.v,1760894363,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/imem_tb.v,,hazard_control,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/mux2.v,1760705010,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/mux3.v,,mux2,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/mux3.v,1760699565,verilog,,C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/register_file.v,,mux3,,,,,,,,
C:/Users/97253/projects_vivado/verilog/RISCV_Piplined_Processor/RISCV_Piplined_Processor.srcs/sources_1/new/register_file.v,1760899031,verilog,,C:/Users/97253/Documents/SubLime_Text/vivado_projects/riscv_pipline/riscv_main.v,,register_file,,,,,,,,
