<module name="GPIO">
	THE GPIO module is an APB bus peripheral that has 8 pins which can be configured for reading, writing and 		generating interrupts.

<register name="DAT" offset="0x00">
	Each bit in DAT register corresponds to a pin in the GPIO port.
	If the pin is configured as an input, the corresponding bit can be read to obtain the value on the pin.
	If it is configured to be output then the corresponding bit can be read to drive the pin

	<field name="DAT0">
	</field>


	<field name="DAT1">
	</field>

	<field name="DAT2">
	</field>


	<field name="DAT3">
	</field>

	<field name="DAT4">
	</field>


	<field name="DAT5">
	</field>

	<field name="DAT6">
	</field>


	<field name="DAT7">
	</field>

</register>

<register name="DDR" offset="0x04">

	Each bit controls the data direction of the corresponding pin.  A 0 sets the pin to be an input and a 		1 sets the pin to be an output.

	<field name="DDR0">
	</field>


	<field name="DDR1">
	</field>

	<field name="DDR2">
	</field>


	<field name="DDR3">
	</field>

	<field name="DDR4">
	</field>


	<field name="DDR5">
	</field>

	<field name="DDR6">
	</field>


	<field name="DDR7">
	</field>

</register>

<register name="GIE" offset="0x08">

	This is an interrupt enable register. 
	Will allow a pin to generate an interrupt.
	Register must be used in conjunction with GPIO Posedge Enable (GPE) register, or the GPIO Negedge Enable.
	<field name="GIE0">
	</field>


	<field name="GIE1">
	</field>

	<field name="GIE2">
	</field>


	<field name="GIE3">
	</field>

	<field name="GIE4">
	</field>


	<field name="GIE5">
	</field>

	<field name="GIE6">
	</field>


	<field name="GIE7">
	</field>	

</register>

<register name="GPE" offset="0x0C">

	GPIO PosEdge Enable.
	Will allow rising edge triggered interrupts on a GPIO pin.
	Look at GIE for usage.

	<field name="GPE0">
	</field>


	<field name="GPE1">
	</field>

	<field name="GPE2">
	</field>


	<field name="GPE3">
	</field>

	<field name="GPE4">
	</field>


	<field name="GPE5">
	</field>

	<field name="GPE6">
	</field>


	<field name="GPE7">
	</field>	

</register>

<register name="GNE" offset="0x10">

	GPIO NegEdge Enable.
	Will allow falling edge triggered interrupts on a GPIO pin.
	Look at GNE for usage.

	<field name="GNE0">
	</field>


	<field name="GNE1">
	</field>

	<field name="GNE2">
	</field>


	<field name="GNE3">
	</field>

	<field name="GNE4">
	</field>


	<field name="GNE5">
	</field>

	<field name="GNE6">
	</field>


	<field name="GNE7">
	</field>	

</register>

<register name="GIS" offset="0x14">

	When an interrupt is generated by the GPIO module, this register can be used to determine which pin generated the interrupt.  The corresponding bit will be set to one.  For example, if GIS7 is one, then pin 7 generated the interrupt.


	<field name="GIS0">
	</field>


	<field name="GIS1">
	</field>

	<field name="GIS2">
	</field>


	<field name="GIS3">
	</field>

	<field name="GIS4">
	</field>


	<field name="GIS5">
	</field>

	<field name="GIS6">
	</field>


	<field name="GIS7">
	</field>	

</register>

<register name="GIC" offset="0x18">

	When an interrupt is generated by the GPIO module, this register can be used to determine which pin generated the interrupt.  The corresponding bit will be set to one.  For example, if GIS7 is one, then pin 7 generated the interrupt.


	<field name="GIC0">
	</field>


	<field name="GIC1">
	</field>

	<field name="GIC2">
	</field>


	<field name="GIC3">
	</field>

	<field name="GIC4">
	</field>


	<field name="GIC5">
	</field>

	<field name="GIC6">
	</field>


	<field name="GIC7">
	</field>	

</register>
</module>

