<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>uvm_reg_sequence.svh</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Register_Sequence_Classes"></a><a name="Topic468"></a><div class="CTopic TSection LSystemVerilog first">
 <div class="CTitle">Register Sequence Classes</div>
 <div class="CBody"><p>This section defines the base classes used for register stimulus generation.</p></div>
</div>

<a name="uvm_reg_sequence"></a><a name="Topic469"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_sequence</div>
 <div class="NDClassPrototype HasParents HasChildren" id="NDClassPrototype469"><div class="CPEntry Parent TClass"><div class="CPName">BASE</div></div><div class="CPEntry TClass Current"><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(<span class="SHKeyword">type</span> BASE=uvm_sequence #(uvm_reg_item))</span></div></div><a class="CPEntry Child TClass" href="../index.html#File18:uvm_mem_access_seq.svh:uvm_mem_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,556);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_mem_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_mem_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,163);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_mem_shared_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_mem_access_seq.svh:uvm_mem_single_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,553);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_mem_single_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_single_walk_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,236);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_mem_single_walk_seq</div></a><a href="javascript:NDContentPage.ShowAdditionalChildren('NDClassPrototype469')" class="CPAdditionalChildrenNotice">and 12 other children</a><div class="CPAdditionalChildren"><a class="CPEntry Child TClass" href="../index.html#File18:uvm_mem_walk_seq.svh:uvm_mem_walk_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,241);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_mem_walk_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_access_seq.svh:uvm_reg_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,321);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_bit_bash_seq.svh:uvm_reg_bit_bash_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,594);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_bit_bash_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_frontdoor" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,476);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_frontdoor</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_hw_reset_seq.svh:uvm_reg_hw_reset_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,598);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_hw_reset_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_access_seq.svh:uvm_reg_mem_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,325);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_mem_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_mem_built_in_seq.svh:uvm_reg_mem_built_in_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,13);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_mem_built_in_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_mem_hdl_paths_seq.svh:uvm_reg_mem_hdl_paths_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,344);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_mem_hdl_paths_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_mem_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,166);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_mem_shared_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_mem_shared_access_seq.svh:uvm_reg_shared_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,160);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_shared_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_access_seq.svh:uvm_reg_single_access_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,318);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_single_access_seq</div></a><a class="CPEntry Child TClass" href="../index.html#File18:uvm_reg_bit_bash_seq.svh:uvm_reg_single_bit_bash_seq" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,591);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_single_bit_bash_seq</div></a></div></div>
 <div class="CBody"><p>This class provides base functionality for both user-defined RegModel test sequences and &quot;register translation sequences&quot;.</p><ul><li><p>When used as a base for user-defined RegModel test sequences, this class provides convenience methods for reading and writing registers and memories. Users implement the body() method to interact directly with the RegModel model (held in the <a href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence.model" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,470);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >model</a> property) or indirectly via the delegation methods in this class.</p></li><li><p>When used as a translation sequence, objects of this class are executed directly on a bus sequencerwhich are used in support of a layered sequencer use model, a pre-defined convert-and-execute algorithm is provided.</p></li></ul><p>Register operations do not require extending this class if none of the above services are needed. Register test sequences can be extend from the base <a href="../index.html#File15:uvm_sequence.svh:uvm_sequence_" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,984);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_sequence #(REQ,RSP)</a> base class or even from outside a sequence.</p><p>Note- The convenience API not yet implemented.</p></div>
</div>

<a name="uvm_reg_sequence.model"></a><a name="Topic470"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">model</div>
 <div id="NDPrototype470" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg_block.svh:uvm_reg_block" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,378);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_block</a> model</div></div>
 <div class="CBody"><p>Block abstraction this sequence executes on, defined only when this sequence is a user-defined test sequence.</p></div>
</div>

<a name="uvm_reg_sequence.adapter"></a><a name="Topic471"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">adapter</div>
 <div id="NDPrototype471" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg_adapter.svh:uvm_reg_adapter" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,36);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_adapter</a> adapter</div></div>
 <div class="CBody"><p>Adapter to use for translating between abstract register transactions and physical bus transactions, defined only when this sequence is a translation sequence.</p></div>
</div>

<a name="uvm_reg_sequence.reg_seqr"></a><a name="Topic472"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">reg_seqr</div>
 <div id="NDPrototype472" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="3" data-NarrowColumnCount="2"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/3" style="grid-area:1/1/2/2">uvm_sequencer #(</div><div class="PName InFirstParameterColumn InLastParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">uvm_reg_item</div><div class="PAfterParameters" data-WideGridArea="1/3/2/4" data-NarrowGridArea="3/1/4/3" style="grid-area:1/3/2/4">) reg_seqr</div></div></div></div>
 <div class="CBody"><p>Layered upstream &quot;register&quot; sequencer.</p><p>Specifies the upstream sequencer between abstract register transactions and physical bus transactions. Defined only when this sequence is a translation sequence, and we want to &quot;pull&quot; from an upstream sequencer.</p></div>
</div>

<a name="uvm_reg_sequence.new"></a><a name="Topic473"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">new</div>
 <div id="NDPrototype473" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> new (</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHString">&quot;uvm_reg_sequence_inst&quot;</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Create a new instance, giving it the optional ~name~.</p></div>
</div>

<a name="uvm_reg_sequence.do_reg_item"></a><a name="Topic474"></a><div class="CTopic TFunction LSystemVerilog">
 <div class="CTitle">do_reg_item</div>
 <div id="NDPrototype474" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/2/2"><span class="SHKeyword">virtual</span> <span class="SHKeyword">task</span> do_reg_item(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><a href="../index.html#File18:uvm_reg_item.svh:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a>&nbsp;</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">rw</div><div class="PAfterParameters" data-WideGridArea="1/4/2/5" data-NarrowGridArea="3/1/4/4" style="grid-area:1/4/2/5">)</div></div></div></div>
 <div class="CBody"><p>Executes the given register transaction, ~rw~, via the sequencer on which this sequence was started (i.e. m_sequencer). Uses the configured <a href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence.adapter" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,471);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >adapter</a> to convert the register transaction into the type expected by this sequencer.</p></div>
</div>

<a name="uvm_reg_sequence.Convenience_Write/Read_API"></a><a name="Topic475"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Convenience Write/Read API</div>
 <div class="CBody"><p>The following methods delegate to the corresponding method in the register or memory element. They allow a sequence ~body()~ to do reads and writes without having to explicitly supply itself to ~parent~ sequence argument. Thus, a register write</p><pre class="CText">model.regA.write(status, value, .parent(this));</pre><p>can be written instead as</p><pre class="CText">write_reg(model.regA, status, value);</pre></div>
</div>

<a name="uvm_reg_frontdoor"></a><a name="Topic476"></a><div class="CTopic TClass LSystemVerilog">
 <div class="CTitle">uvm_reg_frontdoor</div>
 <div class="NDClassPrototype HasParents" id="NDClassPrototype476"><a class="CPEntry Parent TClass" href="../index.html#File18:uvm_reg_sequence.svh:uvm_reg_sequence" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,469);" onmouseout="NDContentPage.OnLinkMouseOut(event);" ><div class="CPName">uvm_reg_sequence<span class="TemplateSignature"> #(uvm_sequence #(uvm_sequence_item))</span></div></a><div class="CPEntry TClass Current"><div class="CPModifiers"><span class="SHKeyword">virtual</span></div><div class="CPName">uvm_reg_frontdoor</div></div></div>
 <div class="CBody"><p>Facade class for register and memory frontdoor access.</p><p>User-defined frontdoor access sequence</p><p>Base class for user-defined access to register and memory reads and writes through a physical interface.</p><p>By default, different registers and memories are mapped to different addresses in the address space and are accessed via those exclusively through physical addresses.</p><p>The frontdoor allows access using a non-linear and/or non-mapped mechanism.&nbsp; Users can extend this class to provide the physical access to these registers.</p></div>
</div>

<a name="uvm_reg_frontdoor.Variables"></a><a name="Topic477"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Variables</div>
</div>

<a name="uvm_reg_frontdoor.rw_info"></a><a name="Topic478"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">rw_info</div>
 <div id="NDPrototype478" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File18:uvm_reg_item.svh:uvm_reg_item" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,561);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_reg_item</a> rw_info</div></div>
 <div class="CBody"><p>Holds information about the register being read or written</p></div>
</div>

<a name="uvm_reg_frontdoor.sequencer"></a><a name="Topic479"></a><div class="CTopic TVariable LSystemVerilog">
 <div class="CTitle">sequencer</div>
 <div id="NDPrototype479" class="NDPrototype"><div class="PSection PPlainSection"><a href="../index.html#File15:uvm_sequencer_base.svh:uvm_sequencer_base" target="_top" onmouseover="NDContentPage.OnLinkMouseOver(event,967);" onmouseout="NDContentPage.OnLinkMouseOut(event);" >uvm_sequencer_base</a> sequencer</div></div>
 <div class="CBody"><p>Sequencer executing the operation</p></div>
</div>

<a name="uvm_reg_frontdoor.Functions"></a><a name="Topic480"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Functions</div>
</div>

<a name="uvm_reg_frontdoor.new"></a><a name="Topic481"></a><div class="CTopic TFunction LSystemVerilog last">
 <div class="CTitle">new</div>
 <div id="NDPrototype481" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/2/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/2/2"><span class="SHKeyword">function</span> new(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">string</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">name</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHString">&quot;&quot;</span></div><div class="PAfterParameters" data-WideGridArea="1/6/2/7" data-NarrowGridArea="3/1/4/6" style="grid-area:1/6/2/7">)</div></div></div></div>
 <div class="CBody"><p>Constructor, new object givne optional ~name~.</p></div>
</div>

</body></html>