
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.501843                       # Number of seconds simulated
sim_ticks                                501842998500                       # Number of ticks simulated
final_tick                               3738257516000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 151174                       # Simulator instruction rate (inst/s)
host_op_rate                                   188975                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               34736999                       # Simulator tick rate (ticks/s)
host_mem_usage                                2475896                       # Number of bytes of host memory used
host_seconds                                 14446.93                       # Real time elapsed on the host
sim_insts                                  2184001880                       # Number of instructions simulated
sim_ops                                    2730115217                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus0.dtb.walker        42048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.itb.walker        20736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst      3047808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data     22129408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.dtb.walker        36608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.itb.walker         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       669888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data      8893184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.dtb.walker         8512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.itb.walker         3776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      1915840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data      9599104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.dtb.walker        17344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.itb.walker         7168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      2963712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     23646208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           73002496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst      3047808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       669888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      1915840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      2963712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       8597248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     50856320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        50856320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.dtb.walker          657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.itb.walker          324                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst        47622                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data       345772                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.dtb.walker          572                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.itb.walker           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst        10467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data       138956                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.dtb.walker          133                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.itb.walker           59                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        29935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       149986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.dtb.walker          271                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.itb.walker          112                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst        46308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       369472                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1140664                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        794630                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             794630                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.dtb.walker        83787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.itb.walker        41320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst      6073230                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     44096277                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.dtb.walker        72947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.itb.walker         2296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      1334856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data     17721048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.dtb.walker        16961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.itb.walker         7524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst      3817608                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data     19127703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.dtb.walker        34561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.itb.walker        14283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      5905656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data     47118736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             145468794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      6073230                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      1334856                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst      3817608                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      5905656                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         17131350                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       101339104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            101339104                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       101339104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.dtb.walker        83787                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.itb.walker        41320                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      6073230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     44096277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.dtb.walker        72947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.itb.walker         2296                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      1334856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data     17721048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.dtb.walker        16961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.itb.walker         7524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst      3817608                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data     19127703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.dtb.walker        34561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.itb.walker        14283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      5905656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data     47118736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            246807899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     1140664                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     794630                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1140664                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   794630                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               72716224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  286272                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                50854528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                73002496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             50856320                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4473                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             46830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             60206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             61314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             75609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             68248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             50051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             95067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            124197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             86948                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             99908                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            88138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            59685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            53309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            62373                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            50362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             36014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             41653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43534                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             52418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             47537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             36901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             65568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             72214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             62040                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             53322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            63765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            44418                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            49324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38589                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  501843032500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1140664                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               794630                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  683381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  386918                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   46012                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16262                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    2432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     204                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     100                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   9996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  10903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  30117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  43758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  46331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  47250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  47921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  48353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  49021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  49167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  50067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  50981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  50059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  51329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  54812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  50521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  50623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  47965                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    419                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     98                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     96                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    127                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       592860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.435044                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   131.063037                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   247.485233                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       296565     50.02%     50.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       145934     24.62%     74.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        51162      8.63%     83.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        27634      4.66%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        18538      3.13%     91.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        12229      2.06%     93.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8162      1.38%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6135      1.03%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        26501      4.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       592860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        47314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.314833                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     79.513083                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        47313    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         47314                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        47313                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.794538                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.625180                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      3.870269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         46315     97.89%     97.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           518      1.09%     98.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            40      0.08%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            46      0.10%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           150      0.32%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39            38      0.08%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            29      0.06%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47            13      0.03%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51            24      0.05%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             9      0.02%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59            12      0.03%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63            15      0.03%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            60      0.13%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             2      0.00%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             5      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             4      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             3      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             2      0.00%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::88-91             4      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-103            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            5      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::124-127            1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::140-143            2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::188-191            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         47313                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  23248779750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             44552361000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 5680955000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     20462.03                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39212.03                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       144.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       101.34                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    145.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    101.34                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   843476                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  494459                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.24                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.23                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     259311.01                       # Average gap between requests
system.mem_ctrls.pageHitRate                    69.29                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               2278493280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               1243225500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              4589754000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy             2564946000                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy          32813816880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         164314043640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         157300355250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           365104634550                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            726.731902                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 260398202750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   16757780000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  224691530000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               2235197160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               1219601625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4382937000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy             2583750960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy          32813816880                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         155639716380                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         164909414250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           363784434255                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            724.104076                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 273131282250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   16757780000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  211957943250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                   443                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                    1846272                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                          471                       # Number of DMA write transactions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.pwrStateResidencyTicks::ON   502395778000                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    7259                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          4940607                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          935.813380                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          136118593                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4941623                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.545321                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     3236999497500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   935.813380                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.913880                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.913880                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024         1016                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          693                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          282                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        338436981                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       338436981                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     83210849                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       83210849                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     48105413                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      48105413                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data      1072853                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      1072853                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data      1613901                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1613901                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data      1566805                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1566805                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    131316262                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       131316262                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    132389115                       # number of overall hits
system.cpu0.dcache.overall_hits::total      132389115                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      5922157                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      5922157                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data     23851647                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23851647                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus0.data      1106346                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1106346                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data       118859                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       118859                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        69396                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        69396                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     29773804                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      29773804                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     30880150                       # number of overall misses
system.cpu0.dcache.overall_misses::total     30880150                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  76358104500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  76358104500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data 565838725315                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 565838725315                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::switch_cpus0.data   1679457000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1679457000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::switch_cpus0.data    336003500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    336003500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::switch_cpus0.data       151500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       151500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data 642196829815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 642196829815                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data 642196829815                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 642196829815                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     89133006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     89133006                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     71957060                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     71957060                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data      2179199                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      2179199                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data      1732760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1732760                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data      1636201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1636201                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    161090066                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    161090066                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    163269265                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    163269265                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.066442                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.066442                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.331471                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.331471                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus0.data     0.507685                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.507685                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.068595                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.068595                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.042413                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042413                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.184827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.184827                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.189136                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.189136                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 12893.630564                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 12893.630564                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 23723.255896                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23723.255896                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::switch_cpus0.data 14129.826096                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14129.826096                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::switch_cpus0.data  4841.828059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4841.828059                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 21569.189809                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 21569.189809                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 20796.428444                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20796.428444                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      4023764                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        57347                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           417731                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1953                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     9.632429                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    29.363543                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      3016199                       # number of writebacks
system.cpu0.dcache.writebacks::total          3016199                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data      3398512                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3398512                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data     21967459                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     21967459                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::switch_cpus0.data        84528                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        84528                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data     25365971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25365971                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data     25365971                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25365971                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data      2523645                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2523645                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data      1884188                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1884188                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus0.data       900343                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       900343                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::switch_cpus0.data        34331                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        34331                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::switch_cpus0.data        69395                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        69395                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data      4407833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4407833                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data      5308176                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      5308176                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus0.data         3648                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total         3648                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus0.data         5224                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total         5224                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus0.data         8872                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total         8872                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  32808335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  32808335500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data  42726515726                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  42726515726                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus0.data  13044933500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  13044933500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus0.data    559825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    559825500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::switch_cpus0.data    266619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    266619500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus0.data       140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       140500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  75534851226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  75534851226                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  88579784726                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  88579784726                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    267954000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total    267954000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus0.data    267954000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total    267954000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.028313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.028313                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.026185                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026185                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus0.data     0.413153                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.413153                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus0.data     0.019813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019813                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::switch_cpus0.data     0.042412                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042412                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.027363                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027363                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.032512                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.032512                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13000.376638                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13000.376638                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 22676.354868                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22676.354868                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus0.data 14488.848694                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 14488.848694                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus0.data 16306.705310                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 16306.705310                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus0.data  3842.056344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3842.056344                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 17136.504769                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17136.504769                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16687.424216                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16687.424216                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 73452.302632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 73452.302632                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 30202.209197                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total 30202.209197                       # average overall mshr uncacheable latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements          7108786                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.981229                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           70368858                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          7109298                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.898144                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     3236417316000                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.981229                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        163387280                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       163387280                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     70358941                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       70358941                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     70358941                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        70358941                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     70358941                       # number of overall hits
system.cpu0.icache.overall_hits::total       70358941                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst      7780051                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      7780051                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst      7780051                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       7780051                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst      7780051                       # number of overall misses
system.cpu0.icache.overall_misses::total      7780051                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst 105157615444                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 105157615444                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst 105157615444                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 105157615444                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst 105157615444                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 105157615444                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     78138992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     78138992                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     78138992                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     78138992                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     78138992                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     78138992                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.099567                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.099567                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.099567                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.099567                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.099567                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.099567                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 13516.314410                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13516.314410                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 13516.314410                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13516.314410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 13516.314410                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13516.314410                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        26890                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2348                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    11.452300                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks      7108786                       # number of writebacks
system.cpu0.icache.writebacks::total          7108786                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst       670755                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       670755                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst       670755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       670755                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst       670755                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       670755                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst      7109296                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      7109296                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst      7109296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      7109296                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst      7109296                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      7109296                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst  92427268466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  92427268466                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst  92427268466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  92427268466                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst  92427268466                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  92427268466                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.090983                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.090983                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.090983                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.090983                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.090983                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.090983                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 13000.903109                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13000.903109                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 13000.903109                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13000.903109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 13000.903109                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13000.903109                       # average overall mshr miss latency
system.cpu1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.pwrStateResidencyTicks::ON   502395778000                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    2437                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements           245927                       # number of replacements
system.cpu1.dcache.tags.tagsinuse         1013.018389                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          581850470                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           246946                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs          2356.185036                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     3362626256500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data  1013.018389                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.989276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.989276                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024         1019                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          307                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          623                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1166964970                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1166964970                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    295516381                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      295516381                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    280725970                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     280725970                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus1.data        18600                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total        18600                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data      2780969                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2780969                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data      2779955                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2779955                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    576242351                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       576242351                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    576260951                       # number of overall hits
system.cpu1.dcache.overall_hits::total      576260951                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       250623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       250623                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1250958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1250958                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus1.data        29744                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total        29744                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         1686                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1686                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1703                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1703                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      1501581                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1501581                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      1531325                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1531325                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12511675500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12511675500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data  98442790902                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98442790902                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::switch_cpus1.data     48811500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     48811500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::switch_cpus1.data     11719000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     11719000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::switch_cpus1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data 110954466402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 110954466402                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data 110954466402                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 110954466402                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    295767004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    295767004                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    281976928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    281976928                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus1.data        48344                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total        48344                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data      2782655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2782655                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data      2781658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2781658                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    577743932                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    577743932                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    577792276                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    577792276                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.000847                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.000847                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.004436                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004436                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus1.data     0.615257                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.615257                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.000606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.000606                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.000612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000612                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.002599                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.002599                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.002650                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.002650                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49922.295639                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49922.295639                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78693.921700                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78693.921700                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::switch_cpus1.data 28951.067616                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28951.067616                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::switch_cpus1.data  6881.385790                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6881.385790                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 73891.762350                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73891.762350                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 72456.510801                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 72456.510801                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       837324                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         1157                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             7572                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             11                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   110.581616                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   105.181818                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks       165709                       # number of writebacks
system.cpu1.dcache.writebacks::total           165709                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       145559                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       145559                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data      1117906                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1117906                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::switch_cpus1.data         1271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1271                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data      1263465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1263465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data      1263465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1263465                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data       105064                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       105064                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data       133052                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       133052                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus1.data        16553                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        16553                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::switch_cpus1.data          415                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          415                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::switch_cpus1.data         1703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1703                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data       238116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       238116                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data       254669                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       254669                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus1.data          444                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total          444                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus1.data          550                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          550                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus1.data          994                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          994                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   5027433500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   5027433500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data   7441045465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   7441045465                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus1.data   1762067000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   1762067000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus1.data     14787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14787500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::switch_cpus1.data     10018000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     10018000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  12468478965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  12468478965                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  14230545965                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  14230545965                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     48601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total     48601500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus1.data     48601500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total     48601500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.000355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000472                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus1.data     0.342400                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.342400                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus1.data     0.000149                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.000149                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::switch_cpus1.data     0.000612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000612                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.000412                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.000412                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.000441                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.000441                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 47851.152631                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47851.152631                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 55925.844519                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 55925.844519                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus1.data 106450.009062                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 106450.009062                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus1.data 35632.530120                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35632.530120                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus1.data  5882.560188                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5882.560188                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 52363.045595                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 52363.045595                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 55878.595216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55878.595216                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 109462.837838                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 109462.837838                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 48894.869215                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total 48894.869215                       # average overall mshr uncacheable latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements          7717484                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999996                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          291215122                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          7717996                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            37.731961                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.999996                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           30                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        605965521                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       605965521                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    291208682                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      291208682                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    291208682                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       291208682                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    291208682                       # number of overall hits
system.cpu1.icache.overall_hits::total      291208682                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst      7915336                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7915336                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst      7915336                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7915336                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst      7915336                       # number of overall misses
system.cpu1.icache.overall_misses::total      7915336                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst 104910346989                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 104910346989                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst 104910346989                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 104910346989                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst 104910346989                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 104910346989                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    299124018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    299124018                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    299124018                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    299124018                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    299124018                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    299124018                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.026462                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.026462                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.026462                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.026462                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.026462                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.026462                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 13254.061102                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 13254.061102                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 13254.061102                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 13254.061102                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 13254.061102                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 13254.061102                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         4032                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              188                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    21.446809                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks      7717484                       # number of writebacks
system.cpu1.icache.writebacks::total          7717484                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst       197849                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       197849                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst       197849                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       197849                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst       197849                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       197849                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst      7717487                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      7717487                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst      7717487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      7717487                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst      7717487                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      7717487                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst  95548643994                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total  95548643994                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst  95548643994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total  95548643994                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst  95548643994                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total  95548643994                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.025800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.025800                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.025800                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.025800                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.025800                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.025800                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 12380.797531                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12380.797531                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 12380.797531                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 12380.797531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 12380.797531                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 12380.797531                       # average overall mshr miss latency
system.cpu2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.pwrStateResidencyTicks::ON   502395778000                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    2889                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2008253                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          868.105126                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           68818262                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2009074                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            34.253722                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     3239140383500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.000953                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   868.104173                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.847758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.847759                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          821                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          782                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.801758                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        162305328                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       162305328                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     41495168                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       41495168                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     24829855                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24829855                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus2.data       490255                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       490255                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       874425                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       874425                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       840172                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       840172                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     66325023                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        66325023                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     66815278                       # number of overall hits
system.cpu2.dcache.overall_hits::total       66815278                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      2879210                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2879210                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      8180905                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      8180905                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus2.data       377812                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       377812                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        44291                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        44291                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        42599                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        42599                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     11060115                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11060115                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     11437927                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11437927                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  40533769000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  40533769000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data 179996085125                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 179996085125                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::switch_cpus2.data    590913000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    590913000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::switch_cpus2.data    201961500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total    201961500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::switch_cpus2.data        82000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        82000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data 220529854125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 220529854125                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data 220529854125                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 220529854125                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     44374378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     44374378                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     33010760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     33010760                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus2.data       868067                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       868067                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       918716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       918716                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       882771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       882771                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     77385138                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     77385138                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     78253205                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     78253205                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.064885                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.064885                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.247825                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.247825                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus2.data     0.435234                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.435234                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.048210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.048210                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.048256                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.048256                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.142923                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.142923                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.146166                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.146166                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 14078.087045                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 14078.087045                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 22001.977180                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 22001.977180                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::switch_cpus2.data 13341.604389                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 13341.604389                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::switch_cpus2.data  4740.991573                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4740.991573                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 19939.200824                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 19939.200824                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 19280.578913                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 19280.578913                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      2221542                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        15991                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           173059                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets            498                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    12.836905                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    32.110442                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1131601                       # number of writebacks
system.cpu2.dcache.writebacks::total          1131601                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data      1653026                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1653026                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data      7450628                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      7450628                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::switch_cpus2.data        32110                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        32110                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data      9103654                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9103654                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data      9103654                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9103654                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data      1226184                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      1226184                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data       730277                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       730277                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus2.data       337139                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       337139                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::switch_cpus2.data        12181                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        12181                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::switch_cpus2.data        42599                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        42599                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data      1956461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1956461                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data      2293600                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2293600                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus2.data         1764                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total         1764                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus2.data         1705                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total         1705                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus2.data         3469                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total         3469                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  16483091500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16483091500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data  14856732823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  14856732823                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus2.data   6342925000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   6342925000                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus2.data    190114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    190114500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::switch_cpus2.data    159369500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total    159369500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus2.data        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        75000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  31339824323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31339824323                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  37682749323                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37682749323                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     79312000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total     79312000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus2.data     79312000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total     79312000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.027633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.027633                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.022122                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.022122                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus2.data     0.388379                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.388379                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus2.data     0.013259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.013259                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::switch_cpus2.data     0.048256                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.048256                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.025282                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.025282                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.029310                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.029310                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 13442.592221                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 13442.592221                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 20343.969238                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 20343.969238                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus2.data 18813.975838                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 18813.975838                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus2.data 15607.462442                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15607.462442                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus2.data  3741.155896                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  3741.155896                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 16018.629721                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 16018.629721                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 16429.520981                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 16429.520981                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 44961.451247                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44961.451247                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 22863.072932                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total 22863.072932                       # average overall mshr uncacheable latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements          3252771                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.992537                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           35946786                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          3253283                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            11.049388                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.992537                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           94                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         82221049                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        82221049                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     35939725                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       35939725                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     35939725                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        35939725                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     35939725                       # number of overall hits
system.cpu2.icache.overall_hits::total       35939725                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      3544386                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      3544386                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      3544386                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       3544386                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      3544386                       # number of overall misses
system.cpu2.icache.overall_misses::total      3544386                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst  48806643436                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  48806643436                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst  48806643436                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  48806643436                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst  48806643436                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  48806643436                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     39484111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     39484111                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     39484111                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     39484111                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     39484111                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     39484111                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.089767                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.089767                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.089767                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.089767                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.089767                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.089767                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 13770.126458                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 13770.126458                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 13770.126458                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 13770.126458                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 13770.126458                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 13770.126458                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        16110                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs             1251                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    12.877698                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks      3252771                       # number of writebacks
system.cpu2.icache.writebacks::total          3252771                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst       291559                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total       291559                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst       291559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total       291559                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst       291559                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total       291559                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst      3252827                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      3252827                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst      3252827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      3252827                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst      3252827                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      3252827                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst  42988593975                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  42988593975                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst  42988593975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  42988593975                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst  42988593975                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  42988593975                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.082383                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.082383                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.082383                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.082383                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.082383                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.082383                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 13215.764003                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 13215.764003                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 13215.764003                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 13215.764003                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 13215.764003                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 13215.764003                       # average overall mshr miss latency
system.cpu3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.walks                        0                       # Table walker walks requested
system.cpu3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.pwrStateResidencyTicks::ON   502395778000                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    5276                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          3600183                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          909.249717                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          107913148                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          3601203                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            29.965861                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     3237288401500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   909.249717                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.887939                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.887939                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024         1020                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          539                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          367                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        264420665                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       264420665                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     65319156                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       65319156                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     38948273                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      38948273                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus3.data       783764                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       783764                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data      1155884                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total      1155884                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data      1121699                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total      1121699                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    104267429                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       104267429                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    105051193                       # number of overall hits
system.cpu3.dcache.overall_hits::total      105051193                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      4470970                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4470970                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data     17503424                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     17503424                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus3.data       843515                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       843515                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        88481                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        88481                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        65212                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        65212                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     21974394                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      21974394                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     22817909                       # number of overall misses
system.cpu3.dcache.overall_misses::total     22817909                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  62965061500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  62965061500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data 518098653472                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 518098653472                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::switch_cpus3.data   1205526000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total   1205526000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::switch_cpus3.data    293012500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total    293012500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::switch_cpus3.data       179000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       179000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data 581063714972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 581063714972                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data 581063714972                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 581063714972                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     69790126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     69790126                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     56451697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     56451697                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus3.data      1627279                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      1627279                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data      1244365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total      1244365                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data      1186911                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total      1186911                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    126241823                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    126241823                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    127869102                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    127869102                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.064063                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.064063                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.310060                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.310060                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus3.data     0.518359                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.518359                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.071105                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.071105                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.054943                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.054943                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.174066                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.174066                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.178447                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.178447                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 14083.087451                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 14083.087451                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 29599.845920                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 29599.845920                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::switch_cpus3.data 13624.687786                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13624.687786                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::switch_cpus3.data  4493.229774                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  4493.229774                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 26442.764018                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 26442.764018                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 25465.248151                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 25465.248151                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4098330                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        40165                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           345961                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1335                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    11.846220                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    30.086142                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      2172285                       # number of writebacks
system.cpu3.dcache.writebacks::total          2172285                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data      2604344                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2604344                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data     16116324                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total     16116324                       # number of WriteReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::switch_cpus3.data        66990                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total        66990                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data     18720668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     18720668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data     18720668                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     18720668                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data      1866626                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      1866626                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data      1387100                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1387100                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus3.data       688777                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       688777                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::switch_cpus3.data        21491                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total        21491                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::switch_cpus3.data        65212                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        65212                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data      3253726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      3253726                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data      3942503                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      3942503                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus3.data         2888                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total         2888                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus3.data         2616                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total         2616                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus3.data         5504                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total         5504                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  25265639000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  25265639000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data  37833952687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  37833952687                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus3.data  11494763000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  11494763000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus3.data    376622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    376622000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::switch_cpus3.data    227815500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    227815500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::switch_cpus3.data       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       164000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  63099591687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  63099591687                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  74594354687                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  74594354687                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus3.data    127209500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total    127209500                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus3.data    127209500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total    127209500                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.026746                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.026746                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.024571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.024571                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus3.data     0.423269                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.423269                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus3.data     0.017271                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.017271                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::switch_cpus3.data     0.054943                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.054943                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.025774                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.025774                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.030832                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.030832                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 13535.458630                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 13535.458630                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 27275.576878                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 27275.576878                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus3.data 16688.656851                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 16688.656851                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus3.data 17524.638221                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17524.638221                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::switch_cpus3.data  3493.459793                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  3493.459793                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::switch_cpus3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 19393.025623                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 19393.025623                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 18920.557495                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 18920.557495                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 44047.610803                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 44047.610803                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 23112.191134                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 23112.191134                       # average overall mshr uncacheable latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements          5323200                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.961979                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           54085406                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs          5323712                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            10.159341                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.961979                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.999926                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999926                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0          215                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        125109948                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       125109948                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     54076693                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       54076693                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     54076693                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        54076693                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     54076693                       # number of overall hits
system.cpu3.icache.overall_hits::total       54076693                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst      5816455                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total      5816455                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst      5816455                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total       5816455                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst      5816455                       # number of overall misses
system.cpu3.icache.overall_misses::total      5816455                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst  79647452419                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total  79647452419                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst  79647452419                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total  79647452419                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst  79647452419                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total  79647452419                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     59893148                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     59893148                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     59893148                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     59893148                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     59893148                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     59893148                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.097114                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.097114                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.097114                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.097114                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.097114                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.097114                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 13693.470064                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 13693.470064                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 13693.470064                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 13693.470064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 13693.470064                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 13693.470064                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs        26802                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs             2068                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    12.960348                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks      5323200                       # number of writebacks
system.cpu3.icache.writebacks::total          5323200                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst       492804                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total       492804                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst       492804                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total       492804                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst       492804                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total       492804                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst      5323651                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total      5323651                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst      5323651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total      5323651                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst      5323651                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total      5323651                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst  70060878464                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total  70060878464                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst  70060878464                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total  70060878464                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst  70060878464                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total  70060878464                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.088886                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.088886                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.088886                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.088886                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.088886                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.088886                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 13160.306426                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13160.306426                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 13160.306426                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13160.306426                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 13160.306426                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13160.306426                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1234                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1234                       # Transaction distribution
system.iobus.trans_dist::WriteReq               31532                       # Transaction distribution
system.iobus.trans_dist::WriteResp              31532                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio         4088                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio         3328                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side        58116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total        58116                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   65532                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio         4088                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio         1856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side      1847952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total      1847952                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1853896                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              4051001                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             2960500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy           149934991                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4732000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            29268000                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                29042                       # number of replacements
system.iocache.tags.tagsinuse               15.995555                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                29058                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         3236554056000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ide    15.995555                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ide     0.999722                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.999722                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               261522                       # Number of tag accesses
system.iocache.tags.data_accesses              261522                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ide          210                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              210                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::realview.ide        28848                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        28848                       # number of WriteLineReq misses
system.iocache.demand_misses::realview.ide        29058                       # number of demand (read+write) misses
system.iocache.demand_misses::total             29058                       # number of demand (read+write) misses
system.iocache.overall_misses::realview.ide        29058                       # number of overall misses
system.iocache.overall_misses::total            29058                       # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ide     24787436                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     24787436                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide   3405866555                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3405866555                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ide   3430653991                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3430653991                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ide   3430653991                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3430653991                       # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ide          210                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            210                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide        28848                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        28848                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ide        29058                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           29058                       # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ide        29058                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          29058                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ide 118035.409524                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118035.409524                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 118062.484574                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118062.484574                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ide 118062.288905                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118062.288905                       # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 118062.288905                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118062.288905                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           112                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    4                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           28832                       # number of writebacks
system.iocache.writebacks::total                28832                       # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ide          210                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          210                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide        28848                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        28848                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ide        29058                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        29058                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ide        29058                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        29058                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ide     14287436                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     14287436                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide   1961532873                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1961532873                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide   1975820309                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1975820309                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide   1975820309                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1975820309                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 68035.409524                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68035.409524                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 67995.454555                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67995.454555                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 67995.743306                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67995.743306                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 67995.743306                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67995.743306                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                   1147988                       # number of replacements
system.l2.tags.tagsinuse                 32692.830213                       # Cycle average of tags in use
system.l2.tags.total_refs                    63172340                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1180756                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     53.501604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              3290910378000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      511.262933                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.031621                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.118496                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst         0.567014                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.008255                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker     9.633421                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.itb.walker     4.808050                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1405.391069                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  9174.553555                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.dtb.walker     9.358879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.itb.walker     1.571573                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   734.333082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1580.464031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.dtb.walker     6.766725                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.itb.walker     4.917269                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst  1798.965914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  3941.492935                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker    10.993710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.itb.walker     2.806848                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst  2323.666998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data 11171.117835                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.015603                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.itb.walker     0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.042889                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.279985                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.dtb.walker     0.000286                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.itb.walker     0.000048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.048232                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.dtb.walker     0.000207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.itb.walker     0.000150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.054900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.120285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000336                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.itb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.070913                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.340915                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997706                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023           144                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         32624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::2           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          212                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1294                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        11140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        13251                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6727                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.004395                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.995605                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 515684443                       # Number of tag accesses
system.l2.tags.data_accesses                515684443                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.l2.ReadReq_hits::switch_cpus0.dtb.walker       509733                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.itb.walker       122797                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.dtb.walker      1334304                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.itb.walker       244564                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.dtb.walker       248698                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.itb.walker        58704                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.dtb.walker       407752                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.itb.walker       107021                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 3033573                       # number of ReadReq hits
system.l2.WritebackDirty_hits::writebacks      6485788                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6485788                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks     17480247                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         17480247                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data        96512                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data         1796                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data        60947                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data        74122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               233377                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data         5378                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          380                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data         2730                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data         2658                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              11146                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data      1372398                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data        55640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       495203                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data       916737                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2839978                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst      7059727                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst      7706247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst      3222207                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst      5275474                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           23263655                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3039075                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data        52146                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1321910                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data      2204880                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           6618011                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker       509733                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker       122797                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst      7059727                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      4411473                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.dtb.walker      1334304                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.itb.walker       244564                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst      7706247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data       107786                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.dtb.walker       248698                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.itb.walker        58704                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst      3222207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      1817113                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.dtb.walker       407752                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.itb.walker       107021                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst      5275474                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data      3121617                       # number of demand (read+write) hits
system.l2.demand_hits::total                 35755217                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker       509733                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker       122797                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst      7059727                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      4411473                       # number of overall hits
system.l2.overall_hits::switch_cpus1.dtb.walker      1334304                       # number of overall hits
system.l2.overall_hits::switch_cpus1.itb.walker       244564                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst      7706247                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data       107786                       # number of overall hits
system.l2.overall_hits::switch_cpus2.dtb.walker       248698                       # number of overall hits
system.l2.overall_hits::switch_cpus2.itb.walker        58704                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst      3222207                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      1817113                       # number of overall hits
system.l2.overall_hits::switch_cpus3.dtb.walker       407752                       # number of overall hits
system.l2.overall_hits::switch_cpus3.itb.walker       107021                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst      5275474                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data      3121617                       # number of overall hits
system.l2.overall_hits::total                35755217                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.dtb.walker          657                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.itb.walker          324                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.dtb.walker          572                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.itb.walker           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.dtb.walker          133                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.itb.walker           59                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.dtb.walker          271                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.itb.walker          112                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2146                       # number of ReadReq misses
system.l2.UpgradeReq_misses::switch_cpus0.data          161                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data          173                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data          253                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data          142                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                729                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           36                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           43                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           22                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              116                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       264285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data        73785                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data        85933                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       274649                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              698652                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst        48986                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst        11239                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        30558                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst        47671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           138454                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data        82458                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data        65386                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data        64501                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data        95436                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          307781                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.dtb.walker          657                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.itb.walker          324                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.inst        48986                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data       346743                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.dtb.walker          572                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.itb.walker           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst        11239                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data       139171                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.dtb.walker          133                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.itb.walker           59                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        30558                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       150434                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.dtb.walker          271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.itb.walker          112                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst        47671                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       370085                       # number of demand (read+write) misses
system.l2.demand_misses::total                1147033                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.dtb.walker          657                       # number of overall misses
system.l2.overall_misses::switch_cpus0.itb.walker          324                       # number of overall misses
system.l2.overall_misses::switch_cpus0.inst        48986                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data       346743                       # number of overall misses
system.l2.overall_misses::switch_cpus1.dtb.walker          572                       # number of overall misses
system.l2.overall_misses::switch_cpus1.itb.walker           18                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst        11239                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data       139171                       # number of overall misses
system.l2.overall_misses::switch_cpus2.dtb.walker          133                       # number of overall misses
system.l2.overall_misses::switch_cpus2.itb.walker           59                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        30558                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       150434                       # number of overall misses
system.l2.overall_misses::switch_cpus3.dtb.walker          271                       # number of overall misses
system.l2.overall_misses::switch_cpus3.itb.walker          112                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst        47671                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       370085                       # number of overall misses
system.l2.overall_misses::total               1147033                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.dtb.walker     61907500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.itb.walker     29401000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.dtb.walker     54554500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.itb.walker      1792000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.dtb.walker     11875500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.itb.walker      5191000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.dtb.walker     23920500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.itb.walker     10297500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       198939500                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus0.data      1362500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus1.data      1565000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus2.data      4473500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus3.data      1286000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      8687000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus0.data       414000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus1.data       240500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus2.data      1182000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::switch_cpus3.data       632500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2469000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data  23782655000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data   6604736000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data   7627019500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data  24811235500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   62825646000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus0.inst   4237032500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus1.inst   1033398000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus2.inst   2655546000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus3.inst   4154621000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  12080597500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus0.data   7479140000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus1.data   6041189500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus2.data   5925070500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus3.data   8722466500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  28167866500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.dtb.walker     61907500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.itb.walker     29401000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst   4237032500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  31261795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.dtb.walker     54554500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.itb.walker      1792000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst   1033398000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data  12645925500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.dtb.walker     11875500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.itb.walker      5191000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst   2655546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data  13552090000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.dtb.walker     23920500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.itb.walker     10297500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst   4154621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data  33533702000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     103273049500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.dtb.walker     61907500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.itb.walker     29401000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst   4237032500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  31261795000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.dtb.walker     54554500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.itb.walker      1792000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst   1033398000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data  12645925500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.dtb.walker     11875500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.itb.walker      5191000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst   2655546000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data  13552090000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.dtb.walker     23920500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.itb.walker     10297500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst   4154621000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data  33533702000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    103273049500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.dtb.walker       510390                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.itb.walker       123121                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.dtb.walker      1334876                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.itb.walker       244582                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.dtb.walker       248831                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.itb.walker        58763                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.dtb.walker       408023                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.itb.walker       107133                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3035719                       # number of ReadReq accesses(hits+misses)
system.l2.WritebackDirty_accesses::writebacks      6485788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6485788                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks     17480247                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     17480247                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data        96673                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         1969                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data        61200                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        74264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           234106                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         5393                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data          416                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2773                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         2680                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11262                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1636683                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data       129425                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       581136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data      1191386                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3538630                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst      7108713                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst      7717486                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst      3252765                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst      5323145                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       23402109                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      3121533                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data       117532                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      1386411                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data      2300316                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6925792                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker       510390                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker       123121                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst      7108713                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      4758216                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.dtb.walker      1334876                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.itb.walker       244582                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst      7717486                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data       246957                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.dtb.walker       248831                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.itb.walker        58763                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst      3252765                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      1967547                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.dtb.walker       408023                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.itb.walker       107133                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst      5323145                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      3491702                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36902250                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker       510390                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker       123121                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst      7108713                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      4758216                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.dtb.walker      1334876                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.itb.walker       244582                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst      7717486                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data       246957                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.dtb.walker       248831                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.itb.walker        58763                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst      3252765                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      1967547                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.dtb.walker       408023                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.itb.walker       107133                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst      5323145                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      3491702                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36902250                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.001287                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.itb.walker     0.002632                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.dtb.walker     0.000429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.itb.walker     0.000074                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.dtb.walker     0.000534                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.itb.walker     0.001004                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.dtb.walker     0.000664                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.itb.walker     0.001045                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000707                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.001665                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.087862                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.004134                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.001912                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.003114                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.002781                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.086538                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.015507                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.008209                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.010300                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.161476                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.570099                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.147871                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.230529                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.197436                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.006891                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001456                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.009394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.008955                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.005916                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.026416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.556325                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.046524                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.041488                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.044440                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.dtb.walker     0.001287                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.itb.walker     0.002632                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.006891                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.072872                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.dtb.walker     0.000429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.itb.walker     0.000074                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.001456                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.563543                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.dtb.walker     0.000534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.itb.walker     0.001004                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.009394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.076458                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.dtb.walker     0.000664                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.itb.walker     0.001045                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.008955                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.105990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.031083                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.dtb.walker     0.001287                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.itb.walker     0.002632                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.006891                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.072872                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.dtb.walker     0.000429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.itb.walker     0.000074                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.001456                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.563543                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.dtb.walker     0.000534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.itb.walker     0.001004                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.009394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.076458                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.dtb.walker     0.000664                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.itb.walker     0.001045                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.008955                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.105990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.031083                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.dtb.walker 94227.549467                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.itb.walker 90743.827160                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.dtb.walker        95375                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.itb.walker 99555.555556                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.dtb.walker 89289.473684                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.itb.walker 87983.050847                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.dtb.walker 88267.527675                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.itb.walker 91941.964286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 92702.469711                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus0.data  8462.732919                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus1.data  9046.242775                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus2.data 17681.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus3.data  9056.338028                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 11916.323731                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus0.data        27600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus1.data  6680.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus2.data 27488.372093                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::switch_cpus3.data        28750                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 21284.482759                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data 89988.667537                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 89513.261503                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 88755.419920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 90337.978656                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89924.090964                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus0.inst 86494.763810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus1.inst 91947.504226                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus2.inst 86901.826036                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus3.inst 87151.958214                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87253.510191                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus0.data 90702.418201                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus1.data 92392.706390                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus2.data 91860.133951                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus3.data 91395.977409                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91519.185720                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.dtb.walker 94227.549467                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.itb.walker 90743.827160                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 86494.763810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 90158.402621                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.dtb.walker        95375                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.itb.walker 99555.555556                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 91947.504226                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 90866.096385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.dtb.walker 89289.473684                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.itb.walker 87983.050847                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 86901.826036                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 90086.616058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.dtb.walker 88267.527675                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.itb.walker 91941.964286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 87151.958214                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 90610.811030                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90034.941889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.dtb.walker 94227.549467                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.itb.walker 90743.827160                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 86494.763810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 90158.402621                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.dtb.walker        95375                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.itb.walker 99555.555556                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 91947.504226                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 90866.096385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.dtb.walker 89289.473684                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.itb.walker 87983.050847                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 86901.826036                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 90086.616058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.dtb.walker 88267.527675                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.itb.walker 91941.964286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 87151.958214                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 90610.811030                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90034.941889                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               765798                       # number of writebacks
system.l2.writebacks::total                    765798                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::switch_cpus0.inst         1364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus1.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus2.inst          623                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::switch_cpus3.inst         1363                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          4114                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus0.data          519                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus1.data          123                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus2.data          287                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus3.data          500                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         1429                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.inst         1364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus0.data          519                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.inst          764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus1.data          123                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.inst          623                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus2.data          287                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.inst         1363                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus3.data          500                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5543                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.inst         1364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus0.data          519                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.inst          764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus1.data          123                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.inst          623                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus2.data          287                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.inst         1363                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus3.data          500                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5543                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus0.dtb.walker          657                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.itb.walker          324                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.dtb.walker          572                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.itb.walker           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.dtb.walker          133                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.itb.walker           59                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.dtb.walker          271                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.itb.walker          112                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2146                       # number of ReadReq MSHR misses
system.l2.CleanEvict_mshr_misses::writebacks        11950                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11950                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus0.data          161                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus1.data          173                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus2.data          253                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus3.data          142                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           729                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus0.data           15                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus1.data           36                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus2.data           43                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::switch_cpus3.data           22                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          116                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data       264285                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data        73785                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data        85933                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data       274649                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         698652                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus0.inst        47622                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus1.inst        10475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus2.inst        29935                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus3.inst        46308                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       134340                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus0.data        81939                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus1.data        65263                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus2.data        64214                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus3.data        94936                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       306352                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.dtb.walker          657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.itb.walker          324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst        47622                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data       346224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.dtb.walker          572                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.itb.walker           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst        10475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data       139048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.dtb.walker          133                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.itb.walker           59                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst        29935                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data       150147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.dtb.walker          271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.itb.walker          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst        46308                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data       369585                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1141490                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.dtb.walker          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.itb.walker          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst        47622                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data       346224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.dtb.walker          572                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.itb.walker           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst        10475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data       139048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.dtb.walker          133                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.itb.walker           59                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst        29935                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data       150147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.dtb.walker          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.itb.walker          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst        46308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data       369585                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1141490                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus0.data         3648                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus1.data          444                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus2.data         1764                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus3.data         2888                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total         8744                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus0.data         5224                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus1.data          550                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus2.data         1705                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus3.data         2616                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total        10095                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus0.data         8872                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus1.data          994                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus2.data         3469                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus3.data         5504                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        18839                       # number of overall MSHR uncacheable misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.dtb.walker     55337001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.itb.walker     26161000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.dtb.walker     48834500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.itb.walker      1612000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.dtb.walker     10545500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.itb.walker      4601000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.dtb.walker     21210500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.itb.walker      9177500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    177479001                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus0.data      3183000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus1.data      3379500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus2.data      4849000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus3.data      2793000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     14204500                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus0.data       294500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus1.data       717000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus2.data       840500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::switch_cpus3.data       442000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2294000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data  21139803004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data   5866882508                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data   6767689001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data  22064745001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  55839119514                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus0.inst   3645985506                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus1.inst    865658005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus2.inst   2307054502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus3.inst   3578529005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10397227018                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus0.data   6615490006                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus1.data   5377233004                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus2.data   5259694504                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus3.data   7733783500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  24986201014                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.dtb.walker     55337001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.itb.walker     26161000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst   3645985506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data  27755293010                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.dtb.walker     48834500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.itb.walker      1612000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst    865658005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data  11244115512                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.dtb.walker     10545500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.itb.walker      4601000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst   2307054502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data  12027383505                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.dtb.walker     21210500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.itb.walker      9177500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst   3578529005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data  29798528501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  91400026547                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.dtb.walker     55337001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.itb.walker     26161000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst   3645985506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data  27755293010                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.dtb.walker     48834500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.itb.walker      1612000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst    865658005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data  11244115512                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.dtb.walker     10545500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.itb.walker      4601000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst   2307054502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data  12027383505                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.dtb.walker     21210500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.itb.walker      9177500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst   3578529005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data  29798528501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  91400026547                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus0.data    221795000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus1.data     42963500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus2.data     56964000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus3.data     90668001                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total    412390501                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus0.data    221795000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus1.data     42963500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus2.data     56964000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus3.data     90668001                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total    412390501                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.dtb.walker     0.001287                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.itb.walker     0.002632                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.dtb.walker     0.000429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.itb.walker     0.000074                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.dtb.walker     0.000534                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.itb.walker     0.001004                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.dtb.walker     0.000664                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.itb.walker     0.001045                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000707                       # mshr miss rate for ReadReq accesses
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus0.data     0.001665                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus1.data     0.087862                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus2.data     0.004134                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus3.data     0.001912                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.003114                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus0.data     0.002781                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus1.data     0.086538                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus2.data     0.015507                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::switch_cpus3.data     0.008209                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.010300                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.161476                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.570099                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.147871                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.230529                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.197436                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus0.inst     0.006699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus1.inst     0.001357                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus2.inst     0.009203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus3.inst     0.008699                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.005741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus0.data     0.026250                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus1.data     0.555279                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus2.data     0.046317                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus3.data     0.041271                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.044233                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.dtb.walker     0.001287                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.itb.walker     0.002632                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.006699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.072763                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.dtb.walker     0.000429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.itb.walker     0.000074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.001357                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.563045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.dtb.walker     0.000534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.itb.walker     0.001004                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.009203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.076312                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.dtb.walker     0.000664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.itb.walker     0.001045                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.008699                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.105847                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.030933                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.dtb.walker     0.001287                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.itb.walker     0.002632                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.006699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.072763                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.dtb.walker     0.000429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.itb.walker     0.000074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.001357                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.563045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.dtb.walker     0.000534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.itb.walker     0.001004                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.009203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.076312                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.dtb.walker     0.000664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.itb.walker     0.001045                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.008699                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.105847                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.030933                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84226.789954                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.itb.walker 80743.827160                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.dtb.walker        85375                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.itb.walker 89555.555556                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.dtb.walker 79289.473684                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.itb.walker 77983.050847                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.dtb.walker 78267.527675                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.itb.walker 81941.964286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 82702.237185                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19770.186335                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19534.682081                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19166.007905                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 19669.014085                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19484.910837                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus0.data 19633.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus1.data 19916.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus2.data 19546.511628                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::switch_cpus3.data 20090.909091                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19775.862069                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 79988.659984                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 79513.214176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 78755.414113                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 80337.976840                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79924.081680                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus0.inst 76560.948847                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus1.inst 82640.382339                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus2.inst 77068.799131                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus3.inst 77276.690961                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77394.871356                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus0.data 80736.767669                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus1.data 82393.285690                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus2.data 81908.843928                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus3.data 81463.127791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81560.430531                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84226.789954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.itb.walker 80743.827160                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 76560.948847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 80165.710667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.dtb.walker        85375                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.itb.walker 89555.555556                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 82640.382339                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 80864.992751                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.dtb.walker 79289.473684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.itb.walker 77983.050847                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 77068.799131                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 80104.054726                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.dtb.walker 78267.527675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.itb.walker 81941.964286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 77276.690961                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 80626.996499                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80070.807933                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.dtb.walker 84226.789954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.itb.walker 80743.827160                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 76560.948847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 80165.710667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.dtb.walker        85375                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.itb.walker 89555.555556                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 82640.382339                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 80864.992751                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.dtb.walker 79289.473684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.itb.walker 77983.050847                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 77068.799131                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 80104.054726                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.dtb.walker 78267.527675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.itb.walker 81941.964286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 77276.690961                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 80626.996499                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80070.807933                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus0.data 60799.067982                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus1.data 96764.639640                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus2.data 32292.517007                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus3.data 31394.737188                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 47162.683097                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus0.data 24999.436429                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus1.data 43222.837022                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus2.data 16420.870568                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus3.data 16473.110647                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 21890.254313                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests       2735628                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1571725                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          359                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                8744                       # Transaction distribution
system.membus.trans_dist::ReadResp             451792                       # Transaction distribution
system.membus.trans_dist::WriteReq              10095                       # Transaction distribution
system.membus.trans_dist::WriteResp             10095                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       794630                       # Transaction distribution
system.membus.trans_dist::CleanEvict           350991                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           207261                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         167728                       # Transaction distribution
system.membus.trans_dist::ReadExReq            743088                       # Transaction distribution
system.membus.trans_dist::ReadExResp           697976                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        443047                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         28848                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        58100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        58100                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         7416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio        30262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3818158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      3855836                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3913936                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1845248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1845248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         5944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio        60524                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    122013632                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    122080100                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               123925348                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           418939                       # Total snoops (count)
system.membus.snoopTraffic                      22976                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1608811                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001290                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035899                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1606735     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                    2076      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1608811                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7012499                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            25807496                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy          5691719685                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1153811                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         6048233000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              1.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             nan                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          nan                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            nan                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          nan                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            nan                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          nan                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          nan                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           nan                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           nan                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.branchPred.lookups      107590299                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     77340330                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      6318904                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     64868057                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       46158102                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.branchPred.BTBHitPct    71.156905                       # BTB Hit Percentage
system.switch_cpus0.branchPred.usedRAS       12778606                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASInCorrect       317453                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      3254616                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       817641                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses      2436975                       # Number of indirect misses.
system.switch_cpus0.branchPredindirectMispredicted       683519                       # Number of mispredicted indirect branches.
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.walks          1510344                       # Table walker walks requested
system.switch_cpus0.dtb.walker.walksShort      1510344                       # Table walker walks initiated with short descriptors
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level1       136072                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksShortTerminationLevel::Level2       529604                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.dtb.walker.walksSquashedBefore       844668                       # Table walks squashed before starting
system.switch_cpus0.dtb.walker.walkWaitTime::samples       665676                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::mean  1072.092129                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::stdev  4087.571247                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::0-32767       665058     99.91%     99.91% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::32768-65535          517      0.08%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::65536-98303           85      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::98304-131071           11      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::131072-163839            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::163840-196607            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::262144-294911            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkWaitTime::total       665676                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::samples       767082                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::mean 11056.751429                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::gmean  9341.367299                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::stdev  7020.297021                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::0-65535       765942     99.85%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::65536-131071         1054      0.14%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::131072-196607           39      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::196608-262143           26      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::262144-327679            8      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::327680-393215           12      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::524288-589823            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walkCompletionTime::total       767082                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.dtb.walker.walksPending::samples 501841767500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::mean     0.574400                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::stdev     0.637160                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::0-3 500974607000     99.83%     99.83% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::4-7    511567500      0.10%     99.93% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::8-11    178742000      0.04%     99.96% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::12-15     95467000      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::16-19     41224500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::20-23     19189000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::24-27     12764500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::28-31      8170000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::32-35        36000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walksPending::total 501841767500                       # Table walker pending requests distribution
system.switch_cpus0.dtb.walker.walkPageSizes::4K       181735     64.31%     64.31% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::1M       100849     35.69%    100.00% # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkPageSizes::total       282584                       # Table walker page sizes translated
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Data      1510344                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Requested::total      1510344                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Data       282584                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin_Completed::total       282584                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.walker.walkRequestOrigin::total      1792928                       # Table walker requests started/completed, data/inst
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits            99458907                       # DTB read hits
system.switch_cpus0.dtb.read_misses           1196789                       # DTB read misses
system.switch_cpus0.dtb.write_hits           78845715                       # DTB write hits
system.switch_cpus0.dtb.write_misses           313555                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries          155305                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults             6509                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults         50324                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults            29384                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses       100655696                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses       79159270                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                178304622                       # DTB hits
system.switch_cpus0.dtb.misses                1510344                       # DTB misses
system.switch_cpus0.dtb.accesses            179814966                       # DTB accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus0.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.walks           235062                       # Table walker walks requested
system.switch_cpus0.itb.walker.walksShort       235062                       # Table walker walks initiated with short descriptors
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level1        23279                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksShortTerminationLevel::Level2       177272                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus0.itb.walker.walksSquashedBefore        34511                       # Table walks squashed before starting
system.switch_cpus0.itb.walker.walkWaitTime::samples       200551                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::mean   567.661094                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::stdev  3268.672744                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::0-16383       198795     99.12%     99.12% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::16384-32767         1426      0.71%     99.84% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::32768-49151          259      0.13%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::49152-65535           29      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::65536-81919           22      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::81920-98303           13      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::98304-114687            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::114688-131071            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkWaitTime::total       200551                       # Table walker wait (enqueue to first request) latency
system.switch_cpus0.itb.walker.walkCompletionTime::samples       123154                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::mean 10536.754795                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::gmean  8243.109043                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::stdev  9230.582001                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::0-32767       122239     99.26%     99.26% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::32768-65535          645      0.52%     99.78% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::65536-98303          155      0.13%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::98304-131071           74      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::131072-163839            8      0.01%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::163840-196607           11      0.01%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::196608-229375            6      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::229376-262143            8      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::262144-294911            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::294912-327679            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::393216-425983            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walkCompletionTime::total       123154                       # Table walker service (enqueue to completion) latency
system.switch_cpus0.itb.walker.walksPending::samples 497548389704                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::mean     0.871570                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::stdev     0.334884                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::0  63947968500     12.85%     12.85% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::1 433556495204     87.14%     99.99% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::2     40955500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::3      2331000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::4       485500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::5       128000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::6        26000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walksPending::total 497548389704                       # Table walker pending requests distribution
system.switch_cpus0.itb.walker.walkPageSizes::4K        73650     83.09%     83.09% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::1M        14993     16.91%    100.00% # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkPageSizes::total        88643                       # Table walker page sizes translated
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::Inst       235062                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Requested::total       235062                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::Inst        88643                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin_Completed::total        88643                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.walker.walkRequestOrigin::total       323705                       # Table walker requests started/completed, data/inst
system.switch_cpus0.itb.inst_hits            78240547                       # ITB inst hits
system.switch_cpus0.itb.inst_misses            235062                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries           78030                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults            58112                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses        78475609                       # ITB inst accesses
system.switch_cpus0.itb.hits                 78240547                       # DTB hits
system.switch_cpus0.itb.misses                 235062                       # DTB misses
system.switch_cpus0.itb.accesses             78475609                       # DTB accesses
system.switch_cpus0.numPwrStateTransitions        14518                       # Number of power state transitions
system.switch_cpus0.pwrStateClkGateDist::samples         7259                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::mean 33800245.103182                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::stdev 134373290.203471                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::underflows         5593     77.05%     77.05% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::1000-5e+10         1666     22.95%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::max_value   1928519500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateClkGateDist::total         7259                       # Distribution of time spent in the clock gated state
system.switch_cpus0.pwrStateResidencyTicks::ON 256602532295                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::CLK_GATED 245355979204                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles               512975703                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.fetch.icacheStallCycles    211675599                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             560325776                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches          107590299                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     59754349                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles            266497261                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       16712450                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.TlbCycles           2816108                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.MiscStallCycles        68183                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles      2278611                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.PendingQuiesceStallCycles       809828                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles         1293                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines         78139010                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      4104504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.ItlbSquashes          96344                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    492503108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.399315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.690370                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       362879851     73.68%     73.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1        11266695      2.29%     75.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2        18021021      3.66%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3        11568495      2.35%     81.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4        10957958      2.22%     84.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         9347738      1.90%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         8878750      1.80%     87.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7        13350997      2.71%     90.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        46231603      9.39%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    492503108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.209738                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.092305                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       154985895                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles    231827912                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         85163167                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles     13614494                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       6911640                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved     14517018                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred      1463979                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     587860368                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts      5399963                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       6911640                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       163085077                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       27876209                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles    149934859                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         90530198                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles     54165125                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     563268892                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19087                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       6240737                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents       3400615                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      37689281                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.RenamedOperands    590217658                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups   2559551032                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    643041573                       # Number of integer rename lookups
system.switch_cpus0.rename.fp_rename_lookups       192166                       # Number of floating rename lookups
system.switch_cpus0.rename.CommittedMaps    416761731                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       173455931                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts      6774023                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts      5575230                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         70916025                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads    109306362                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     88066039                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads     21211510                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     32171485                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         528201675                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded      9730113                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        485743291                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued      1289318                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    127938020                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    293652419                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved      1213315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    492503108                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.986275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.645335                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    302880425     61.50%     61.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     72322190     14.68%     76.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     40565597      8.24%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     26765062      5.43%     89.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     21472001      4.36%     94.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     13371910      2.72%     96.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8684930      1.76%     98.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      4390357      0.89%     99.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8      2050636      0.42%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    492503108                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1154790     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       4807550     49.91%     61.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      3670373     38.10%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass         5837      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    299057344     61.57%     61.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       232285      0.05%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd           36      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd           22      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            6      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            4      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        19065      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            2      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    104225306     21.46%     83.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     82203384     16.92%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     485743291                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.946913                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            9632713                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019831                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads   1474472493                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    666265620                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    467515218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads       439230                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes       259451                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses       186305                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     495135968                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses         234199                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads      3314978                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads     27840472                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses        26843                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation       666768                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores     12611153                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads      1801694                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked      1592974                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       6911640                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       21042317                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles      4912085                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    540619564                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1224241                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts    109306362                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     88066039                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts      5278371                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        556822                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents      4202616                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents       666768                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      2640898                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      3140401                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      5781299                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    477564344                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts    100513963                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      6671671                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop              2687776                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs           181350926                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        69664073                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          80836963                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.930969                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             470382520                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            467701523                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers        244511177                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        431546207                       # num instructions consuming a value
system.switch_cpus0.iew.wb_rate              0.911742                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.566593                       # average fanout of values written-back
system.switch_cpus0.commit.commitSquashedInsts    128628818                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls      8516798                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      4874319                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    471579984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.872732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.831529                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    317485645     67.32%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     78372561     16.62%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     22592044      4.79%     88.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3     13569556      2.88%     91.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      8557910      1.81%     93.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      7341637      1.56%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4697454      1.00%     95.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      3532492      0.75%     96.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8     15430685      3.27%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    471579984                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    325507663                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     411562790                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs             156920777                       # Number of memory references committed
system.switch_cpus0.commit.loads             81465891                       # Number of loads committed
system.switch_cpus0.commit.membars            3326027                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          59631015                       # Number of branches committed
system.switch_cpus0.commit.fp_insts            181613                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        361939610                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      6816964                       # Number of function calls committed.
system.switch_cpus0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntAlu    254410435     61.82%     61.82% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntMult       212509      0.05%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IntDiv            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatAdd            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCmp            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatCvt            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatMult            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatDiv            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::FloatSqrt            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAdd            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAddAcc            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdAlu            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCmp            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdCvt            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMisc            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMult            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdMultAcc            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShift            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdShiftAcc            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdSqrt            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAdd            2      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatAlu            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCmp            5      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatCvt            4      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatDiv            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMisc        19056      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMult            2      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.87% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemRead     81465891     19.79%     81.67% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::MemWrite     75454886     18.33%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.op_class_0::total    411562790                       # Class of committed instruction
system.switch_cpus0.commit.bw_lim_events     15430685                       # number cycles where commit BW limit reached
system.switch_cpus0.rob.rob_reads           985284205                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes         1101227822                       # The number of ROB writes
system.switch_cpus0.timesIdled                2793587                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20472595                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.quiesceCycles           490710294                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus0.committedInsts          323938643                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            409993770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.583558                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.583558                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.631489                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.631489                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       529570103                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      292754490                       # number of integer regfile writes
system.switch_cpus0.fp_regfile_reads           134786                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes           58234                       # number of floating regfile writes
system.switch_cpus0.cc_regfile_reads       1704911129                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       182514633                       # number of cc regfile writes
system.switch_cpus0.misc_regfile_reads     1018699591                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes       7151277                       # number of misc regfile writes
system.switch_cpus1.branchPred.lookups      398711411                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted    275252768                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect     13893746                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups    227410707                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits      177493359                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.branchPred.BTBHitPct    78.049693                       # BTB Hit Percentage
system.switch_cpus1.branchPred.usedRAS       45238292                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASInCorrect      7564956                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     25285352                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     21537114                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses      3748238                       # Number of indirect misses.
system.switch_cpus1.branchPredindirectMispredicted       836139                       # Number of mispredicted indirect branches.
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.walks          1427839                       # Table walker walks requested
system.switch_cpus1.dtb.walker.walksShort      1427839                       # Table walker walks initiated with short descriptors
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level1       109285                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksShortTerminationLevel::Level2       634392                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.dtb.walker.walksSquashedBefore       684162                       # Table walks squashed before starting
system.switch_cpus1.dtb.walker.walkWaitTime::samples       743677                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::mean  6172.922519                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::stdev 22891.828517                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::0-32767       698228     93.89%     93.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::32768-65535         8977      1.21%     95.10% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::65536-98303        25107      3.38%     98.47% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::98304-131071         4031      0.54%     99.01% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::131072-163839         7318      0.98%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::163840-196607            8      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::196608-229375            6      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::262144-294911            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkWaitTime::total       743677                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::samples       537651                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::mean 51805.300278                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::gmean 35258.698524                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::stdev 45132.453053                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::0-32767       304822     56.70%     56.70% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::32768-65535        54739     10.18%     66.88% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::65536-98303        93541     17.40%     84.27% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::98304-131071        32342      6.02%     90.29% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::131072-163839        42699      7.94%     98.23% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::163840-196607         9382      1.74%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::196608-229375           61      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::229376-262143           17      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::262144-294911            2      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::294912-327679           25      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::327680-360447           21      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walkCompletionTime::total       537651                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.dtb.walker.walksPending::samples 502026968500                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::mean     0.613939                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::stdev     1.150876                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::0-3 500630081500     99.72%     99.72% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::4-7    506390500      0.10%     99.82% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::8-11    123851500      0.02%     99.85% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::12-15     60307500      0.01%     99.86% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::16-19     38530500      0.01%     99.87% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::20-23     35435500      0.01%     99.87% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::24-27    276165000      0.06%     99.93% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::28-31    354289500      0.07%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::32-35      1900500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::36-39        16500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walksPending::total 502026968500                       # Table walker pending requests distribution
system.switch_cpus1.dtb.walker.walkPageSizes::4K       171395     97.15%     97.15% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::1M         5032      2.85%    100.00% # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkPageSizes::total       176427                       # Table walker page sizes translated
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Data      1427839                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Requested::total      1427839                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Data       176427                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin_Completed::total       176427                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.walker.walkRequestOrigin::total      1604266                       # Table walker requests started/completed, data/inst
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits           332047667                       # DTB read hits
system.switch_cpus1.dtb.read_misses           1036050                       # DTB read misses
system.switch_cpus1.dtb.write_hits          294899856                       # DTB write hits
system.switch_cpus1.dtb.write_misses           391789                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries          138823                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults            43623                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults          1892                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults              263                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses       333083717                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses      295291645                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                626947523                       # DTB hits
system.switch_cpus1.dtb.misses                1427839                       # DTB misses
system.switch_cpus1.dtb.accesses            628375362                       # DTB accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus1.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.walks           133063                       # Table walker walks requested
system.switch_cpus1.itb.walker.walksShort       133063                       # Table walker walks initiated with short descriptors
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level1         4185                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksShortTerminationLevel::Level2       121893                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus1.itb.walker.walksSquashedBefore         6985                       # Table walks squashed before starting
system.switch_cpus1.itb.walker.walkWaitTime::samples       126078                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::mean  1033.729120                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::stdev  4468.064475                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::0-8191       119328     94.65%     94.65% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::8192-16383         2436      1.93%     96.58% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::16384-24575         3339      2.65%     99.23% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::24576-32767          894      0.71%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::32768-40959           64      0.05%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::40960-49151           13      0.01%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::49152-57343            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::90112-98303            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkWaitTime::total       126078                       # Table walker wait (enqueue to first request) latency
system.switch_cpus1.itb.walker.walkCompletionTime::samples       125170                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::mean 23079.715587                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::gmean 21970.948439                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::stdev  6263.669931                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::0-16383        11067      8.84%      8.84% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::16384-32767       108125     86.38%     95.22% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::32768-49151         5018      4.01%     99.23% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::49152-65535          929      0.74%     99.98% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::65536-81919           14      0.01%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::81920-98303            5      0.00%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::98304-114687            7      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::114688-131071            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::131072-147455            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::196608-212991            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walkCompletionTime::total       125170                       # Table walker service (enqueue to completion) latency
system.switch_cpus1.itb.walker.walksPending::samples 502039678000                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::mean     0.986241                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::stdev     0.117239                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::0   6950752500      1.38%      1.38% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::1 495046212000     98.61%     99.99% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::2     42000500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::3       713000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walksPending::total 502039678000                       # Table walker pending requests distribution
system.switch_cpus1.itb.walker.walkPageSizes::4K       114044     96.50%     96.50% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::1M         4141      3.50%    100.00% # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkPageSizes::total       118185                       # Table walker page sizes translated
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::Inst       133063                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Requested::total       133063                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::Inst       118185                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin_Completed::total       118185                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.walker.walkRequestOrigin::total       251248                       # Table walker requests started/completed, data/inst
system.switch_cpus1.itb.inst_hits           299164686                       # ITB inst hits
system.switch_cpus1.itb.inst_misses            133063                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries          118065                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults            11541                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses       299297749                       # ITB inst accesses
system.switch_cpus1.itb.hits                299164686                       # DTB hits
system.switch_cpus1.itb.misses                 133063                       # DTB misses
system.switch_cpus1.itb.accesses            299297749                       # DTB accesses
system.switch_cpus1.numPwrStateTransitions         4875                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples         2438                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean 997537.418786                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::stdev 14989775.547666                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::underflows         1228     50.37%     50.37% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10         1210     49.63%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    562504500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total         2438                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::ON 499598688273                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED   2431996227                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles               999198590                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.fetch.icacheStallCycles    454633704                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts            1785462933                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches          398711411                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches    244268765                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles            510847272                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       28077952                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.TlbCycles           4441746                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.MiscStallCycles        17369                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles       123014                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.PendingQuiesceStallCycles        57926                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines        299124018                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      7121659                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.ItlbSquashes          39532                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    984160294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.250512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.997906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       536856242     54.55%     54.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1        41451398      4.21%     58.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2        54778316      5.57%     64.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3        70527955      7.17%     71.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4        49800247      5.06%     76.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5        30703020      3.12%     79.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6        39515284      4.02%     83.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7        21757567      2.21%     85.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8       138770265     14.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    984160294                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.399031                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.786895                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       426675606                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles    130914395                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles        399893713                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles     13914219                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles      12762361                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved     61593239                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred      1287666                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts    2124066881                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts      1207970                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles      12762361                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       436059116                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles       23437905                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles     86220981                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles        404281343                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles     21398588                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts    2078813579                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         2812                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       2141959                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        160823                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      14941390                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.RenamedOperands   2418886849                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups   9727134507                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups   2507234854                       # Number of integer rename lookups
system.switch_cpus1.rename.fp_rename_lookups          988                       # Number of floating rename lookups
system.switch_cpus1.rename.CommittedMaps   2097820972                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       321065872                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts      3475742                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts      3453189                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         40966109                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads    352894707                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores    340605584                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads     24853106                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     49640757                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded        1977581592                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded      9279654                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued       1906515210                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued      2505775                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    195063143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    544880782                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       876875                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    984160294                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.937200                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.976007                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    341765410     34.73%     34.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1    162927179     16.55%     51.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2    130662328     13.28%     64.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3    123252041     12.52%     77.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     99427852     10.10%     87.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     69586123      7.07%     94.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     36970400      3.76%     98.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     11508859      1.17%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      8060102      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    984160294                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1290977      4.74%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      4.74% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead      12660871     46.51%     51.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite     13270922     48.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass           25      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu   1228124074     64.42%     64.42% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      3189541      0.17%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          399      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     64.58% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    351190805     18.42%     83.01% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite    324010366     16.99%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total    1906515210                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.908044                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt           27222771                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.014279                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads   4826916960                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes   2182013027                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses   1856644813                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads         2300                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes         1368                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses          944                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses    1933736708                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses           1248                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads     21273347                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads     40412342                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses        56589                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation        91348                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores     31714208                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads     11161404                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked        36047                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles      12762361                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles       21895415                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles      1449245                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts   1986989359                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts     23555031                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts    352894707                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts    340605584                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts      3278463                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        274555                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents      1146937                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents        91348                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect     10545019                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      3185842                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts     13730861                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts   1877738936                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts    344048471                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     27351748                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop               128113                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs           663084805                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches       331237878                       # Number of branches executed
system.switch_cpus1.iew.exec_stores         319036334                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.879245                       # Inst execution rate
system.switch_cpus1.iew.wb_sent            1859505205                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count           1856645757                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers       1010258257                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers       2153329325                       # num instructions consuming a value
system.switch_cpus1.iew.wb_rate              1.858135                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.469161                       # average fanout of values written-back
system.switch_cpus1.commit.commitSquashedInsts    195164934                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls      8402778                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts     12617131                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    954792977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.876639                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.481125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    403354354     42.25%     42.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1    209717585     21.96%     64.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     84211461      8.82%     73.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3     46095148      4.83%     77.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4     61793297      6.47%     84.33% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5     31760987      3.33%     87.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6     27660570      2.90%     90.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7     18162524      1.90%     92.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8     72037051      7.54%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    954792977                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts   1439351675                       # Number of instructions committed
system.switch_cpus1.commit.committedOps    1791801570                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs             621373741                       # Number of memory references committed
system.switch_cpus1.commit.loads            312482365                       # Number of loads committed
system.switch_cpus1.commit.membars            5554708                       # Number of memory barriers committed
system.switch_cpus1.commit.branches         319889091                       # Number of branches committed
system.switch_cpus1.commit.fp_insts               944                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts       1548970652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls     32162390                       # Number of function calls committed.
system.switch_cpus1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntAlu   1167286327     65.15%     65.15% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntMult      3141106      0.18%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IntDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMisc          396      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemRead    312482365     17.44%     82.76% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::MemWrite    308891376     17.24%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.op_class_0::total   1791801570                       # Class of committed instruction
system.switch_cpus1.commit.bw_lim_events     72037051                       # number cycles where commit BW limit reached
system.switch_cpus1.rob.rob_reads          2868869982                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes         4003349055                       # The number of ROB writes
system.switch_cpus1.timesIdled                4486528                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15038296                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.quiesceCycles             4862779                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus1.committedInsts         1439348204                       # Number of Instructions Simulated
system.switch_cpus1.committedOps           1791798099                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.694202                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.694202                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.440503                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.440503                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads      2130116324                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes     1095337356                       # number of integer regfile writes
system.switch_cpus1.fp_regfile_reads              645                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes             368                       # number of floating regfile writes
system.switch_cpus1.cc_regfile_reads       6595006583                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes      1039572221                       # number of cc regfile writes
system.switch_cpus1.misc_regfile_reads     2623812874                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes       5637657                       # number of misc regfile writes
system.switch_cpus2.branchPred.lookups       54222564                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     38932664                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      2801875                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     31879013                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       23384876                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.branchPred.BTBHitPct    73.355082                       # BTB Hit Percentage
system.switch_cpus2.branchPred.usedRAS        6561145                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASInCorrect       134672                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      1491581                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       487317                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses      1004264                       # Number of indirect misses.
system.switch_cpus2.branchPredindirectMispredicted       289861                       # Number of mispredicted indirect branches.
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.walks           758901                       # Table walker walks requested
system.switch_cpus2.dtb.walker.walksShort       758901                       # Table walker walks initiated with short descriptors
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level1        68255                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksShortTerminationLevel::Level2       265999                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.dtb.walker.walksSquashedBefore       424647                       # Table walks squashed before starting
system.switch_cpus2.dtb.walker.walkWaitTime::samples       334254                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::mean  1266.183800                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::stdev  4223.509660                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::0-8191       311285     93.13%     93.13% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::8192-16383        17638      5.28%     98.41% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::16384-24575         3454      1.03%     99.44% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::24576-32767         1478      0.44%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::32768-40959          215      0.06%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::40960-49151          133      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::49152-57343           19      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::57344-65535            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::65536-73727           10      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::73728-81919            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::81920-90111            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::90112-98303            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::98304-106495            4      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::114688-122879            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::122880-131071            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkWaitTime::total       334254                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::samples       386430                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::mean 10503.393888                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::gmean  8871.450084                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::stdev  6152.282928                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::0-32767       384818     99.58%     99.58% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::32768-65535         1403      0.36%     99.95% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::65536-98303          106      0.03%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::98304-131071           88      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::131072-163839            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::163840-196607            9      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::196608-229375            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::229376-262143            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::262144-294911            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walkCompletionTime::total       386430                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.dtb.walker.walksPending::samples 488966670112                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::mean     0.677343                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::stdev     0.551827                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::0-3 488503330612     99.91%     99.91% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::4-7    276733500      0.06%     99.96% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::8-11     93122500      0.02%     99.98% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::12-15     56142500      0.01%     99.99% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::16-19     19629500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::20-23      6941500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::24-27      5331000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::28-31      5392000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::32-35        47000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walksPending::total 488966670112                       # Table walker pending requests distribution
system.switch_cpus2.dtb.walker.walkPageSizes::4K        92194     62.66%     62.66% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::1M        54938     37.34%    100.00% # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkPageSizes::total       147132                       # Table walker page sizes translated
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Data       758901                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Requested::total       758901                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Data       147132                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin_Completed::total       147132                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.walker.walkRequestOrigin::total       906033                       # Table walker requests started/completed, data/inst
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits            49278191                       # DTB read hits
system.switch_cpus2.dtb.read_misses            610223                       # DTB read misses
system.switch_cpus2.dtb.write_hits           36387820                       # DTB write hits
system.switch_cpus2.dtb.write_misses           148678                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries           90260                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults             4368                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults         21430                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults            12392                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses        49888414                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses       36536498                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                 85666011                       # DTB hits
system.switch_cpus2.dtb.misses                 758901                       # DTB misses
system.switch_cpus2.dtb.accesses             86424912                       # DTB accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus2.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.walks           132312                       # Table walker walks requested
system.switch_cpus2.itb.walker.walksShort       132312                       # Table walker walks initiated with short descriptors
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level1        13603                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksShortTerminationLevel::Level2        98586                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus2.itb.walker.walksSquashedBefore        20123                       # Table walks squashed before starting
system.switch_cpus2.itb.walker.walkWaitTime::samples       112189                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::mean   433.224291                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::stdev  3096.763274                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::0-16383       111355     99.26%     99.26% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::16384-32767          713      0.64%     99.89% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::32768-49151           69      0.06%     99.95% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::49152-65535           22      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::65536-81919           13      0.01%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::81920-98303            5      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::98304-114687            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::114688-131071            3      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::131072-147455            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::147456-163839            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::163840-180223            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::180224-196607            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkWaitTime::total       112189                       # Table walker wait (enqueue to first request) latency
system.switch_cpus2.itb.walker.walkCompletionTime::samples        68131                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::mean  8931.191381                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::gmean  7308.498100                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::stdev  6839.282699                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::0-16383        60786     89.22%     89.22% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::16384-32767         7069     10.38%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::32768-49151          213      0.31%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::49152-65535            6      0.01%     99.92% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::65536-81919            9      0.01%     99.93% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::81920-98303           30      0.04%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::98304-114687           15      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::147456-163839            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::180224-196607            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walkCompletionTime::total        68131                       # Table walker service (enqueue to completion) latency
system.switch_cpus2.itb.walker.walksPending::samples 488975206612                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::mean     0.950720                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::stdev     0.216689                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::0  24117050000      4.93%      4.93% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::1 464840312112     95.06%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::2     16320500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::3       956500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::4       294000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::5       138500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::6        57500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::7        27000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::8        50500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walksPending::total 488975206612                       # Table walker pending requests distribution
system.switch_cpus2.itb.walker.walkPageSizes::4K        39019     81.28%     81.28% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::1M         8989     18.72%    100.00% # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkPageSizes::total        48008                       # Table walker page sizes translated
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::Inst       132312                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Requested::total       132312                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::Inst        48008                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin_Completed::total        48008                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.walker.walkRequestOrigin::total       180320                       # Table walker requests started/completed, data/inst
system.switch_cpus2.itb.inst_hits            39533111                       # ITB inst hits
system.switch_cpus2.itb.inst_misses            132312                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries           44741                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults            25308                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses        39665423                       # ITB inst accesses
system.switch_cpus2.itb.hits                 39533111                       # DTB hits
system.switch_cpus2.itb.misses                 132312                       # DTB misses
system.switch_cpus2.itb.accesses             39665423                       # DTB accesses
system.switch_cpus2.numPwrStateTransitions         5778                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples         2890                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean 130160357.039100                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::stdev 265850965.413280                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::underflows         1898     65.67%     65.67% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10          992     34.33%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value   2851088500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total         2890                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::ON 125832361157                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED 376163431843                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles               251665700                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.fetch.icacheStallCycles    101868348                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             278754921                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           54222564                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     30433338                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles            132666416                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        7716036                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.TlbCycles           1545647                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus2.fetch.MiscStallCycles        33613                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles      1328677                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.PendingQuiesceStallCycles       439530                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles         1011                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         39484121                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1835767                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.ItlbSquashes          47557                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    241741260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.402021                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.681714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       177452269     73.41%     73.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         5651962      2.34%     75.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         9185258      3.80%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5561485      2.30%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         5651869      2.34%     84.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         4820245      1.99%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         4529794      1.87%     88.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         6775030      2.80%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        22113348      9.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    241741260                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.215455                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.107640                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        73403617                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles    116325251                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         42301100                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles      6488527                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3222765                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      7477812                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred       642890                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     288719091                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts      2437250                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3222765                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        77224541                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles       14367874                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles     81342324                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         44935266                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles     20648490                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     276790394                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        11727                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       3171311                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       1736314                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      12294813                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.RenamedOperands    292204247                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups   1251441966                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    310175008                       # Number of integer rename lookups
system.switch_cpus2.rename.fp_rename_lookups       125806                       # Number of floating rename lookups
system.switch_cpus2.rename.CommittedMaps    211113491                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        81090756                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts      3598611                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts      2945600                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         34009080                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     53880357                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40550738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads     11058528                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     14883196                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         259864353                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded      5262469                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        240682491                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       579124                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59978649                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    136648017                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       539062                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    241741260                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.995620                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.648824                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    147349421     60.95%     60.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     36533946     15.11%     76.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     19872309      8.22%     84.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     13299782      5.50%     89.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     10719221      4.43%     94.22% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      6453710      2.67%     96.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      4296464      1.78%     98.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      2150893      0.89%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8      1065514      0.44%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    241741260                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         589951     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult            30      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       2386717     49.57%     61.82% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      1838199     38.18%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass         2476      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    150937927     62.71%     62.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       127566      0.05%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd           29      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            1      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            2      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp           27      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt           81      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv           27      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        11940      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            1      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            2      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     62.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     51616438     21.45%     84.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37985974     15.78%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     240682491                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.956358                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            4814897                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.020005                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    728196970                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    325211901                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    232119886                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads       303293                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes       174210                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses       123670                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     245332385                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses         162527                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads      1651708                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads     12978182                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses        13248                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation       286209                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      5707119                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads       900766                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked       687599                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3222765                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles       10722270                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles      2653798                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    266364772                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       651083                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     53880357                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts     40550738                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts      2819078                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents        281929                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents      2297376                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents       286209                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1196701                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1367072                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2563773                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    236888651                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     49844934                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      3036617                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop              1237950                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            87237597                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        35826463                       # Number of branches executed
system.switch_cpus2.iew.exec_stores          37392663                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.941283                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             233541526                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            232243556                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers        123500029                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        213990346                       # num instructions consuming a value
system.switch_cpus2.iew.wb_rate              0.922826                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.577129                       # average fanout of values written-back
system.switch_cpus2.commit.commitSquashedInsts     60202710                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls      4723407                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2166622                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    231921282                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.887751                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.854260                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    155200267     66.92%     66.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     39302738     16.95%     83.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11070835      4.77%     88.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      6371354      2.75%     91.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4321699      1.86%     93.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      3544898      1.53%     94.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2420440      1.04%     95.82% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1716355      0.74%     96.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      7972696      3.44%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    231921282                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    166211520                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     205888449                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              75745794                       # Number of memory references committed
system.switch_cpus2.commit.loads             40902175                       # Number of loads committed
system.switch_cpus2.commit.membars            1903086                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          31083727                       # Number of branches committed
system.switch_cpus2.commit.fp_insts            118536                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        180226143                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      3641966                       # Number of function calls committed.
system.switch_cpus2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntAlu    130013489     63.15%     63.15% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntMult       117147      0.06%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IntDiv            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatAdd            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCmp            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatCvt            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatMult            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatDiv            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::FloatSqrt            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAdd            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAddAcc            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdAlu            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCmp            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdCvt            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMisc            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMult            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdMultAcc            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShift            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdSqrt            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCmp           27      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatCvt           54      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatDiv           27      0.00%     63.20% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMisc        11911      0.01%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMult            0      0.00%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.21% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemRead     40902175     19.87%     83.08% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::MemWrite     34843619     16.92%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.op_class_0::total    205888449                       # Class of committed instruction
system.switch_cpus2.commit.bw_lim_events      7972696                       # number cycles where commit BW limit reached
system.switch_cpus2.rob.rob_reads           484216763                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          541925691                       # The number of ROB writes
system.switch_cpus2.timesIdled                1276061                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                9924440                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.quiesceCycles           752040534                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus2.committedInsts          165471244                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            205148173                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.520903                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.520903                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.657504                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.657504                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       258115910                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      145970278                       # number of integer regfile writes
system.switch_cpus2.fp_regfile_reads            89639                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes           44900                       # number of floating regfile writes
system.switch_cpus2.cc_regfile_reads        846706656                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes        92114067                       # number of cc regfile writes
system.switch_cpus2.misc_regfile_reads      503760248                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes       3973201                       # number of misc regfile writes
system.switch_cpus3.branchPred.lookups       83868064                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     60111009                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      4745453                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     49969950                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       35999971                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.branchPred.BTBHitPct    72.043240                       # BTB Hit Percentage
system.switch_cpus3.branchPred.usedRAS        9799060                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASInCorrect       230966                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2706383                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       842407                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses      1863976                       # Number of indirect misses.
system.switch_cpus3.branchPredindirectMispredicted       508822                       # Number of mispredicted indirect branches.
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.walks          1136154                       # Table walker walks requested
system.switch_cpus3.dtb.walker.walksShort      1136154                       # Table walker walks initiated with short descriptors
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level1       105588                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksShortTerminationLevel::Level2       395815                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.dtb.walker.walksSquashedBefore       634751                       # Table walks squashed before starting
system.switch_cpus3.dtb.walker.walkWaitTime::samples       501403                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::mean  1016.542582                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::stdev  3957.664805                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::0-8191       474654     94.67%     94.67% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::8192-16383        19355      3.86%     98.53% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::16384-24575         4824      0.96%     99.49% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::24576-32767         1931      0.39%     99.87% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::32768-40959          317      0.06%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::40960-49151          216      0.04%     99.98% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::49152-57343           47      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::57344-65535           13      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::65536-73727           11      0.00%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::73728-81919           16      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::81920-90111           13      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::90112-98303            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::98304-106495            3      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::106496-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkWaitTime::total       501403                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::samples       591157                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::mean 11035.016924                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::gmean  9350.074935                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::stdev  6583.980773                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::0-16383       531703     89.94%     89.94% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::16384-32767        57009      9.64%     99.59% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::32768-49151         1581      0.27%     99.85% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::49152-65535           36      0.01%     99.86% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::65536-81919           82      0.01%     99.87% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::81920-98303          482      0.08%     99.96% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::98304-114687          213      0.04%     99.99% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::114688-131071           34      0.01%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::131072-147455            3      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::147456-163839            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::163840-180223           11      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::180224-196607            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::196608-212991            1      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walkCompletionTime::total       591157                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.dtb.walker.walksPending::samples 501842891000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::mean     0.359147                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::stdev     0.589219                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::0-3 501199907000     99.87%     99.87% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::4-7    372261500      0.07%     99.95% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::8-11    140306000      0.03%     99.97% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::12-15     79825000      0.02%     99.99% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::16-19     26239000      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::20-23     10736500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::24-27      6956000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::28-31      6634000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::32-35        26000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walksPending::total 501842891000                       # Table walker pending requests distribution
system.switch_cpus3.dtb.walker.walkPageSizes::4K       137431     62.14%     62.14% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::1M        83747     37.86%    100.00% # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkPageSizes::total       221178                       # Table walker page sizes translated
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Data      1136154                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Requested::total      1136154                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Data       221178                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin_Completed::total       221178                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.walker.walkRequestOrigin::total      1357332                       # Table walker requests started/completed, data/inst
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits            78065687                       # DTB read hits
system.switch_cpus3.dtb.read_misses            899774                       # DTB read misses
system.switch_cpus3.dtb.write_hits           61611150                       # DTB write hits
system.switch_cpus3.dtb.write_misses           236380                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries          133756                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults             6110                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults         40043                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults            25912                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses        78965461                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses       61847530                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                139676837                       # DTB hits
system.switch_cpus3.dtb.misses                1136154                       # DTB misses
system.switch_cpus3.dtb.accesses            140812991                       # DTB accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus3.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.walks           181262                       # Table walker walks requested
system.switch_cpus3.itb.walker.walksShort       181262                       # Table walker walks initiated with short descriptors
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level1        20621                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksShortTerminationLevel::Level2       135286                       # Level at which table walker walks with short descriptors terminate
system.switch_cpus3.itb.walker.walksSquashedBefore        25354                       # Table walks squashed before starting
system.switch_cpus3.itb.walker.walkWaitTime::samples       155908                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::mean   585.656284                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::stdev  3434.138221                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::0-8191       151706     97.30%     97.30% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::8192-16383         2454      1.57%     98.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::16384-24575         1166      0.75%     99.63% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::24576-32767          293      0.19%     99.81% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::32768-40959          105      0.07%     99.88% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::40960-49151           92      0.06%     99.94% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::49152-57343           23      0.01%     99.96% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::57344-65535           28      0.02%     99.97% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::65536-73727           18      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::73728-81919           12      0.01%     99.99% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::90112-98303            5      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::98304-106495            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::106496-114687            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::114688-122879            1      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::122880-131071            2      0.00%    100.00% # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkWaitTime::total       155908                       # Table walker wait (enqueue to first request) latency
system.switch_cpus3.itb.walker.walkCompletionTime::samples        98190                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::mean 11390.009166                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::gmean  9000.935776                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::stdev  8320.479136                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::0-32767        97292     99.09%     99.09% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::32768-65535          811      0.83%     99.91% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::65536-98303           62      0.06%     99.97% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::98304-131071           21      0.02%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::163840-196607            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::327680-360447            2      0.00%    100.00% # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walkCompletionTime::total        98190                       # Table walker service (enqueue to completion) latency
system.switch_cpus3.itb.walker.walksPending::samples 501842034500                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::mean     0.929232                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::stdev     0.256817                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::0  35558239500      7.09%      7.09% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::1 466244395000     92.91%     99.99% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::2     35778500      0.01%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::3      3064500      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::4       408000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::5       149000      0.00%    100.00% # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walksPending::total 501842034500                       # Table walker pending requests distribution
system.switch_cpus3.itb.walker.walkPageSizes::4K        59298     81.41%     81.41% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::1M        13538     18.59%    100.00% # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkPageSizes::total        72836                       # Table walker page sizes translated
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::Inst       181262                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Requested::total       181262                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::Inst        72836                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin_Completed::total        72836                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.walker.walkRequestOrigin::total       254098                       # Table walker requests started/completed, data/inst
system.switch_cpus3.itb.inst_hits            59968912                       # ITB inst hits
system.switch_cpus3.itb.inst_misses            181262                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                3481                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva           55132                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid         6569                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries           67254                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults            40653                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses        60150174                       # ITB inst accesses
system.switch_cpus3.itb.hits                 59968912                       # DTB hits
system.switch_cpus3.itb.misses                 181262                       # DTB misses
system.switch_cpus3.itb.accesses             60150174                       # DTB accesses
system.switch_cpus3.numPwrStateTransitions        10552                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples         5276                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean 57751467.431956                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::stdev 140590959.877510                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::underflows         3692     69.98%     69.98% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10         1584     30.02%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value          500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value   1981810500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total         5276                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::ON 197192918828                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED 304696742171                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles               394294168                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.fetch.icacheStallCycles    160521782                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             429036145                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           83868064                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     46641438                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles            206867289                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       12380098                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.TlbCycles           2307821                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.MiscStallCycles        46277                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles      1580163                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.PendingQuiesceStallCycles       584078                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles         2093                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines         59893159                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      3013078                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.ItlbSquashes          73632                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    378099552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.399497                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.689188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       278658549     73.70%     73.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         8797347      2.33%     76.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2        13358832      3.53%     79.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         8585845      2.27%     81.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         8625215      2.28%     84.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         7903196      2.09%     86.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         6711631      1.78%     87.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7        10081449      2.67%     90.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        35377488      9.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    378099552                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.212704                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.088112                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       118580762                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles    177152040                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         67191405                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles     10058572                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       5116773                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved     11446975                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred      1087330                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     455997930                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts      3924299                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       5116773                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       124567840                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles       23268029                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles    108598157                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         71125311                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles     45423442                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     437996725                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents        17154                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       4749285                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents       2593198                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      33177916                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.RenamedOperands    460197517                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups   1981849356                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    495195799                       # Number of integer rename lookups
system.switch_cpus3.rename.fp_rename_lookups       256688                       # Number of floating rename lookups
system.switch_cpus3.rename.CommittedMaps    328825969                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       131371548                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts      4864652                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts      3992859                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         51929917                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     85037494                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     68510636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads     15753579                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     24176650                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         411678335                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded      7008076                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        379925104                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       934561                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     96629847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    220255180                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       834397                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    378099552                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.004828                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.670611                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    232371950     61.46%     61.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     54264257     14.35%     75.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     30663510      8.11%     83.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20867840      5.52%     89.44% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     17026272      4.50%     93.94% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     10689525      2.83%     96.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7034523      1.86%     98.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      3482944      0.92%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      1698731      0.45%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    378099552                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         936227     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       3829981     50.13%     62.38% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      2874538     37.62%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass         4020      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    234014158     61.59%     61.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       217515      0.06%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd           88      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift           20      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd           46      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp           28      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt           84      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv           28      0.00%     61.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        21683      0.01%     61.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult           24      0.00%     61.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc           10      0.00%     61.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     81587680     21.47%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     64079720     16.87%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     379925104                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.963558                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            7640746                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.020111                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads   1145973454                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    515444408                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    365612329                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads       551613                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes       321138                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       241562                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     387268215                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses         293615                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads      2739823                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads     20946172                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses        25348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation       457002                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      9523262                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads      1594789                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked      1323670                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       5116773                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles       16519060                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles      5265818                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    420584593                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       932883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     85037494                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts     68510636                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts      3802684                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        397539                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents      4757955                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents       457002                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      2014084                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      2329821                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      4343905                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    373605734                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     78755674                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      5185635                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop              1898182                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs           141797227                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        55693236                       # Number of branches executed
system.switch_cpus3.iew.exec_stores          63041553                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.947530                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             367841139                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            365853891                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers        190759252                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        333444728                       # num instructions consuming a value
system.switch_cpus3.iew.wb_rate              0.927870                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.572087                       # average fanout of values written-back
system.switch_cpus3.commit.commitSquashedInsts     97090706                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls      6173679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      3672177                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    362416274                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.891701                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.863968                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    243822817     67.28%     67.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     59428059     16.40%     83.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     17163931      4.74%     88.41% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3     10317155      2.85%     91.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      6746807      1.86%     93.12% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      5904822      1.63%     94.75% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      3719474      1.03%     95.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      2874330      0.79%     96.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8     12438879      3.43%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    362416274                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    255461691                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     323166910                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs             123078696                       # Number of memory references committed
system.switch_cpus3.commit.loads             64091322                       # Number of loads committed
system.switch_cpus3.commit.membars            2402543                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          48041464                       # Number of branches committed
system.switch_cpus3.commit.fp_insts            232544                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        284189312                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      5443768                       # Number of function calls committed.
system.switch_cpus3.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntAlu    199871691     61.85%     61.85% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntMult       194774      0.06%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IntDiv            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatAdd            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCmp            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatCvt            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatMult            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatDiv            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::FloatSqrt            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAdd            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAddAcc            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdAlu            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCmp            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdCvt            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMisc            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMult            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdMultAcc            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShift            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdShiftAcc            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdSqrt            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAdd            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatAlu            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCmp           28      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatCvt           56      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatDiv           28      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMisc        21637      0.01%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMult            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.91% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemRead     64091322     19.83%     81.75% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::MemWrite     58987374     18.25%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.op_class_0::total    323166910                       # Class of committed instruction
system.switch_cpus3.commit.bw_lim_events     12438879                       # number cycles where commit BW limit reached
system.switch_cpus3.rob.rob_reads           762460255                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          856131143                       # The number of ROB writes
system.switch_cpus3.timesIdled                2106240                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               16194616                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.quiesceCycles           609391910                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.switch_cpus3.committedInsts          254351345                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            322056564                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.550195                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.550195                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.645080                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.645080                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       410298383                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      228445816                       # number of integer regfile writes
system.switch_cpus3.fp_regfile_reads           186693                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes           60516                       # number of floating regfile writes
system.switch_cpus3.cc_regfile_reads       1332385623                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       144834682                       # number of cc regfile writes
system.switch_cpus3.misc_regfile_reads      785812853                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes       5212921                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     71883203                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     34988718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      9851137                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          43933                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        42348                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1585                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3738257516000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq            5207327                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          36341749                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             10095                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            10095                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      7251586                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23402241                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4691360                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          439962                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        178874                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         618836                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3697186                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3697186                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      23403261                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7731163                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1717                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     21326795                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     15230672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side       500944                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side      1705670                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     23152455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       754200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb.walker.dma::system.l2.cpu_side       492553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      2712945                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      9758363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      6395288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side       269538                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       849084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side     15969997                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     11209486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side       398326                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1305241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             112031557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    909919936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    497593878                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side       492484                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side      2041560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    987837952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     26422553                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb.walker.dma::system.l2.cpu_side       978328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      5339504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    416354304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    198359387                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side       235052                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       995324                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side    681366144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    362517530                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side       428528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1632092                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4092514556                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4651361                       # Total snoops (count)
system.tol2bus.snoopTraffic                 119429824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         41817608                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.322947                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.635281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               31317315     74.89%     74.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8217593     19.65%     94.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1661540      3.97%     98.51% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 553934      1.32%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  39030      0.09%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::5                  23633      0.06%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   3837      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                    726      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              7                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           41817608                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        67325650244                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.4                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           345689                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       10686524074                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        7896186325                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         378709164                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1200757161                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy       11625723895                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         384503181                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy         249981816                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        1390994186                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy        4891134850                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy        3385017598                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy        211249504                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy        602984346                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy       8002540186                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            1.6                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy       5857995486                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            1.2                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy        292159498                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy        902128281                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.2                       # Layer utilization (%)
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed

---------- End Simulation Statistics   ----------
