
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.633441                       # Number of seconds simulated
sim_ticks                                1633440594500                       # Number of ticks simulated
final_tick                               1633440594500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 189239                       # Simulator instruction rate (inst/s)
host_op_rate                                   311627                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              618222361                       # Simulator tick rate (ticks/s)
host_mem_usage                                 833016                       # Number of bytes of host memory used
host_seconds                                  2642.16                       # Real time elapsed on the host
sim_insts                                   500000000                       # Number of instructions simulated
sim_ops                                     823366688                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst          350464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       536736000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          537086464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       350464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        350464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    534320384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       534320384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          8386500                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8391976                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       8348756                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8348756                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             214556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          328592299                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             328806855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        214556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           214556                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       327113447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            327113447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       327113447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            214556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         328592299                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            655920302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     8391976                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8348756                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8391976                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8348756                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              537055424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31040                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               534318336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               537086464                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            534320384                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    485                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs        26660                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            523612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            523379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            523673                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            524771                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            526448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            524520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            524109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            524306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            523336                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            523974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           525520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           526757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           524900                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           524111                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           523960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           524115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            521636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            521419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            521671                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            522092                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            522324                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            522083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            521646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            521845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            521389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            521590                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           521730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           521848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           521949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           521963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           521791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           521748                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1633427820500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8391976                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8348756                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8391490                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6756                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   6767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 518759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 520875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 520877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 520874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 520871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 520869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 520869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 520875                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 524201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 520870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 520881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 520913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 520867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 520867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 520867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 520867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1421844                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    753.510062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   553.920594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   376.921630                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       202840     14.27%     14.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        56790      3.99%     18.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        61929      4.36%     22.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        56746      3.99%     26.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        45135      3.17%     29.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        69359      4.88%     34.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        42871      3.02%     37.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54750      3.85%     41.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       831424     58.48%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1421844                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       520867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.110617                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.065260                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.462629                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        520861    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        520867                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       520867                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028514                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.252622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           514097     98.70%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               12      0.00%     98.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5434      1.04%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1324      0.25%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        520867                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  88515472000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat            245855928250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                41957455000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     10548.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29298.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       328.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       327.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    328.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    327.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.23                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  7619123                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7699248                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.22                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      97572.07                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               5379680880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy               2935341750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             32719580400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy            27052159680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106688259600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy         403710218370                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy         625931451000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy           1204416691680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            737.350407                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE 1034399778750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF   54544100000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT  544494837500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy               5369459760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy               2929764750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy             32734049400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy            27047571840                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106688259600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy         403927740630                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy         625740642000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy           1204437487980                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            737.363138                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE 1034089703000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF   54544100000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT  544804913250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                  196                       # Number of system calls
system.cpu.numCycles                       3266881189                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   500000000                       # Number of instructions committed
system.cpu.committedOps                     823366688                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses             821415780                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses               66619254                       # Number of float alu accesses
system.cpu.num_func_calls                     5652773                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     57208851                       # number of instructions that are conditional controls
system.cpu.num_int_insts                    821415780                       # number of integer instructions
system.cpu.num_fp_insts                      66619254                       # number of float instructions
system.cpu.num_int_register_reads          1637209921                       # number of times the integer registers were read
system.cpu.num_int_register_writes          639871071                       # number of times the integer registers were written
system.cpu.num_fp_register_reads             66766844                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              208042                       # number of times the floating registers were written
system.cpu.num_cc_register_reads            319714234                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           287984020                       # number of times the CC registers were written
system.cpu.num_mem_refs                     271673944                       # number of memory refs
system.cpu.num_load_insts                   157213786                       # Number of load instructions
system.cpu.num_store_insts                  114460158                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 3266881189                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          69678398                       # Number of branches fetched
system.cpu.op_class::No_OpClass                202233      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                 550028809     66.80%     66.83% # Class of executed instruction
system.cpu.op_class::IntMult                   125092      0.02%     66.84% # Class of executed instruction
system.cpu.op_class::IntDiv                   1153479      0.14%     66.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                  183131      0.02%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     67.00% # Class of executed instruction
system.cpu.op_class::MemRead                157213786     19.09%     86.10% # Class of executed instruction
system.cpu.op_class::MemWrite               114460158     13.90%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  823366688                       # Class of executed instruction
system.cpu.dcache.tags.replacements           8600507                       # number of replacements
system.cpu.dcache.tags.tagsinuse           511.969066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263073528                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           8601019                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             30.586321                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         354286500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.969066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999940                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          159                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2181997395                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2181997395                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    156998276                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       156998276                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data    106075252                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      106075252                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     263073528                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263073528                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    263073528                       # number of overall hits
system.cpu.dcache.overall_hits::total       263073528                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       216102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        216102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      8384917                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      8384917                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      8601019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        8601019                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      8601019                       # number of overall misses
system.cpu.dcache.overall_misses::total       8601019                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   9710648000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9710648000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 677051531000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 677051531000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 686762179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 686762179000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 686762179000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 686762179000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    157214378                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    114460169                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    271674547                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    271674547                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001375                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.073256                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.031659                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.031659                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.031659                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.031659                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44935.484170                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44935.484170                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80746.360519                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80746.360519                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 79846.606431                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79846.606431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 79846.606431                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79846.606431                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      8489219                       # number of writebacks
system.cpu.dcache.writebacks::total           8489219                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       216102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      8384917                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8601019                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      8601019                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8601019                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   9494546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9494546000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 668666614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 668666614000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 678161160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 678161160000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 678161160000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 678161160000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001375                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.073256                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031659                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43935.484170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43935.484170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79746.360519                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79746.360519                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78846.606431                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78846.606431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78846.606431                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78846.606431                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            653255                       # number of replacements
system.cpu.icache.tags.tagsinuse           480.776087                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           674699895                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            653767                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1032.018892                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      826959101500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   480.776087                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.939016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.939016                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        5403483063                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       5403483063                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    674699895                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       674699895                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     674699895                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        674699895                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    674699895                       # number of overall hits
system.cpu.icache.overall_hits::total       674699895                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       653767                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        653767                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       653767                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         653767                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       653767                       # number of overall misses
system.cpu.icache.overall_misses::total        653767                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   8905423000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   8905423000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   8905423000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   8905423000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   8905423000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   8905423000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    675353662                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    675353662                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    675353662                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    675353662                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    675353662                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000968                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000968                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000968                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000968                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000968                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13621.707734                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13621.707734                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13621.707734                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13621.707734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13621.707734                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13621.707734                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks       653255                       # number of writebacks
system.cpu.icache.writebacks::total            653255                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       653767                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       653767                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       653767                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       653767                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       653767                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   8251656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8251656000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   8251656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8251656000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   8251656000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8251656000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000968                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000968                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000968                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12621.707734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12621.707734                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12621.707734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12621.707734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12621.707734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12621.707734                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   8385588                       # number of replacements
system.l2.tags.tagsinuse                 15989.844456                       # Cycle average of tags in use
system.l2.tags.total_refs                     1705826                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   8401836                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.203030                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks    10414.054893                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        220.236577                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       5355.552985                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.635623                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.013442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.326877                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975943                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16248                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15175                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  35295300                       # Number of tag accesses
system.l2.tags.data_accesses                 35295300                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      8489219                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8489219                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       653255                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           653255                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              87663                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87663                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst          648291                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             648291                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         126856                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            126856                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                648291                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                214519                       # number of demand (read+write) hits
system.l2.demand_hits::total                   862810                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               648291                       # number of overall hits
system.l2.overall_hits::cpu.data               214519                       # number of overall hits
system.l2.overall_hits::total                  862810                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data          8297254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             8297254                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5476                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5476                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        89246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           89246                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5476                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             8386500                       # number of demand (read+write) misses
system.l2.demand_misses::total                8391976                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5476                       # number of overall misses
system.l2.overall_misses::cpu.data            8386500                       # number of overall misses
system.l2.overall_misses::total               8391976                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data 655168561000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  655168561000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    457098000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    457098000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data   7837690000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   7837690000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     457098000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  663006251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     663463349000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    457098000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 663006251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    663463349000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks      8489219                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8489219                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       653255                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data        8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8384917                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst       653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         653767                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        216102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst            653767                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           8601019                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              9254786                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst           653767                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          8601019                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             9254786                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.989545                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.989545                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.008376                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008376                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.412981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.412981                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.008376                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.975059                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.906771                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.008376                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.975059                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.906771                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 78962.095291                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78962.095291                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 83472.972973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83472.972973                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 87821.190866                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87821.190866                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 83472.972973                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 79056.370476                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79059.252434                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 83472.972973                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 79056.370476                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79059.252434                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              8348756                       # number of writebacks
system.l2.writebacks::total                   8348756                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks         6034                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          6034                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data      8297254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        8297254                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5476                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5476                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        89246                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        89246                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        8386500                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8391976                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       8386500                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8391976                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data 572196021000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 572196021000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    402338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    402338000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data   6945230000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6945230000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    402338000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 579141251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 579543589000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    402338000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 579141251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 579543589000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.989545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.989545                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.008376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008376                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.412981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.412981                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.008376                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.975059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.906771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.008376                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.975059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.906771                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 68962.095291                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68962.095291                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73472.972973                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73472.972973                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 77821.190866                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77821.190866                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 73472.972973                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 69056.370476                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69059.252434                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 73472.972973                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 69056.370476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69059.252434                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              94722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8348756                       # Transaction distribution
system.membus.trans_dist::CleanEvict            26660                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8297254                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8297254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         94722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     25159368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     25159368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               25159368                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1071406848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1071406848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1071406848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          16767392                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16767392    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16767392                       # Request fanout histogram
system.membus.reqLayer2.occupancy         50167549500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               3.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy        44164630000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests     18508548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      9253762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          16206                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        16206                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp            869869                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     16837975                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       653255                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148119                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8384917                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        653767                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       216102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1960789                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     25802544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              27763333                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     83649408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1093775232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1177424640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8385588                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         17640374                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000919                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.030297                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17624167     99.91%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16207      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17640374                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18396748000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         980650500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12901528500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
