// Seed: 4145964456
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  input wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  inout wand id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_5 = {$realtime, 1} ? -1'h0 : id_7;
  wire id_17;
  assign id_9 = id_14;
endmodule
module module_1 #(
    parameter id_22 = 32'd16,
    parameter id_7  = 32'd66,
    parameter id_8  = 32'd97
) (
    id_1,
    id_2,
    id_3,
    .id_27(id_4),
    id_5,
    id_6,
    _id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    _id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  output wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire _id_22;
  input wire id_21;
  inout wire id_20;
  module_0 modCall_1 (
      id_20,
      id_19,
      id_14,
      id_14,
      id_13,
      id_9,
      id_15,
      id_25,
      id_24,
      id_10,
      id_24,
      id_13,
      id_24,
      id_9,
      id_4,
      id_15
  );
  output wire id_19;
  inout logic [7:0] id_18;
  output logic [7:0] id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  input wire _id_8;
  output wire _id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_28;
  wire id_29;
  assign id_2[1] = (1 > id_28);
  assign id_18[1+-1] = 1;
  assign id_17[-1] = -1;
  wire id_30;
  logic [id_7  *  1  -  id_8 : id_22] id_31;
  ;
  wire id_32;
endmodule
