# MIPS CPU

This is a simple MIPS CPU written in Verilog and Logisim.

**Features**
* Five segment pipeline
* Branch prediction


