<stg><name>Loop_5_proc</name>


<trans_list>

<trans id="26" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="27" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="29" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:0  %p_read_3 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:1  %p_read_4 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:2  %pre_output = call i64 @_ssdm_op_BitConcatenate.i64.i32.i32(i32 %p_read_4, i32 %p_read_3)

]]></Node>
<StgValue><ssdm name="pre_output"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:3  br label %0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_4_i = phi i7 [ 0, %entry ], [ %i, %1 ]

]]></Node>
<StgValue><ssdm name="i_4_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %inv_init_perm_res_0_s = phi i64 [ 0, %entry ], [ %inv_init_perm_res, %1 ]

]]></Node>
<StgValue><ssdm name="inv_init_perm_res_0_s"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:2  %icmp_ln267 = icmp eq i7 %i_4_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln267"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %i = add i7 %i_4_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln267, label %Loop_5_proc.exit, label %1

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="7">
<![CDATA[
:0  %zext_ln270 = zext i7 %i_4_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln270"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="6" op_0_bw="7" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %PI_addr = getelementptr [64 x i7]* @PI, i64 0, i64 %zext_ln270

]]></Node>
<StgValue><ssdm name="PI_addr"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="6">
<![CDATA[
:2  %PI_load = load i7* %PI_addr, align 1

]]></Node>
<StgValue><ssdm name="PI_load"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="63" op_0_bw="64">
<![CDATA[
:7  %trunc_ln270_1 = trunc i64 %inv_init_perm_res_0_s to i63

]]></Node>
<StgValue><ssdm name="trunc_ln270_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln267" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="64">
<![CDATA[
Loop_5_proc.exit:0  ret i64 %inv_init_perm_res_0_s

]]></Node>
<StgValue><ssdm name="ret_ln270"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="19" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="7" op_0_bw="6">
<![CDATA[
:2  %PI_load = load i7* %PI_addr, align 1

]]></Node>
<StgValue><ssdm name="PI_load"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %sub_ln270 = sub i7 -64, %PI_load

]]></Node>
<StgValue><ssdm name="sub_ln270"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
:4  %zext_ln270_1 = zext i7 %sub_ln270 to i64

]]></Node>
<StgValue><ssdm name="zext_ln270_1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %lshr_ln270 = lshr i64 %pre_output, %zext_ln270_1

]]></Node>
<StgValue><ssdm name="lshr_ln270"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="64">
<![CDATA[
:6  %trunc_ln270 = trunc i64 %lshr_ln270 to i1

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="63" op_2_bw="1">
<![CDATA[
:8  %inv_init_perm_res = call i64 @_ssdm_op_BitConcatenate.i64.i63.i1(i63 %trunc_ln270_1, i1 %trunc_ln270)

]]></Node>
<StgValue><ssdm name="inv_init_perm_res"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %0

]]></Node>
<StgValue><ssdm name="br_ln267"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="30" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="31" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="32" name="PI" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="PI"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="34" from="_ssdm_op_Read.ap_auto.i32" to="p_read_3" fromId="33" toId="4">
</dataflow>
<dataflow id="35" from="p_read1" to="p_read_3" fromId="31" toId="4">
</dataflow>
<dataflow id="36" from="_ssdm_op_Read.ap_auto.i32" to="p_read_4" fromId="33" toId="5">
</dataflow>
<dataflow id="37" from="p_read" to="p_read_4" fromId="30" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_BitConcatenate.i64.i32.i32" to="pre_output" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="p_read_4" to="pre_output" fromId="5" toId="6">
</dataflow>
<dataflow id="41" from="p_read_3" to="pre_output" fromId="4" toId="6">
</dataflow>
<dataflow id="43" from="StgValue_42" to="i_4_i" fromId="42" toId="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="44" from="br_ln0" to="i_4_i" fromId="7" toId="8">
</dataflow>
<dataflow id="45" from="i" to="i_4_i" fromId="12" toId="8">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="46" from="br_ln267" to="i_4_i" fromId="25" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="48" from="StgValue_47" to="inv_init_perm_res_0_s" fromId="47" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="49" from="br_ln0" to="inv_init_perm_res_0_s" fromId="7" toId="9">
</dataflow>
<dataflow id="50" from="inv_init_perm_res" to="inv_init_perm_res_0_s" fromId="24" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="51" from="br_ln267" to="inv_init_perm_res_0_s" fromId="25" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="52" from="i_4_i" to="icmp_ln267" fromId="8" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="icmp_ln267" fromId="53" toId="10">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="55" toId="11">
</dataflow>
<dataflow id="58" from="StgValue_57" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="59" from="StgValue_57" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_57" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="61" from="i_4_i" to="i" fromId="8" toId="12">
</dataflow>
<dataflow id="63" from="StgValue_62" to="i" fromId="62" toId="12">
</dataflow>
<dataflow id="64" from="icmp_ln267" to="br_ln267" fromId="10" toId="13">
</dataflow>
<dataflow id="65" from="i_4_i" to="zext_ln270" fromId="8" toId="14">
</dataflow>
<dataflow id="66" from="PI" to="PI_addr" fromId="32" toId="15">
</dataflow>
<dataflow id="67" from="StgValue_47" to="PI_addr" fromId="47" toId="15">
</dataflow>
<dataflow id="68" from="zext_ln270" to="PI_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="69" from="PI_addr" to="PI_load" fromId="15" toId="16">
</dataflow>
<dataflow id="70" from="inv_init_perm_res_0_s" to="trunc_ln270_1" fromId="9" toId="17">
</dataflow>
<dataflow id="71" from="inv_init_perm_res_0_s" to="ret_ln270" fromId="9" toId="18">
</dataflow>
<dataflow id="72" from="PI_addr" to="PI_load" fromId="15" toId="19">
</dataflow>
<dataflow id="73" from="StgValue_53" to="sub_ln270" fromId="53" toId="20">
</dataflow>
<dataflow id="74" from="PI_load" to="sub_ln270" fromId="19" toId="20">
</dataflow>
<dataflow id="75" from="sub_ln270" to="zext_ln270_1" fromId="20" toId="21">
</dataflow>
<dataflow id="76" from="pre_output" to="lshr_ln270" fromId="6" toId="22">
</dataflow>
<dataflow id="77" from="zext_ln270_1" to="lshr_ln270" fromId="21" toId="22">
</dataflow>
<dataflow id="78" from="lshr_ln270" to="trunc_ln270" fromId="22" toId="23">
</dataflow>
<dataflow id="80" from="_ssdm_op_BitConcatenate.i64.i63.i1" to="inv_init_perm_res" fromId="79" toId="24">
</dataflow>
<dataflow id="81" from="trunc_ln270_1" to="inv_init_perm_res" fromId="17" toId="24">
</dataflow>
<dataflow id="82" from="trunc_ln270" to="inv_init_perm_res" fromId="23" toId="24">
</dataflow>
<dataflow id="83" from="icmp_ln267" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
