<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  1358, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll, 18947, user unroll pragmas are applied</column>
            <column name="">(2) simplification,  5100, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,  4731, user inline pragmas are applied</column>
            <column name="">(4) simplification,  4612, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,    916, user array partition pragmas are applied</column>
            <column name="">(2) simplification,    916, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,    916, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,    948, apply array reshape pragmas</column>
            <column name="">(5) access patterns,    900, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,    900, loop and instruction simplification</column>
            <column name="">(2) parallelization,    900, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,    900, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,    900, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,    903, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,    908, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="encoder" col1="encoder.cpp:6" col2="1358" col3="4612" col4="900" col5="900" col6="908">
                    <row id="3" col0="dense&lt;ap_uint&lt;1&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense.h:36" col2="624" col3="" col4="" col5="" col6="">
                        <row id="9" col0="dense_latency&lt;ap_uint&lt;1&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="622" col3="" col4="" col5="" col6="">
                            <row id="1" col0="product" col1="nnet_mult.h:70" col2="238" col3="" col4="" col5="" col6=""/>
                            <row id="6" col0="cast&lt;ap_uint&lt;1&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_mult.h:105" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="12" col0="relu&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, relu_config3&gt;" col1="nnet_activation.h:39" col2="177" col3="143" col4="113" col5="97" col6="98"/>
                    <row id="2" col0="dense&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense.h:36" col2="533" col3="" col4="" col5="" col6="">
                        <row id="8" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="531" col3="" col4="" col5="" col6="">
                            <row id="1" col0="product" col1="nnet_mult.h:70" col2="137" col3="" col4="" col5="" col6=""/>
                            <row id="5" col0="cast&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_mult.h:110" col2="3" col3="" col4="" col5="" col6=""/>
                        </row>
                    </row>
                    <row id="9" col0="dense_latency&lt;ap_uint&lt;1&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config2&gt;" col1="nnet_dense_latency.h:13" col2="" col3="3856" col4="584" col5="583" col6="584"/>
                    <row id="8" col0="dense_latency&lt;ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, ap_fixed&lt;16, 6, AP_TRN, AP_WRAP, 0&gt;, config4&gt;" col1="nnet_dense_latency.h:13" col2="" col3="599" col4="164" col5="148" col6="149"/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

