Analysis & Synthesis report for Mod_Teste
Tue Nov 07 17:14:09 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |Mod_Teste|LCD_ShowAscII:comb_78|mLCD_ST
 10. State Machine - |Mod_Teste|LCD_ShowAscII:comb_78|LCD_Controller:u0|ST
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: LCD_ShowAscII:comb_78
 16. Parameter Settings for User Entity Instance: LCD_ShowAscII:comb_78|LCD_Controller:u0
 17. Parameter Settings for User Entity Instance: MUX2x1:MuxULASrc
 18. Parameter Settings for User Entity Instance: Mux4x1:MuxResSrc
 19. Parameter Settings for User Entity Instance: Mux4x1:MuxPCSrc
 20. Parameter Settings for User Entity Instance: ClockDivider:clock1Hz
 21. Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_mult:Mult0
 22. Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_divide:Mod0
 23. Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_divide:Div0
 24. lpm_mult Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "ParallelIN:pIN"
 26. Port Connectivity Checks: "ParallelOUT:pOut"
 27. Port Connectivity Checks: "LoadsControler:LC"
 28. Port Connectivity Checks: "DataMemory:DataMem"
 29. Port Connectivity Checks: "StoresControler:SC"
 30. Port Connectivity Checks: "Mux4x1:MuxResSrc"
 31. Port Connectivity Checks: "ImmediateExtender:comb_79"
 32. Port Connectivity Checks: "RegisterFile:bank01"
 33. Port Connectivity Checks: "Instruction_memory:IM"
 34. Port Connectivity Checks: "My_Adder:adder4"
 35. Elapsed Time Per Partition
 36. Analysis & Synthesis Messages
 37. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 07 17:14:09 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Mod_Teste                                       ;
; Top-level Entity Name              ; Mod_Teste                                       ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 10,676                                          ;
;     Total combinational functions  ; 7,475                                           ;
;     Dedicated logic registers      ; 3,683                                           ;
; Total registers                    ; 3683                                            ;
; Total pins                         ; 194                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 8                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; Mod_Teste          ; Mod_Teste          ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+--------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                ; Library ;
+--------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+
; Mod_Teste.v                                ; yes             ; User Verilog HDL File        ; E:/LASD/2023.1/Matheus_120110722/Mod_Teste.v                                ;         ;
; LCD_Controller.v                           ; yes             ; User Verilog HDL File        ; E:/LASD/2023.1/Matheus_120110722/LCD_Controller.v                           ;         ;
; LCD_ShowAscII.sv                           ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/LCD_ShowAscII.sv                           ;         ;
; LCD_Write.sv                               ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/LCD_Write.sv                               ;         ;
; Sprint01_MUX2x1.sv                         ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint01_MUX2x1.sv                         ;         ;
; Sprint02_Clock.sv                          ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint02_Clock.sv                          ;         ;
; Sprint03_RegisterBank.sv                   ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint03_RegisterBank.sv                   ;         ;
; Sprint04_ULA.sv                            ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint04_ULA.sv                            ;         ;
; Sprint05_ControlUnit.sv                    ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint05_ControlUnit.sv                    ;         ;
; Sprint06_DataMemory.sv                     ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint06_DataMemory.sv                     ;         ;
; Sprint08_InAndOut.sv                       ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint08_InAndOut.sv                       ;         ;
; Sprint10.sv                                ; yes             ; User SystemVerilog HDL File  ; E:/LASD/2023.1/Matheus_120110722/Sprint10.sv                                ;         ;
; assembly/projetolasd-escritaautomatica.txt ; yes             ; Auto-Found File              ; E:/LASD/2023.1/Matheus_120110722/assembly/projetolasd-escritaautomatica.txt ;         ;
; lpm_mult.tdf                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf              ;         ;
; aglobal130.inc                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc            ;         ;
; lpm_add_sub.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc           ;         ;
; multcore.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc              ;         ;
; bypassff.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc              ;         ;
; altshift.inc                               ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc              ;         ;
; db/mult_i1t.tdf                            ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/mult_i1t.tdf                            ;         ;
; lpm_divide.tdf                             ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf            ;         ;
; abs_divider.inc                            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc           ;         ;
; sign_div_unsign.inc                        ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc       ;         ;
; db/lpm_divide_qlo.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/lpm_divide_qlo.tdf                      ;         ;
; db/abs_divider_4dg.tdf                     ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/abs_divider_4dg.tdf                     ;         ;
; db/alt_u_div_k5f.tdf                       ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/alt_u_div_k5f.tdf                       ;         ;
; db/add_sub_lkc.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/add_sub_lkc.tdf                         ;         ;
; db/add_sub_mkc.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/add_sub_mkc.tdf                         ;         ;
; db/lpm_abs_0s9.tdf                         ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/lpm_abs_0s9.tdf                         ;         ;
; db/lpm_divide_nto.tdf                      ; yes             ; Auto-Generated Megafunction  ; E:/LASD/2023.1/Matheus_120110722/db/lpm_divide_nto.tdf                      ;         ;
+--------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                ;
+---------------------------------------------+------------------------------+
; Resource                                    ; Usage                        ;
+---------------------------------------------+------------------------------+
; Estimated Total logic elements              ; 10,676                       ;
;                                             ;                              ;
; Total combinational functions               ; 7475                         ;
; Logic element usage by number of LUT inputs ;                              ;
;     -- 4 input functions                    ; 5063                         ;
;     -- 3 input functions                    ; 2022                         ;
;     -- <=2 input functions                  ; 390                          ;
;                                             ;                              ;
; Logic elements by mode                      ;                              ;
;     -- normal mode                          ; 5963                         ;
;     -- arithmetic mode                      ; 1512                         ;
;                                             ;                              ;
; Total registers                             ; 3683                         ;
;     -- Dedicated logic registers            ; 3683                         ;
;     -- I/O registers                        ; 0                            ;
;                                             ;                              ;
; I/O pins                                    ; 194                          ;
; Embedded Multiplier 9-bit elements          ; 8                            ;
; Maximum fan-out node                        ; ClockDivider:clock1Hz|newCLK ;
; Maximum fan-out                             ; 3596                         ;
; Total fan-out                               ; 40638                        ;
; Average fan-out                             ; 3.58                         ;
+---------------------------------------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Mod_Teste                                ; 7475 (1)          ; 3683 (0)     ; 0           ; 8            ; 0       ; 4         ; 194  ; 0            ; |Mod_Teste                                                                                                                             ; work         ;
;    |ClockDivider:clock1Hz|                ; 44 (44)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ClockDivider:clock1Hz                                                                                                       ; work         ;
;    |Control_Unit:unit01|                  ; 51 (51)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|Control_Unit:unit01                                                                                                         ; work         ;
;    |DataMemory:DataMem|                   ; 1490 (1490)       ; 2048 (2048)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|DataMemory:DataMem                                                                                                          ; work         ;
;    |ImmediateExtender:comb_79|            ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ImmediateExtender:comb_79                                                                                                   ; work         ;
;    |Instruction_memory:IM|                ; 111 (111)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|Instruction_memory:IM                                                                                                       ; work         ;
;    |LCD_ShowAscII:comb_78|                ; 250 (229)         ; 51 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|LCD_ShowAscII:comb_78                                                                                                       ; work         ;
;       |LCD_Controller:u0|                 ; 21 (21)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|LCD_ShowAscII:comb_78|LCD_Controller:u0                                                                                     ; work         ;
;    |LCD_Write:comb_77|                    ; 335 (335)         ; 517 (517)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|LCD_Write:comb_77                                                                                                           ; work         ;
;    |LoadsControler:LC|                    ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|LoadsControler:LC                                                                                                           ; work         ;
;    |MUX2x1:MuxULASrc|                     ; 33 (33)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|MUX2x1:MuxULASrc                                                                                                            ; work         ;
;    |Mux4x1:MuxPCSrc|                      ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|Mux4x1:MuxPCSrc                                                                                                             ; work         ;
;    |Mux4x1:MuxResSrc|                     ; 141 (141)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|Mux4x1:MuxResSrc                                                                                                            ; work         ;
;    |My_Adder:adder4|                      ; 30 (30)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|My_Adder:adder4                                                                                                             ; work         ;
;    |My_Adder:adder_Imm|                   ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|My_Adder:adder_Imm                                                                                                          ; work         ;
;    |PC:PC01|                              ; 31 (31)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|PC:PC01                                                                                                                     ; work         ;
;    |ParallelIN:pIN|                       ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ParallelIN:pIN                                                                                                              ; work         ;
;    |ParallelOUT:pOut|                     ; 1 (1)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ParallelOUT:pOut                                                                                                            ; work         ;
;    |RegisterFile:bank01|                  ; 1398 (1398)       ; 992 (992)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|RegisterFile:bank01                                                                                                         ; work         ;
;    |SevenSegDecoder:hex0|                 ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex0                                                                                                        ; work         ;
;    |SevenSegDecoder:hex1|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex1                                                                                                        ; work         ;
;    |SevenSegDecoder:hex2|                 ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex2                                                                                                        ; work         ;
;    |SevenSegDecoder:hex3|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex3                                                                                                        ; work         ;
;    |SevenSegDecoder:hex4|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex4                                                                                                        ; work         ;
;    |SevenSegDecoder:hex5|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex5                                                                                                        ; work         ;
;    |SevenSegDecoder:hex6|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex6                                                                                                        ; work         ;
;    |SevenSegDecoder:hex7|                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|SevenSegDecoder:hex7                                                                                                        ; work         ;
;    |StoresControler:SC|                   ; 176 (176)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|StoresControler:SC                                                                                                          ; work         ;
;    |ULA:ula01|                            ; 3270 (779)        ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mod_Teste|ULA:ula01                                                                                                                   ; work         ;
;       |lpm_divide:Div0|                   ; 1081 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Div0                                                                                                   ; work         ;
;          |lpm_divide_nto:auto_generated|  ; 1081 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Div0|lpm_divide_nto:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|     ; 1081 (33)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|    ; 1048 (1048)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Div0|lpm_divide_nto:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;       |lpm_divide:Mod0|                   ; 1318 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0                                                                                                   ; work         ;
;          |lpm_divide_qlo:auto_generated|  ; 1318 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated                                                                     ; work         ;
;             |abs_divider_4dg:divider|     ; 1318 (62)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider                                             ; work         ;
;                |alt_u_div_k5f:divider|    ; 1148 (1145)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider                       ; work         ;
;                   |add_sub_lkc:add_sub_0| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_lkc:add_sub_0 ; work         ;
;                   |add_sub_mkc:add_sub_1| ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|add_sub_mkc:add_sub_1 ; work         ;
;                |lpm_abs_0s9:my_abs_den|   ; 63 (63)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_den                      ; work         ;
;                |lpm_abs_0s9:my_abs_num|   ; 45 (45)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_divide:Mod0|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num                      ; work         ;
;       |lpm_mult:Mult0|                    ; 92 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_mult:Mult0                                                                                                    ; work         ;
;          |mult_i1t:auto_generated|        ; 92 (92)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |Mod_Teste|ULA:ula01|lpm_mult:Mult0|mult_i1t:auto_generated                                                                            ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |Mod_Teste|LCD_ShowAscII:comb_78|mLCD_ST                           ;
+----------------+----------------+----------------+----------------+----------------+
; Name           ; mLCD_ST.000011 ; mLCD_ST.000010 ; mLCD_ST.000001 ; mLCD_ST.000000 ;
+----------------+----------------+----------------+----------------+----------------+
; mLCD_ST.000000 ; 0              ; 0              ; 0              ; 0              ;
; mLCD_ST.000001 ; 0              ; 0              ; 1              ; 1              ;
; mLCD_ST.000010 ; 0              ; 1              ; 0              ; 1              ;
; mLCD_ST.000011 ; 1              ; 0              ; 0              ; 1              ;
+----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |Mod_Teste|LCD_ShowAscII:comb_78|LCD_Controller:u0|ST ;
+-------+-------+-------+-------+---------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                 ;
+-------+-------+-------+-------+---------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                     ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                     ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                     ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                     ;
+-------+-------+-------+-------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                         ;
+----------------------------------------------+---------------------------------------------+
; Register name                                ; Reason for Removal                          ;
+----------------------------------------------+---------------------------------------------+
; RegisterFile:bank01|registerBank[0][31]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][30]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][29]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][28]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][27]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][26]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][25]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][24]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][23]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][22]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][21]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][20]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][19]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][18]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][17]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][16]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][15]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][14]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][13]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][12]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][11]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][10]      ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][9]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][8]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][7]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][6]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][5]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][4]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][3]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][2]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][1]       ; Stuck at GND due to stuck port clock_enable ;
; RegisterFile:bank01|registerBank[0][0]       ; Stuck at GND due to stuck port clock_enable ;
; LCD_ShowAscII:comb_78|mLCD_ST~8              ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|mLCD_ST~9              ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|mLCD_ST~10             ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|mLCD_ST~11             ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|mLCD_ST~12             ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|mLCD_ST~13             ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|LCD_Controller:u0|ST~8 ; Lost fanout                                 ;
; LCD_ShowAscII:comb_78|LCD_Controller:u0|ST~9 ; Lost fanout                                 ;
; Total Number of Removed Registers = 40       ;                                             ;
+----------------------------------------------+---------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3683  ;
; Number of registers using Synchronous Clear  ; 50    ;
; Number of registers using Synchronous Load   ; 36    ;
; Number of registers using Asynchronous Clear ; 2659  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3351  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; LCD_Write:comb_77|Sym[9][5]             ; 1       ;
; LCD_Write:comb_77|Sym[8][5]             ; 1       ;
; LCD_Write:comb_77|Sym[7][5]             ; 1       ;
; LCD_Write:comb_77|Sym[10][5]            ; 1       ;
; LCD_Write:comb_77|Sym[31][5]            ; 1       ;
; LCD_Write:comb_77|Sym[30][5]            ; 1       ;
; LCD_Write:comb_77|Sym[27][5]            ; 1       ;
; LCD_Write:comb_77|Sym[28][5]            ; 1       ;
; LCD_Write:comb_77|Sym[26][5]            ; 1       ;
; LCD_Write:comb_77|Sym[29][5]            ; 1       ;
; LCD_Write:comb_77|Sym[20][5]            ; 1       ;
; LCD_Write:comb_77|Sym[19][5]            ; 1       ;
; LCD_Write:comb_77|Sym[18][5]            ; 1       ;
; LCD_Write:comb_77|Sym[21][5]            ; 1       ;
; LCD_Write:comb_77|Sym[17][5]            ; 1       ;
; LCD_Write:comb_77|Sym[16][5]            ; 1       ;
; LCD_Write:comb_77|Sym[15][5]            ; 1       ;
; LCD_Write:comb_77|Sym[12][5]            ; 1       ;
; LCD_Write:comb_77|Sym[13][5]            ; 1       ;
; LCD_Write:comb_77|Sym[11][5]            ; 1       ;
; LCD_Write:comb_77|Sym[14][5]            ; 1       ;
; LCD_Write:comb_77|Sym[1][5]             ; 1       ;
; LCD_Write:comb_77|Sym[5][5]             ; 1       ;
; LCD_Write:comb_77|Sym[4][5]             ; 1       ;
; LCD_Write:comb_77|Sym[3][5]             ; 1       ;
; LCD_Write:comb_77|Sym[6][5]             ; 1       ;
; LCD_Write:comb_77|Sym[0][5]             ; 1       ;
; LCD_Write:comb_77|Sym[2][5]             ; 1       ;
; LCD_Write:comb_77|Sym[23][5]            ; 1       ;
; LCD_Write:comb_77|Sym[24][5]            ; 1       ;
; LCD_Write:comb_77|Sym[22][5]            ; 1       ;
; LCD_Write:comb_77|Sym[25][5]            ; 1       ;
; Total number of inverted registers = 32 ;         ;
+-----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mod_Teste|PC:PC01|PC[1]                                  ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |Mod_Teste|PC:PC01|PC[19]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Mod_Teste|LCD_ShowAscII:comb_78|LCD_Controller:u0|mStart ;
; 64:1               ; 8 bits    ; 336 LEs       ; 200 LEs              ; 136 LEs                ; Yes        ; |Mod_Teste|LCD_ShowAscII:comb_78|mLCD_DATA[5]             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |Mod_Teste|ImmediateExtender:comb_79|Mux30                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Mod_Teste|StoresControler:SC|ShiftLeft3                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Mod_Teste|DataMemory:DataMem|memory                      ;
; 7:1                ; 17 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |Mod_Teste|Mux4x1:MuxResSrc|Mux11                         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Mod_Teste|RegisterFile:bank01|Mux6                       ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |Mod_Teste|RegisterFile:bank01|Mux45                      ;
; 64:1               ; 32 bits   ; 1344 LEs      ; 1344 LEs             ; 0 LEs                  ; No         ; |Mod_Teste|DataMemory:DataMem|Mux8                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |Mod_Teste|LCD_ShowAscII:comb_78|Selector1                ;
; 9:1                ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |Mod_Teste|Mux4x1:MuxResSrc|Mux25                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |Mod_Teste|Mux4x1:MuxResSrc|Mux20                         ;
; 10:1               ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |Mod_Teste|Mux4x1:MuxResSrc|Mux17                         ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |Mod_Teste|Mux4x1:MuxResSrc|Mux22                         ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |Mod_Teste|ULA:ula01|Mux20                                ;
; 21:1               ; 8 bits    ; 112 LEs       ; 80 LEs               ; 32 LEs                 ; No         ; |Mod_Teste|ULA:ula01|Mux8                                 ;
; 22:1               ; 4 bits    ; 56 LEs        ; 44 LEs               ; 12 LEs                 ; No         ; |Mod_Teste|ULA:ula01|Mux25                                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 44 LEs               ; 12 LEs                 ; No         ; |Mod_Teste|ULA:ula01|Mux5                                 ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |Mod_Teste|ULA:ula01|Mux28                                ;
; 23:1               ; 2 bits    ; 30 LEs        ; 24 LEs               ; 6 LEs                  ; No         ; |Mod_Teste|ULA:ula01|Mux2                                 ;
; 24:1               ; 2 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; No         ; |Mod_Teste|ULA:ula01|Mux0                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------+


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_ShowAscII:comb_78 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; LCD_INTIAL     ; 0     ; Signed Integer                            ;
; LCD_RESTART    ; 4     ; Signed Integer                            ;
; LCD_LINE1      ; 5     ; Signed Integer                            ;
; LCD_CH_LINE    ; 21    ; Signed Integer                            ;
; LCD_LINE2      ; 22    ; Signed Integer                            ;
; LUT_SIZE       ; 37    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_ShowAscII:comb_78|LCD_Controller:u0 ;
+----------------+-------+-------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                        ;
+----------------+-------+-------------------------------------------------------------+
; CLK_Divide     ; 16    ; Signed Integer                                              ;
+----------------+-------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MUX2x1:MuxULASrc ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxResSrc ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4x1:MuxPCSrc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; SIZE           ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClockDivider:clock1Hz ;
+----------------+----------+----------------------------------------+
; Parameter Name ; Value    ; Type                                   ;
+----------------+----------+----------------------------------------+
; OLD_FREQ       ; 50000000 ; Signed Integer                         ;
; WANTED_FREQ    ; 10       ; Signed Integer                         ;
+----------------+----------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_mult:Mult0         ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_i1t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 32             ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_qlo ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:ula01|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------+
; Parameter Name         ; Value          ; Type                             ;
+------------------------+----------------+----------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                          ;
; LPM_WIDTHD             ; 32             ; Untyped                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                          ;
; LPM_PIPELINE           ; 0              ; Untyped                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                          ;
; CBXI_PARAMETER         ; lpm_divide_nto ; Untyped                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                   ;
+------------------------+----------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                   ;
+---------------------------------------+--------------------------+
; Name                                  ; Value                    ;
+---------------------------------------+--------------------------+
; Number of entity instances            ; 1                        ;
; Entity Instance                       ; ULA:ula01|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                       ;
;     -- LPM_WIDTHB                     ; 32                       ;
;     -- LPM_WIDTHP                     ; 64                       ;
;     -- LPM_REPRESENTATION             ; SIGNED                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                       ;
;     -- INPUT_B_IS_CONSTANT            ; NO                       ;
;     -- USE_EAB                        ; OFF                      ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                     ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                       ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                       ;
+---------------------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ParallelIN:pIN"                                                                                                                                                                             ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; DataIN[31..10] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ParallelOUT:pOut"                                                                                                                                                                             ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                                                            ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; DataOUT[31..10] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
+-----------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "LoadsControler:LC"                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DataMemory:DataMem"                                                                                                                                                                 ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Adress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "StoresControler:SC"                                                                                                                                                                  ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "Mux4x1:MuxResSrc" ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; In3[11..0] ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "ImmediateExtender:comb_79" ;
+----------+-------+----------+-------------------------+
; Port     ; Type  ; Severity ; Details                 ;
+----------+-------+----------+-------------------------+
; Imm_B[0] ; Input ; Info     ; Stuck at GND            ;
; Imm_J[0] ; Input ; Info     ; Stuck at GND            ;
+----------+-------+----------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RegisterFile:bank01"                                                                 ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; reg0  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg1  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg2  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg3  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg4  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg5  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg6  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg7  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg8  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg9  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg10 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg11 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg12 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg13 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg14 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg15 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg16 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg17 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg18 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg19 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg20 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg21 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg22 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg23 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg24 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg25 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg26 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg27 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg28 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg29 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg30 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reg31 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Instruction_memory:IM"                                                                                                                                                              ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Adress ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (8 bits) it drives.  The 24 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "My_Adder:adder4"   ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; In02[31..3] ; Input ; Info     ; Stuck at GND ;
; In02[1..0]  ; Input ; Info     ; Stuck at GND ;
; In02[2]     ; Input ; Info     ; Stuck at VCC ;
+-------------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:36     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Tue Nov 07 17:13:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file mod_teste.v
    Info (12023): Found entity 1: Mod_Teste
Info (12021): Found 1 design units, including 1 entities, in source file lcd_controller.v
    Info (12023): Found entity 1: LCD_Controller
Info (12021): Found 1 design units, including 1 entities, in source file lcd_test2.v
    Info (12023): Found entity 1: LCD_TEST
Info (12021): Found 1 design units, including 1 entities, in source file lcd_showreg.v
    Info (12023): Found entity 1: LCD_ShowReg
Info (12021): Found 1 design units, including 1 entities, in source file lcd_showascii.sv
    Info (12023): Found entity 1: LCD_ShowAscII
Info (12021): Found 1 design units, including 1 entities, in source file lcd_write.sv
    Info (12023): Found entity 1: LCD_Write
Info (12021): Found 2 design units, including 2 entities, in source file sprint01_mux2x1.sv
    Info (12023): Found entity 1: MUX2x1
    Info (12023): Found entity 2: Mux4x1
Warning (10229): Verilog HDL Expression warning at Sprint02_Clock.sv(48): truncated literal to match 7 bits
Warning (10229): Verilog HDL Expression warning at Sprint02_Clock.sv(87): truncated literal to match 28 bits
Info (12021): Found 4 design units, including 4 entities, in source file sprint02_clock.sv
    Info (12023): Found entity 1: ClockDivider
    Info (12023): Found entity 2: SevenSegDecoder
    Info (12023): Found entity 3: ContM_10
    Info (12023): Found entity 4: SevenSegAnimation
Info (12021): Found 1 design units, including 1 entities, in source file sprint03_registerbank.sv
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file sprint04_ula.sv
    Info (12023): Found entity 1: ULA
Warning (10229): Verilog HDL Expression warning at Sprint05_ControlUnit.sv(80): truncated literal to match 1 bits
Info (12021): Found 4 design units, including 4 entities, in source file sprint05_controlunit.sv
    Info (12023): Found entity 1: PC
    Info (12023): Found entity 2: Control_Unit
    Info (12023): Found entity 3: Instruction_memory
    Info (12023): Found entity 4: My_Adder
Info (12021): Found 1 design units, including 1 entities, in source file sprint06_datamemory.sv
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 2 design units, including 2 entities, in source file sprint08_inandout.sv
    Info (12023): Found entity 1: ParallelOUT
    Info (12023): Found entity 2: ParallelIN
Info (12021): Found 3 design units, including 3 entities, in source file sprint10.sv
    Info (12023): Found entity 1: ImmediateExtender
    Info (12023): Found entity 2: LoadsControler
    Info (12023): Found entity 3: StoresControler
Critical Warning (10846): Verilog HDL Instantiation warning at Mod_Teste.v(79): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mod_Teste.v(83): instance has no name
Critical Warning (10846): Verilog HDL Instantiation warning at Mod_Teste.v(125): instance has no name
Info (12127): Elaborating entity "Mod_Teste" for the top level hierarchy
Warning (10858): Verilog HDL warning at Mod_Teste.v(24): object w_d0x1 used but never assigned
Warning (10036): Verilog HDL or VHDL warning at Mod_Teste.v(24): object "w_d0x4" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at Mod_Teste.v(25): object "w_d1x4" assigned a value but never read
Warning (10858): Verilog HDL warning at Mod_Teste.v(59): object w_Branch used but never assigned
Warning (10230): Verilog HDL assignment warning at Mod_Teste.v(174): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Mod_Teste.v(177): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at Mod_Teste.v(180): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at Mod_Teste.v(181): truncated value with size 12 to match size of target (9)
Warning (10030): Net "w_d0x1[0]" at Mod_Teste.v(24) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "w_Branch" at Mod_Teste.v(59) has no driver or initial value, using a default initial value '0'
Warning (10034): Output port "LEDG[7..0]" at Mod_Teste.v(10) has no driver
Warning (10034): Output port "LEDR[16..9]" at Mod_Teste.v(11) has no driver
Warning (10034): Output port "UART_TXD" at Mod_Teste.v(13) has no driver
Info (12128): Elaborating entity "LCD_Write" for hierarchy "LCD_Write:comb_77"
Info (12128): Elaborating entity "LCD_ShowAscII" for hierarchy "LCD_ShowAscII:comb_78"
Warning (10230): Verilog HDL assignment warning at LCD_ShowAscII.sv(60): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at LCD_ShowAscII.sv(69): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at LCD_ShowAscII.sv(71): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "LCD_Controller" for hierarchy "LCD_ShowAscII:comb_78|LCD_Controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_Controller.v(66): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "PC" for hierarchy "PC:PC01"
Info (12128): Elaborating entity "My_Adder" for hierarchy "My_Adder:adder4"
Info (12128): Elaborating entity "Instruction_memory" for hierarchy "Instruction_memory:IM"
Warning (10850): Verilog HDL warning at Sprint05_ControlUnit.sv(113): number of words (39) in memory file does not match the number of elements in the address range [0:255]
Warning (10030): Net "Instructions.data_a" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Instructions.waddr_a" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "Instructions.we_a" at Sprint05_ControlUnit.sv(110) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:bank01"
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(27): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(28): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(29): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(30): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(31): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(32): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(33): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(34): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(35): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(36): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(37): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(38): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(39): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(40): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(41): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(42): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(43): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(44): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(45): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(46): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(47): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(49): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(50): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(51): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(52): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(53): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(54): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(55): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(56): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(57): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Critical Warning (10237): Verilog HDL warning at Sprint03_RegisterBank.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10240): Verilog HDL Always Construct warning at Sprint03_RegisterBank.sv(15): inferring latch(es) for variable "cont", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "Control_Unit" for hierarchy "Control_Unit:unit01"
Info (12128): Elaborating entity "ImmediateExtender" for hierarchy "ImmediateExtender:comb_79"
Info (12128): Elaborating entity "MUX2x1" for hierarchy "MUX2x1:MuxULASrc"
Info (12128): Elaborating entity "Mux4x1" for hierarchy "Mux4x1:MuxResSrc"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ula01"
Warning (10764): Verilog HDL warning at Sprint04_ULA.sv(19): converting signed shift amount to unsigned
Warning (10764): Verilog HDL warning at Sprint04_ULA.sv(20): converting signed shift amount to unsigned
Info (12128): Elaborating entity "StoresControler" for hierarchy "StoresControler:SC"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:DataMem"
Warning (10027): Verilog HDL or VHDL warning at the Sprint06_DataMemory.sv(21): index expression is not wide enough to address all of the elements in the array
Warning (10240): Verilog HDL Always Construct warning at Sprint06_DataMemory.sv(11): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct
Warning (10027): Verilog HDL or VHDL warning at the Sprint06_DataMemory.sv(27): index expression is not wide enough to address all of the elements in the array
Info (12128): Elaborating entity "LoadsControler" for hierarchy "LoadsControler:LC"
Info (12128): Elaborating entity "ParallelOUT" for hierarchy "ParallelOUT:pOut"
Info (12128): Elaborating entity "ParallelIN" for hierarchy "ParallelIN:pIN"
Info (12128): Elaborating entity "ClockDivider" for hierarchy "ClockDivider:clock1Hz"
Info (12128): Elaborating entity "SevenSegDecoder" for hierarchy "SevenSegDecoder:hex0"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "E:/LASD/2023.1/Matheus_120110722/db/Mod_Teste.ram0_Instruction_memory_895be9cc.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA:ula01|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ULA:ula01|Mod0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ULA:ula01|Div0"
Info (12130): Elaborated megafunction instantiation "ULA:ula01|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ULA:ula01|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_i1t.tdf
    Info (12023): Found entity 1: mult_i1t
Info (12130): Elaborated megafunction instantiation "ULA:ula01|lpm_divide:Mod0"
Info (12133): Instantiated megafunction "ULA:ula01|lpm_divide:Mod0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf
    Info (12023): Found entity 1: lpm_divide_qlo
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf
    Info (12023): Found entity 1: alt_u_div_k5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf
    Info (12023): Found entity 1: lpm_abs_0s9
Info (12130): Elaborated megafunction instantiation "ULA:ula01|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ULA:ula01|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_nto.tdf
    Info (12023): Found entity 1: lpm_divide_nto
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 372 buffer(s)
    Info (13016): Ignored 124 CARRY_SUM buffer(s)
    Info (13019): Ignored 248 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "LCD_Write:comb_77|pos[4]" is converted into an equivalent circuit using register "LCD_Write:comb_77|pos[4]~_emulated" and latch "LCD_Write:comb_77|pos[4]~1"
    Warning (13310): Register "LCD_Write:comb_77|pos[0]" is converted into an equivalent circuit using register "LCD_Write:comb_77|pos[0]~_emulated" and latch "LCD_Write:comb_77|pos[0]~6"
    Warning (13310): Register "LCD_Write:comb_77|pos[1]" is converted into an equivalent circuit using register "LCD_Write:comb_77|pos[1]~_emulated" and latch "LCD_Write:comb_77|pos[1]~11"
    Warning (13310): Register "LCD_Write:comb_77|pos[2]" is converted into an equivalent circuit using register "LCD_Write:comb_77|pos[2]~_emulated" and latch "LCD_Write:comb_77|pos[2]~16"
    Warning (13310): Register "LCD_Write:comb_77|pos[3]" is converted into an equivalent circuit using register "LCD_Write:comb_77|pos[3]~_emulated" and latch "LCD_Write:comb_77|pos[3]~21"
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LEDR[16]" is stuck at GND
    Warning (13410): Pin "LEDR[17]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
Info (17049): 8 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored assignments for entity "Sprint03_RegisterBank.sv" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL "Design Compiler" -entity Sprint03_RegisterBank.sv was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_LMF_FILE altsyn.lmf -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
    Warning (20014): Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity Sprint03_RegisterBank.sv -section_id eda_design_synthesis was ignored
Info (144001): Generated suppressed messages file E:/LASD/2023.1/Matheus_120110722/output_files/Mod_Teste.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_27"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
    Warning (15610): No output dependent on input pin "SW[16]"
    Warning (15610): No output dependent on input pin "SW[17]"
    Warning (15610): No output dependent on input pin "UART_RXD"
Info (21057): Implemented 11208 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 25 input pins
    Info (21059): Implemented 89 output pins
    Info (21060): Implemented 80 bidirectional pins
    Info (21061): Implemented 11006 logic cells
    Info (21062): Implemented 8 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 4660 megabytes
    Info: Processing ended: Tue Nov 07 17:14:09 2023
    Info: Elapsed time: 00:00:40
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/LASD/2023.1/Matheus_120110722/output_files/Mod_Teste.map.smsg.


