and r0, r0, r1, asr 10
bic r2, r1, r3
sub r1, r2, r3
mvn r2, r1
add r0, r0, r2
and r3, r0, r1, lsl 1
