[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TPS40211DGQ production of TEXAS INSTRUMENTS from the text:1\n2\n3\n410\n9\n8\n7RC\nDIS/EN\nCOMPSSVDD\nISNSGDRV\nGNDTPS40210\nVOUTVIN\n5 FB 6BP\nRSENSE\nUDG-07110\nProduct\nFolder\nOrder\nNow\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020\nTPS4021x 4.5-Vto52-VInputCurrent ModeBoost Controller\n11Features\n1•Functional Safety-Capable\n–Documentation available toaidfunctional\nsafety system design\n•Forboost, flyback, SEPIC, LED drive apps\n•Wide input operating voltage: 4.5Vto52V\n•Adjustable oscillator frequency\n•Fixed frequency current mode control\n•Internal slope compensation\n•Integrated low-side driver\n•Programmable closed-loop softstart\n•Overcurrent protection\n•External synchronization capable\n•Reference 700mV(TPS40210), 260mV\n(TPS40211)\n•Low current disable function\n•Create acustom design using theTPS4021x with\ntheWEBENCH Power Designer\n2Applications\n•LED lighting\n•Industrial control systems\n•Battery-powered systems3Description\nTheTPS40210 andTPS40211 arewide-input voltage\n(4.5 Vto52V),nonsynchronous boost controllers.\nThey are suitable fortopologies which require a\ngrounded source N-channel FET including boost,\nflyback, SEPIC, andvarious LED Driver applications.\nThe device features include programmable softstart,\novercurrent protection with automatic retry, and\nprogrammable oscillator frequency. Current mode\ncontrol provides improved transient response and\nsimplified loop compensation. The main difference\nbetween thetwo parts isthereference voltage to\nwhich theerror amplifier regulates theFBpin.\nDevice Information(1)\nPART NUMBER PACKAGE BODY SIZE (NOM)\nTPS40210 HVSSOP (10) 3.05 mmx4.98 mm\nTPS40211 VSON (10) 3.10 mmx3.10 mm\n(1)Forallavailable packages, see theorderable addendum at\ntheendofthedatasheet.\nSimplified Schematic\n2TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTable ofContents\n1Features .................................................................. 1\n2Applications ........................................................... 1\n3Description ............................................................. 1\n4Revision History ..................................................... 2\n5PinConfiguration andFunctions ......................... 4\n6Specifications ......................................................... 5\n6.1 Absolute Maximum Ratings ...................................... 5\n6.2 ESD Ratings ............................................................ 5\n6.3 Recommended Operating Conditions ....................... 5\n6.4 Thermal Information .................................................. 5\n6.5 Electrical Characteristics ........................................... 5\n6.6 Typical Characteristics .............................................. 8\n7Detailed Description ............................................ 12\n7.1 Overview ................................................................. 12\n7.2 Functional Block Diagram ....................................... 12\n7.3 Feature Description ................................................. 13\n7.4 Device Functional Modes ........................................ 258Application andImplementation ........................ 26\n8.1 Application Information ............................................ 26\n8.2 Typical Applications ................................................ 26\n9Power Supply Recommendations ...................... 37\n10Layout ................................................................... 37\n10.1 Layout Guidelines ................................................. 37\n10.2 Layout Example .................................................... 37\n11Device andDocumentation Support ................. 40\n11.1 Device Support ...................................................... 40\n11.2 Documentation Support ....................................... 40\n11.3 Related Links ........................................................ 40\n11.4 Receiving Notification ofDocumentation Updates 41\n11.5 Trademarks ........................................................... 41\n11.6 Electrostatic Discharge Caution ............................ 41\n11.7 Glossary ................................................................ 41\n12Mechanical, Packaging, andOrderable\nInformation ........................................................... 41\n4Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(March 2015) toRevision G Page\n•Added functional safety bullet totheFeatures ...................................................................................................................... 1\nChanges from Revision E(October 2011) toRevision F Page\n•Added Updated Land Pattern ................................................................................................................................................. 1\n•Added ESD Ratings table, Feature Description section, Device Functional Modes ,Application andImplementation\nsection, Power Supply Recommendations section, Layout section, Device andDocumentation Support section, and\nMechanical, Packaging, andOrderable Information section ................................................................................................. 1\nChanges from Revision D(April 2010) toRevision E Page\n•Changed theRevision date from D,April 2010 toE,October 2011 ...................................................................................... 1\n•Added Q1andQ3toFigure 36byillustrator ........................................................................................................................ 35\nChanges from Revision C(October 2008) toRevision D Page\n•Changed CISNStoCIFLT......................................................................................................................................................... 21\n•Changed CISNStoCIFLT......................................................................................................................................................... 21\n•Changed equations 22and23............................................................................................................................................. 22\n•Changed corrected equation 25........................................................................................................................................... 23\n•Added "R1isthehigh side feedback resistor inΩ"and"fListhedesired loop crossover frequency, inHz"..................... 23\n•Changed paragraph with new input ...................................................................................................................................... 23\n•Changed capacitor value from µFtoF................................................................................................................................. 23\n•Changed 0.2with 0.1inMIN colinDesign Example Specifications table ........................................................................... 27\n•Deleted textfrom Peak efficiency row.................................................................................................................................. 27\n•Changed 10Vwith 8VinTOPconditions column ................................................................................................................ 27\n•Changed 42.8% to42.9% ineq32....................................................................................................................................... 28\n3TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated•Added (VFD)andchanged approximate duty cycle from 42.8% to42.9% ........................................................................... 28\n•Changed equations 32,34,35,36,37,38and39............................................................................................................... 28\n•Changed equations 47,48,49,50,51and53..................................................................................................................... 30\n•Changed equations 58,60,61,62....................................................................................................................................... 31\nFBRC\nCOMPDIS/ENSS\n543211\n678910\nGNDVDD\nISNSGDRVBP\n1\n6 510\n2\n3\n7 489\nFBRC\nCOMPDIS/ENSS\nGNDVDD\nISNSGDRVBP\n4TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated5PinConfiguration andFunctions\nDGQ\n10-Pin\nTopViewDRC\n10-Pin\nTopView\nPinFunctions\nPIN\nI/O DESCRIPTION\nNAME NO.\nBP 9 O Regulator output pin.Connect a1.0-μFbypass capacitor from thispintoGND.\nCOMP 4 O Error amplifier output. Connect control loop compensation network between COMP pinandFBpin.\nDIS/EN 3 IDisable pin.Pulling thispinhigh places thepartintoashutdown mode. Shutdown mode ischaracterized by\navery lowquiescent current. While inshutdown mode, thefunctionality ofallblocks isdisabled andtheBP\nregulator isshut down. This pinhasaninternal 1MΩpulldown resistor toGND. Leaving thispin\nunconnected enables thedevice.\nFB 5 IError amplifier inverting input. Connect avoltage divider from theoutput tothispintosetoutput voltage.\nCompensation network isconnected between thispinandCOMP.\nGDRV 8 O Connect thegate ofthepower Nchannel MOSFET tothispin.\nGND 6 - Device ground.\nISNS 7 ICurrent sense pin.Connect anexternal current sensing resistor between thispinandGND. Thevoltage on\nthispinisused toprovide current feedback inthecontrol loop anddetect anovercurrent condition. An\novercurrent condition isdeclared when ISNS pinvoltage exceeds theovercurrent threshold voltage, 150mV\ntypical.\nRC 1 ISwitching frequency setting pin.Connect aresistor from RCpintoVDD oftheICpower supply anda\ncapacitor from RCtoGND.\nSS 2 ISoft-start time programming pin.Connect capacitor from SSpintoGND toprogram converter soft-start time.\nThis pinalso functions asatimeout timer when thepower supply isinanovercurrent condition.\nVDD 10 ISystem input voltage. Connect alocal bypass capacitor from thispintoGND. Depending ontheamount of\nrequired slope compensation, thispincanbeconnected totheconverter output. SeeApplication Information\nsection foradditional details.\n5TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, andfunctional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended Operating\nConditions isnotimplied. Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.6Specifications\n6.1 Absolute Maximum Ratings\nover operating free-air temperature range unless otherwise noted(1)\nMIN MAX UNIT\nInput voltageVDD –0.3 52\nVRC,SS,FB,DIS/EN –0.3 10\nISNS –0.3 8\nOutput voltage COMP, BP,GDRV –0.3 9\nTJ Operating junction temperature –40 150 °C\nTstg Storage temperature –55 150 °C\n(1) JEDEC document JEP155 states that500-V HBM allows safe manufacturing with astandard ESD control process.\n(2) JEDEC document JEP157 states that250-V CDM allows safe manufacturing with astandard ESD control process.6.2 ESD Ratings\nVALUE UNIT\nV(ESD) Electrostatic dischargeHuman-body model (HBM), perANSI/ESDA/JEDEC JS-001(1)±1500\nV Charged-device model (CDM), perJEDEC specification JESD22-\nC101(2)±1500\n6.3 Recommended Operating Conditions\nMIN MAX UNIT\nVDD Input voltage 4.5 52 V\nTJ Operating Junction temperature -40 125 °C\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .6.4 Thermal Information\nTHERMAL METRIC(1)TPS40210 TPS40211\nUNIT HVSSOP VSON\n10PINS 10PINS\nRθJA Junction-to-ambient thermal resistance 67.2 47.2\n°C/WRθJC(top) Junction-to-case (top) thermal resistance 50.5 74.6\nRθJB Junction-to-board thermal resistance 41.0 22.2\nψJT Junction-to-top characterization parameter 2.4 2.9\nψJB Junction-to-board characterization parameter 40.7 22.4\nRθJC(bot) Junction-to-case (bottom) thermal resistance 15.6 8.8\n6.5 Electrical Characteristics\nTJ=–40°Cto125°C,VDD=12Vdc,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVOLTAGE REFERENCE\nVFBFeedback voltage rangeTPS40210 COMP =FB,4.5≤VDD≤52V,TJ=25°C 693 700 707\nmVTPS40211 COMP=FB, 4.5≤VDD≤52V,TJ=25°C 254 260 266\nTPS40210COMP =FB,4.5≤VDD≤52V,-40°C≤TJ≤\n125°C686 700 714\nTPS40211COMP =FB,4.5≤VDD≤52V,-40°C≤TJ≤\n125°C250 260 270\nINPUT SUPPLY\n6TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto125°C,VDD=12V dc,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\n(1) Ensured bydesign. Notproduction tested.VDD Input voltage range 4.5 52 V\nIDD Operating current4.5≤VDD≤52V,noswitching, VDIS<0.8 1.5 2.5 mA\n2.5≤VDIS≤7V 10 20μA\nVDD<VUVLO(on) ,VDIS<0.8 530μA\nUNDERVOLTAGE LOCKOUT\nVUVLO(on) Turn onthreshold voltage 4.00 4.25 4.50 V\nVUVLO(hyst) UVLO hysteresis 140 195 240 mV\nOSCILLATOR\nfOSCOscillator frequency range(1)35 1000\nkHz\nOscillator frequency RRC=182kΩ,CRC=330pF 260 300 340\nFrequency lineregulation 4.5≤VDD≤52V -20% 7%\nVSLP Slope compensation ramp 520 620 720 mV\n7TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedElectrical Characteristics (continued)\nTJ=–40°Cto125°C,VDD=12V dc,allparameters atzero power dissipation (unless otherwise noted)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nPWM\ntON(min) Minimum pulse widthVDD=12V(1)275 400\nns VDD=30V 90 200\ntOFF(min) Minimum offtime 170 200\nVVLY Valley voltage 1.2 V\nSOFT-START\nVSS(ofst)Offset voltage from SSpintoerror\namplifier input700 mV\nRSS(chg) Soft-start charge resistance 320 430 600\nkΩ\nRSS(dchg) Soft-start discharge resistance 840 1200 1600\nERROR AMPLIFIER\nGBWP Unity gain bandwidth product(1)1.5 3.0 MHz\nAOL Open loop gain(1)60 80 dB\nIIB(FB)Input bias current (current outofFB\npin)100 300 nA\nICOMP(src) Output source current VFB=0.6V,VCOMP =1V 100 250 μA\nICOMP(snk) Output sink current VFB=1.2V,VCOMP =1V 1.2 2.5 mA\nOVERCURRENT PROTECTION\nVISNS(oc)Overcurrent detection threshold (at\nISNS pin)4.5≤VDD<52V,-40°C≤TJ≤125°C 120 150 180 mV\nDOC Overcurrent duty cycle(1)2%\nVSS(rst)Overcurrent reset threshold voltage (at\nSSpin)100 150 350 mV\nTBLNK Leading edge blanking(1)75 ns\nCURRENT SENSE AMPLIFIER\nACS Current sense amplifier gain 4..2 5.6 7.2 V/V\nIB(ISNS) Input bias current 1 3μA\nDRIVER\nIGDRV(src) Gate driver source current VGDRV =4V,TJ=25°C 375 400\nmA\nIGDRV(snk) Gate driver sink current VGDRV =4V,TJ=25°C 330 400\nLINEAR REGULATOR\nVBP Bypass voltage output 0mA<IBP<15mA 7 8 9 V\nDISABLE/ENABLE\nVDIS(en) Turn-on voltage 0.7 1.3 V\nVDIS(hys) Hysteresis voltage 25 130 220 mV\nRDIS DISpinpulldown resistance 0.7 1.1 1.5 MΩ\n-0.8-0.40.4\n-40-0.60.2VFB– Reference Voltage Change – %\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1100.0\n-0.2\n12 V\n4.5 V\n52 VVVDD52 V\n4.5 V\n12 V\n-0.5-0.30.5\n0-0.40.4VFB– Reference Voltage Change – %\nVVDD– Input Voltage – V10 30 20 60 50 400.1\n0.00.2\n-0.1\n-0.20.3\n00.41.4\n-400.21.2IVDD– Quiescent Current – mA\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1100.8\n0.61.052 V\n4.5 V\n12 V\n12 V\n4.5 V\n52 VVVDD\n06\n-4015IVDD– Shutdown Current – /c109A\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1103\n24\n04008001200\n1002006001000 fSW- Frequency - kHz\nRT- Timing Resistance - k /c87300CT(pF)\n470\n220\n100\n68\n33\n470 pF220 pF100pF68 pF\n33pF\n200 400 600 500 800 1000 900 700\n04008001200\n02006001000 fSW- Frequency - kHz\nD - Duty Cycle0.2 0.4 0.8 1.2 0.6 1.0\n8TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated6.6 Typical Characteristics\nFigure 1.Frequency vsTiming ResistanceFigure 2.Switching Frequency vsDuty Cycle\nFigure 3.Quiescent Current vsJunction Temperature Figure 4.Shutdown Current vsJunction Temperature\nFigure 5.Reference Voltage Change vsJunction\nTemperatureFigure 6.Reference Voltage Change vsInput Voltage\n04001400\n-402001200 RSS– Soft Start Charge/Discharge Resistance - k /c87\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1101000\n800RSS(DSCH)Discharge\nRSS(CHG)Charge600\n1529\n-401727Slope Compensation Ratio (VVDD/VSLP)\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 11023\n1925\n21\n36 V12 V4.5 V\n24 V\nVVDD(V)\n12 V\n24 V\n4.5 V36 V\nVISNS(OC)– Overcurrent Threshold – mV\n0\nVVDD– Input Voltage – V5 15 10 45 25 20145148155\n146153\n151\n149152154\n150\n147\n35 30 40\n-5-25\n-40-43fOSC– Switching Frequency Change – %\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1101\n-12\n4.5 V\n12 V\n30 V30 V12 V4.5 V4\n0\n-3VVDD(V)\n4.004.30\n-404.054.25VUVLO– Undervoltage Lockout Threshold – V\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1104.15\n4.104.20UVLO On\nUVLO OffOff\nOnUVLO\n147150155\n-40148154VISNS(OC)– Overcurrent Threshold – mV\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 110152\n1514.5 V\n7.5 V\n30 V\n12 V & 20 V4.5 V\n7.5 VVVDD\n30 V12 V & 20 V153\n149\n9TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 7.Undervoltage Lockout Threshold vsJunction\nTemperatureFigure 8.Overcurrent Threshold vsJunction Temperature\nFigure 9.Overcurrent Threshold vsInput Voltage Figure 10.Switching Frequency Change vsJunction\nTemperature\nFigure 11.Oscillator Amplitude vsJunction Temperature Figure 12.Soft Start Charge/Discharge Resistance vs\nJunction Temperature\n7.47.88.8\n-407.68.6VBP– Regulator Voltage – V\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1108.4\n8.2ILOAD= 0 mA\n8.0\nILOAD= 5 mA\n1.001.021.10\n-401.011.09VDIS(EN)– DIS/EN Turn-On Threshold – mV\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1101.06\n1.051.07\n1.031.08\n1.06\n-40ICOMP(SNK)– Compensation Sink Current – mA\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 1100100300\n50250\n200\n150\n-40VVLY– Valley Voltage Change – %\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 110-5-25\n-43\n1\n-124\n0\n-3\n040180\n-4020160IIB(FB)– Feedback Bias Current – nA\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 110100\n80120\n60140\n0100300\n-4050250ICOMP(SRC)– Compensation Source Current – /c109A\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 110200\n150\n10TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 13.FBBias Current vsJunction Temperature Figure 14.Compensation Source Current vsJunction\nTemperature\nFigure 15.Compensation Sink Current vsJunction\nTemperatureFigure 16.Valley Voltage Change vsJunction Temperature\nFigure 17.Regulator Voltage vsJunction Temperature Figure 18.DIS/EN Turnon Threshold vsJunction\nTemperature\nACS– Current Sense Amplifier Gain – V/V\n027\n4\n356\n1\n-40\nTJ– Junction Temperature – ° C-10 -25 5 50 20 80 125 95 65 35 110\n11TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Characteristics (continued)\nFigure 19.Current Sense Amplifier Gain vsJunction Temperature\n+\n+\nSoft Start\nand\nOvercurrent5 FB4 COMP3 DIS/EN\n700 mVLDO\nPWM\nLogic2 SS\n1 RCOscillator\nand\nSlope\nCompensation\nUVLODriver9 BP10 VDD\n8 GDRV\n6 GND\n7 ISNS+Gain = 6\n+150 mV\nLEBOC FaultOC Fault\nUDG-07107Enable E/AE/A\nSS Ref\n12TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated7Detailed Description\n7.1 Overview\nThe TPS4021x isapeak current-mode control low-side controller with abuilt in400-mA gate driver designed to\ndrive n-channel MOSFETs atafixed frequency. The frequency isadjustable from 35kHz to1000 kHz. Small\nsize combined with complete functionality makes thepartboth versatile andeasy touse.\nThecontroller uses alow-value current-sensing resistor inseries with thepower MOSFET\'s source connection to\ndetect switching current. When thevoltage drop across thisresistor exceeds 150mV, thepart enters anhiccup\nfault mode with atime period setbytheexternal soft-start capacitor.\nThe TPS40210 uses voltage feedback toanerror amplifier thatisbiased byaprecision 700-mV reference. The\nTPS40211 has alower 260-mV reference forhigher efficiency inLED drive applications. Internal slope\ncompensation eliminates thecharacteristic sub-harmonic instability ofpeak current mode control with duty cycles\nof50% orgreater.\nThe TPS4021x also incorporates asoft-start feature where theoutput follows aslowly rising soft-start voltage,\npreventing output-voltage overshoot. The DIS/ENdisables theTPS40210 putting itinalowquiescent current\nshutdown mode.\n7.2 Functional Block Diagram\n2\n5\n4SS\nCOMPFBTPS40210/11\nRSS(chg)\nUDG-07121++\nRSS(dchg)700 mV REF\nOC FaultUVLO DISError Amplifier\nVSSE(1)VSS\nVOUTVSSEVSS(ofst)\nt0t1VSS(ofst)+700 mV\nVIN- VD\nt2t3\n13TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated7.3 Feature Description\n7.3.1 Soft Start\nThesoft-start feature oftheTPS40210 andTPS40211 isaclosed-loop softstart, meaning thattheoutput voltage\nfollows alinear ramp that isproportional totheramp generated attheSSpin.This ramp isgenerated byan\ninternal resistor connected from theBPpintotheSSpinandanexternal capacitor connected from theSSpinto\nGND. The SSpinvoltage (VSS)islevel shifted down byapproximately VSS(ofst) (approximately 700mV) andsent\ntoone ofthe“+”(the “+”input with thelowest voltage dominates) inputs oftheerror amplifier. When thislevel\nshifted voltage (VSSE)starts toriseattime t1(see Figure 20),theoutput voltage thecontroller expects, rises as\nwell. Since VSSEstarts atnear 0V,thecontroller attempts toregulate theoutput voltage from astarting point of\nzero volts. Itcannot dothisdue totheconverter architecture. The output voltage starts from theinput voltage\nless thedrop across thediode (VIN-VD)andrises from there. Thepoint atwhich theoutput voltage starts torise\n(t2)isthepoint where theVSSEramp passes thepoint where itiscommanding more output voltage than (VIN-\nVD).This voltage level islabeled VSSE(1) .Thetime required fortheoutput voltage toramp from atheoretical zero\ntothefinal regulated value (from t1tot3)isdetermined bythetime ittakes forthecapacitor connected totheSS\npin(CSS)torisethrough a700-mV range, beginning atVSS(ofst) above GND.\nFigure 20.SSPinVoltage andOutput Voltage Figure 21.SSPinFunctional Circuit\nt >SSC V\n(I I )OUT OUT\nOUT(oc) EXT /c45/c180\nI =C(chg)C V\ntOUT OUT\nSS/c180\n/c40 /c41SS\nSS\nBP SS(ofst)\nSS\nBP SS(ofst) FBtC\nV V\nR ln\nV V V/c61\n/c230 /c246/c45/c231 /c247/c180/c231 /c247 /c45 /c43/c232 /c248\n14TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nTherequired capacitance foragiven soft-start time t3–t1inFigure 20iscalculated inEquation 1.\nwhere\n•tSSisthesoft-start time, inseconds\n•RSS(chg) istheSScharging resistance inΩ,typically 500kΩ\n•CSSisthevalue ofthecapacitor ontheSSpin,inF\n•VBPisthevalue ofthevoltage ontheBPpin,inV\n•VSS(ofst) istheapproximate level shift from theSSpintotheerror amplifier (~700 mV)\n•VFBistheerror amplifier reference voltage, 700mVtypical (1)\nNote thattSSisthetime ittakes fortheoutput voltage torisefrom 0Vtothefinal output voltage. Also note the\ntolerance onRSS(chg) given intheElectrical Characteristics .This contributes tosome variability intheoutput\nvoltage risetime andmargin must beapplied toaccount foritindesign.\nAlso take note ofVBP.Itsvalue varies depending oninput conditions. Forexample, aconverter operating from a\nslowly rising input initializes VBPatafairly lowvalue and increases during theentire startup sequence. Ifthe\ncontroller hasavoltage above 8Vattheinput andtheDISpinisused tostop andthen restart theconverter, VBP\nisapproximately 8Vfortheentire start-up sequence. Thehigher thevoltage onBP,theshorter thestart-up time\nisandconversely, thelower thevoltage onBP,thelonger thestart-up time is.\nThe soft-start time (tSS)must bechosen long enough sothat theconverter canstart upwithout going intoan\novercurrent state. Since theover current state istriggered bysensing thepeak voltage ontheISNS pin,that\nvoltage must bekept below theovercurrent threshold voltage VISNS(oc) .Thevoltage ontheISNS pinisafunction\noftheload current oftheconverter, therate ofriseoftheoutput voltage and theoutput capacitance, and the\ncurrent sensing resistor. The total output current that must besupported bytheconverter isthesum ofthe\ncharging current required bytheoutput capacitor and anyexternal load that must besupplied during start-up.\nThis current must beless than theIOUT(oc) value used inEquation 15orEquation 16(depending ontheoperating\nmode oftheconverter) todetermine thecurrent sense resistor value. Inthese equations, theactual input voltage\natthetime that thecontroller reaches thefinal output voltage istheimportant input voltage touse inthe\ncalculations. Iftheinput voltage isslowly rising andisatless than thenominal input voltage when thestart-up\ntime ends, theoutput current limit isless than IOUT(oc) atthenominal input voltage. Theoutput capacitor charging\ncurrent must bereduced (decrease COUTorincrease thetSS)orIOUT(oc) must beincreased andanew value for\nRISNScalculated.\n(2)\nwhere\n•IC(chg) istheoutput capacitor charging current inA\n•COUTisthetotal output capacitance inF\n•VOUTistheoutput voltage inV\n•tSSisthesoft-start time from Equation 1\n•IOUT(oc) isthedesired over current trippoint inA\n•IEXTisanyexternal load current inA (3)\ntRSTR(min)\nVSS(ofst)VSSVBP\nVSS(rst)\nT - Time\n/c40 /c41 CHG DCHG RSTRT mint t t /c61 /c43\n/c40 /c41\n/c40 /c41BP SS(rst)\nCHG SS(chg) SS\nBP SS(ofst)V V\nt R C ln\nV V/c230 /c246 /c45/c231 /c247 /c61 /c180 /c180/c231 /c247 /c45/c232 /c248\nSS(ofst)\nDCHG SS(dchg) SS\nSS(rst)V\nt R C lnV/c230 /c246\n/c231 /c247 /c61 /c180 /c180/c231 /c247/c232 /c248\n15TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nThe capacitor ontheSSpin(CSS)also plays aroleinovercurrent functionality. Itisused asthetimer between\nrestart attempts. TheSSpinisconnected toGND through aresistor, RSS(dchg) ,whenever thecontroller senses an\novercurrent condition. Switching stops and nothing else happens until theSSpindischarges tothesoft-start\nreset threshold, VSS(rst) .Atthis point, theSSpincapacitor isallowed tocharge again through thecharging\nresistor RSS(chg) ,and thecontroller restarts from that point. The shortest time between restart attempts occurs\nwhen theSSpindischarges from VSS(ofst) (approximately 700mV) toVSS(rst) (150 mV) andthen back toVSS(ofst)\nand switching resumes. Inactuality, thisisaconservative estimate since switching does notresume until the\nVSSEramp rises toapoint where itiscommanding more output voltage than exists attheoutput ofthecontroller.\nThis occurs atsome SSpinvoltage greater than VSS(ofst) anddepends onthevoltage thatremains ontheoutput\novervoltage theconverter while switching hasbeen halted. The fastest restart time canbecalculated byusing\nEquation 4,Equation 5,andEquation 6.\n(4)\n(5)\n(6)\nFigure 22.Soft Start during Overcurrent\n7.3.2 BPRegulator\nThe TPS40210 andTPS40211 have anon-board linear regulator thatsupplies power totheinternal circuitry of\nthecontroller, including thegate driver. This regulator hasanominal output voltage of8Vandmust bebypassed\nwith a1-μFcapacitor. Ifthevoltage attheVDD pinisless than 8V,thevoltage ontheBPpinwillalso beless\nandthegate drive voltage totheexternal FET isreduced from thenominal 8V.This should beconsidered when\nchoosing aFET fortheconverter.\n/c40 /c41\n/c40 /c41fOUT D OUT SW\n2\nIN2 V V I LD\nV/c180 /c43 /c180 /c180 /c180/c61\nIN\nOUT DVD 1V V/c230 /c246/c230 /c246/c61 /c45/c231 /c247/c231 /c247/c231 /c247 /c43/c232 /c248/c232 /c248\nOUT D\nINV V 1\nV 1 D/c43/c61/c45\nE VDD EXTP V I/c61 /c180\nfG VDD g SWP V Q/c61 /c180 /c180\nQ VDD VDD(en)P V I/c61 /c180\n16TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nConnecting external loads tothisregulator canbedone, butcare must betaken toensure thatthethermal rating\nofthedevice isobserved since there isnothermal shutdown feature inthiscontroller. Exceeding thethermal\nratings causes outofspecification behavior and canlead toreduced reliability. The controller dissipates more\npower when there isanexternal load ontheBPpinandistested fordropout voltage forupto5-mA load. When\nthecontroller isinthedisabled state, theBPpinregulator also shuts offsoloads connected there power down\naswell. When thecontroller isdisabled with theDIS/ENpin,thisregulator isturned off.\nThe total power dissipation inthecontroller canbecalculated asfollows. The total power isthesum ofPQ,PG,\nandPE.\n(7)\n(8)\nwhere\n•PQisthequiescent power ofthedevice inW\n•VDDistheVDD pinvoltage inV\n•IDD(en) isthequiescent current ofthecontroller when enabled butnotswitching inA\n•PGisthepower dissipated bydriving thegate oftheFET inW\n•Qgisthetotal gate charge oftheFET atthevoltage ontheBPpininC\n•fSWistheswitching frequency inHz\n•PEisthedissipation caused beexternal loading oftheBPpininW\n•IEXTistheexternal load current inA (9)\n7.3.3 Shutdown (DIS/ ENPin)\nThe DIS/ENpinisanactive high shutdown command forthecontroller. Pulling thispinabove 1.2Vcauses the\ncontroller tocompletely shut down and enter alow current consumption state. Inthis state, theregulator\nconnected totheBPpinisturned off.There isaninternal 1.1-MΩpulldown resistor connected tothispinthat\nkeeps thepinatGND level when leftfloating. Ifthisfunction isnotused inanapplication, itisbest toconnect\nthispintoGND.\n7.3.4 Minimum On-Time andOff-Time Considerations\nThe TPS40210 hasaminimum off-time ofapproximately 200nsandaminimum on-time of300ns.These two\nconstraints place limitations ontheoperating frequency thatcanbeused foragiven input-to-output conversion\nratio. See Figure 2forthemaximum frequency thatcanbeused foragiven duty cycle.\nTheduty cycle atwhich theconverter operates isdependent onthemode inwhich theconverter isrunning. Ifthe\nconverter isrunning indiscontinuous conduction mode, theduty cycle varies with changes totheload much\nmore than itdoes when running incontinuous conduction mode.\nIncontinuous conduction mode, theduty cycle isrelated primarily totheinput andoutput voltages.\n(10)\n(11)\nIndiscontinuous mode, theduty cycle isafunction oftheload, input and output voltages, inductance, and\nswitching frequency.\n(12)\nT8 10 2 7 4 6 9 2\nSW T SW SW T T1R\n5.8 10 f C 8 10 f 1.4 10 f 1.5 10 1.7 10 C 4 10 C/c45 /c45 /c45 /c45 /c45 /c45/c61\n/c180 /c180 /c180 /c43 /c180 /c180 /c43 /c180 /c180 /c45 /c180 /c43 /c180 /c180 /c45 /c180 /c180\n/c40 /c41 /c40 /c41\n/c40 /c41 f2\nOUT D IN IN\nOUT(crit)2\nOUT D SWV V V VI\n2 V V L/c43 /c45 /c180/c61\n/c180 /c43 /c180 /c180\n17TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nAllconverters using adiode asthefreewheeling orcatch component have aload current level atwhich they\ntransition from discontinuous conduction tocontinuous conduction. This isthepoint where theinductor current\njustfalls tozero. Athigher load currents, theinductor current does notfalltozero butremains flowing ina\npositive direction and assumes atrapezoidal wave shape asopposed toatriangular wave shape. This load\nboundary between discontinuous conduction and continuous conduction can befound forasetofconverter\nparameters asfollows.\n(13)\nForloads higher than theresult ofEquation 13,theduty cycle isgiven byEquation 11andforloads less thatthe\nresults ofEquation 13,theduty cycle isgiven Equation 12.ForEquations 1through 4,thevariable definitions are\nasfollows.\n•VOUTistheoutput voltage oftheconverter inV\n•VDistheforward conduction voltage drop across therectifier orcatch diode inV\n•VINistheinput voltage totheconverter inV\n•IOUTistheoutput current oftheconverter inA\n•Listheinductor value inH\n•fSWistheswitching frequency inHz\n7.3.5 Setting theOscillator Frequency\nTheoscillator frequency isdetermined byaresistor andcapacitor connected totheRCpinoftheTPS40210. The\ncapacitor ischarged toalevel ofapproximately VDD/20bycurrent flowing through theresistor and isthen\ndischarged byatransistor internal totheTPS40210. The required resistor foragiven oscillator frequency is\nfound from either Figure 1orEquation 14.\nwhere\n•RTisthetiming resistance inkΩ\n•fSWistheswitching frequency inkHz\n•CTisthetiming capacitance inpF (14)\nFormost applications, acapacitor intherange of68pFto120pFgives thebest results. Resistor values should\nbelimited tobetween 100kΩand1MΩaswell. Iftheresistor value falls below 100kΩ,decrease thecapacitor\nsize andrecalculate theresistor value forthedesired frequency. Asthecapacitor size decreases below 47pF,\ntheaccuracy ofEquation 14degrades and empirical means canbeneeded tofinetune thetiming component\nvalues toachieve thedesired switching frequency.\n7.3.6 Synchronizing theOscillator\nTheTPS40210 andTPS40211 canbesynchronized toanexternal clock source. Figure 23shows thefunctional\ndiagram oftheoscillator. When synchronizing theoscillator toanexternal clock, theRCpinmust bepulled below\n150mVfor20nsormore. The external clock frequency must behigher than thefree running frequency ofthe\nconverter aswell. When synchronizing thecontroller, iftheRCpinisheld lowforanexcessive amount oftime,\nerratic operation can occur. The maximum amount oftime that theRCpinshould beheld lowis50% ofa\nnominal output pulse, or10% oftheperiod ofthesynchronization frequency. Iftheexternal clock signal cannot\noperate with alowenough duty cycle tolimit theamount oftime theRCpinisheld low, aresistor andcapacitor\ncanbeadded atthegate ofthesynchronization MOSFET. Thecapacitor should beadded inseries with thegate\noftheMOSFET toACcouple therising edge ofthesynchronization signal. The resistor should beadded from\nthegate oftheMOSFET toground toturnofftheMOSFET. Typical values fortheresistor andcapacitor are220\npFand1kΩ.\n+\n1RC\nTPS40210/11150 mVS Q\nQR\n+\n+8\n5VDD\nGNDRRC\nCRCCLK\nFrequency > Controller\nFrequencyVIN\nAmplitude >\n20VIN\nDuty Cycle < 50%\nUDG-08064\n+\n1RC\n150 mVS Q\nQR\n+\n+8\n5VDD\nGNDRRC\nCRCCLK\nExternal Frequency\nSynchronization\n(optional)VIN\nTPS40210/11\nUDG-08063\n18TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nUnder circumstances where theduty cycle isless than 50%, aSchottky diode connected from theRCpintoan\nexternal clock canbeused tosynchronize theoscillator. The cathode ofthediode isconnected totheRCpin.\nThetrippoint oftheoscillator issetbyaninternal voltage divider tobe1/20 oftheinput voltage. Theclock signal\nmust have anamplitude higher than thistrippoint. When theclock goes low, itallows thereset current torestart\ntheRCramp, synchronizing theoscillator totheexternal clock. This provides asimple, single-component method\nforclock synchronization.\nFigure 23.Oscillator Functional Diagram\nFigure 24.Diode Connected Synchronization\n/c40 /c41 fISNS ISNS\nISNS\nOUT RIPPLE OUT IN\nSWV VRI I I D V\n1 D 2 1 D 2 L/c61 /c61\n/c230 /c246 /c230 /c246 /c230 /c246 /c230 /c246 /c180/c43 /c43 /c231 /c247 /c231 /c247 /c231 /c247 /c231 /c247/c231 /c247 /c45 /c232 /c248 /c45 /c180 /c180 /c232 /c248/c232 /c248 /c232 /c248\n/c40 /c41f\nfSW ISNS(oc)\nISNS\nSW OUT(oc) OUT D INL V\nR\n2 L I V V V/c180 /c180\n/c61\n/c180 /c180 /c180 /c180 /c43 /c45\n10\n8\n7VDD\nISNSGDRV\nGNDTPS40210/11\nL\nVOUTVIN\n6RISNS\nUDG-07120CIFLTRIFLT\n10\n1\n6TPS40210/11\nVDD\nRC\nGNDCTRT\nUDG-07119\n19TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.7 Current Sense andOvercurrent\nThe TPS4021x isacurrent mode controller thatuses aresistor inseries with thesource terminal power FET to\nsense current forboth thecurrent mode control andovercurrent protection. Thedevice enters acurrent limit state\nifthe voltage onthe ISNS pinexceeds the current limit threshold voltage VISNS(oc) from theElectrical\nCharacteristics .When this happens, thecontroller discharges theSScapacitor through arelatively high\nimpedance andthen attempts torestart. The amount ofoutput current thatcauses thistohappen isdependent\nonseveral variables intheconverter.\nFigure 25.Oscillator Components Figure 26.Current Sense Components\nThe load current overcurrent threshold issetbyproper choice ofRISNS.Iftheconverter isoperating in\ndiscontinuous mode, thecurrent sense resistor isfound inEquation 15.\n(15)\nIftheconverter isoperating incontinuous conduction mode, RISNScanbefound inEquation 16.\nwhere\n•RISNSisthevalue ofthecurrent sense resistor inΩ\n•VISNS(oc) istheovercurrent threshold voltage attheISNS pin(from electrical specifications)\n•Distheduty cycle (from Equation 11)\n•fSWistheswitching frequency inHz\n•VINistheinput voltage tothepower stage inV(see text)\n•Listhevalue oftheinductor inH\n•IOUT(oc)isthedesired overcurrent trippoint inA\n•VDisthedrop across thediode inFigure 26 (16)\n/c40 /c41fVDD SW\nISNS(max)\nOUT D INV LR60 V V V/c180 /c180/c61/c180 /c43 /c45\n/c40 /c41 CS ISNS OUT D INA R V V Vm2L/c180 /c180 /c43 /c45/c61\nfVDD\ne SWVs20/c230 /c246/c61 /c180 /c231 /c247/c232 /c248\n20TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nThe TPS40210 andTPS40211 have afixed undervoltage lockout (UVLO) thatallows thecontroller tostart ata\ntypical input voltage of4.25 V.Iftheinput voltage isslowly rising, theconverter might have less than itsdesigned\nnominal input voltage available when ithas reached regulation. Asaresult, thiscan decrease theapparent\ncurrent limit load current value andmust betaken intoconsideration when selecting RISNS.Thevalue ofVINused\ntocalculate RISNSmust bethevalue atwhich theconverter finishes start-up. Thetotal converter output current at\nstart-up isthesum oftheexternal load current and thecurrent required tocharge theoutput capacitor or\ncapacitors. See theSoft Start section ofthis data sheet forinformation oncalculating therequired output\ncapacitor charging current.\nThe topology ofthestandard boost converter hasnomethod tolimit current from theinput totheoutput inthe\nevent ofashort circuit fault ontheoutput oftheconverter. Ifprotection from thistype ofevent isdesired, itis\nnecessary tousesome secondary protection scheme, such asafuse, orrelyonthecurrent limit oftheupstream\npower source.\n7.3.8 Current Sense andSubharmonic Instability\nAcharacteristic ofpeak current mode control results inacondition where thecurrent control loop canexhibit\ninstability. This results inalternating long and short pulses from thepulse width modulator. The voltage loop\nmaintains regulation and does notoscillate, buttheoutput ripple voltage increases. The condition occurs only\nwhen theconverter isoperating incontinuous conduction mode andtheduty cycle is50% orgreater. Thecause\nofthis condition isdescribed intheModeling, Analysis and Compensation oftheCurrent-Mode Converter\nApplication Report .The remedy forthiscondition istoapply acompensating ramp from theoscillator tothe\nsignal going tothepulse width modulator. IntheTPS40210 and TPS40211, theoscillator ramp isapplied ina\nfixed amount tothepulse width modulator. Theslope oftheramp isgiven inEquation 17.\n(17)\nToensure that theconverter does notenter intosubharmonic instability, theslope ofthecompensating ramp\nsignal must beatleast halfofthedown slope ofthecurrent ramp signal. Since thecompensating ramp isfixed in\ntheTPS40210 andTPS40211, thisplaces aconstraint ontheselection ofthecurrent sense resistor.\nThedown slope ofthecurrent sense wave form atthepulse width modulator isdescribed inEquation 18.\n(18)\nSince theslope compensation ramp must beatleast half, andpreferably equal tothedown slope ofthecurrent\nsense waveform seen atthepulse width modulator, amaximum value isplaced onthecurrent sense resistor\nwhen operating incontinuous mode at50% duty cycle orgreater. Fordesign purposes, some margin should be\napplied totheactual value ofthecurrent sense resistor. Asastarting point, theactual resistor chosen should be\n80% orless thatthevalue calculated inEquation 19.This equation calculates theresistor value thatmakes the\nslope compensation ramp equal toone halfofthecurrent ramp downslope. Values nomore than 80% ofthis\nresult would beacceptable.\nwhere\n•Seistheslope ofthevoltage compensating ramp applied tothepulse width modulator inV/s\n•fSWistheswitching frequency inHz\n•VDDisthevoltage attheVDD pininV\n•m2isthedown slope ofthecurrent sense waveform seen atthepulse width modulator inV/s\n•RISNSisthevalue ofthecurrent sense resistor inΩ\n•VOUTistheconverter output voltage VINistheconverter power stage input voltage\n•VDisthedrop across thediode inFigure 26 (19)\nIFLT IFLT ONR C 0.1 t /c180 /c61 /c180\nfON\nSWDt /c61\n21TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nItispossible toincrease thevoltage compensation ramp slope byconnecting theVDD pintotheoutput voltage\noftheconverter instead oftheinput voltage asshown inFigure 26.This can help insituations where the\nconverter design calls foralarge ripple current value inrelation tothedesired output current limit setting.\nNOTE\nConnecting theVDD pintotheoutput voltage oftheconverter affects thestart-up voltage\noftheconverter since thecontroller undervoltage lockout (UVLO) circuit monitors theVDD\npinand senses theinput voltage less thediode drop before start-up. The effect isto\nincrease thestart-up voltage bythevalue ofthediode voltage drop.\nIfanacceptable RISNSvalue isnotavailable, thenext higher value canbeused andthesignal from theresistor\ndivided down toanacceptable level byplacing another resistor inparallel with CIFLT.\n7.3.9 Current Sense Filtering\nInmost cases, asmall filter placed ontheISNS pinimproves performance oftheconverter. These arethe\ncomponents RIFLTand CIFLTinFigure 26.The time constant ofthisfilter should beapproximately 10% ofthe\nnominal pulse width oftheconverter. Thepulse width canbefound using Equation 20.\n(20)\nThesuggested time constant isthen\n(21)\nTherange ofRIFLTshould befrom about 1kΩto5kΩforbest results. Higher values canbeused butthisraises\ntheimpedance oftheISNS pinconnection more than necessary and canlead tonoise pickup issues insome\nlayouts. CIFLTshould belocated asclose aspossible totheISNS pinaswelltoprovide noise immunity.\n7.3.10 Control Loop Considerations\nThere aretwomethods todesign asuitable control loop fortheTPS4021x. Thefirstandpreferred ifequipment is\navailable istouseafrequency response analyzer tomeasure theopen loop modulator and power stage gain\nandtothen design compensation tofitthat. The usage ofthese tools forthispurpose iswell documented with\ntheliterature thataccompanies thetoolandisnotbediscussed here.\nThe second option istomake aninitial guess atcompensation, andthen evaluate thetransient response ofthe\nsystem tosee ifthecompensation isacceptable totheapplication ornot. Formost systems, anadequate\nresponse canbeobtained bysimply placing aseries resistor andcapacitor (RFBandCFB)from theCOMP pinto\ntheFBpinasshown inFigure 27.The initial compensation selection canbedone more accurately with aidof\nWEBENCH®toselect thecomponents ortheaverage Spice model tosimulate theopen loop modulator and\npower stage gain.\n/c40 /c41/c40 /c41\n/c40 /c41 /c40 /c41/c40 /c41 /c40 /c412\nL ESR OUT\nOUT OUT2 2 2\nOUT OUT ESR ESR L OUT1 2 f R C\nZ R\n1 R 2 R R R 2 f C/c43 /c112 /c180 /c180 /c180\n/c61 /c180\n/c43 /c43 /c180 /c180 /c43 /c180 /c112 /c180 /c180\n/c40 /c41 /c40 /c41SW\nOUT\nM2\nISNS ISNS SW0.13 LRg\nR 120 R L/c180 /c180\n/c61\n/c180 /c180 /c43 /c180f\nf\n/c40 /c41 CO M OUT COK g Z /c61 /c180 f\n1\n2\n3\n410\n9\n8\n7RC\nDIS/EN\nCOMPSSVDD\nISNSGDRV\nGNDTPS40210\nCFBL\nCOUTROUTVOUTVIN\n5 FB 6BP\nRFB\nRSENSE\nUDG-07177RIFLT\nCIFLTCHF\nR1\nR2\n22TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 27.Basic Compensation Network\nThe natural phase characteristics ofmost capacitors used forboost outputs combined with thecurrent mode\ncontrol provide adequate phase margin when using thistype ofcompensation. Todetermine aninitial starting\npoint forthecompensation, thedesired crossover frequency must beconsidered when estimating thecontrol to\noutput gain. Themodel used isacurrent source intotheoutput capacitor andload.\nWhen using these equations, theloop bandwidth should benomore than 20% oftheswitching frequency, fSW.A\nmore reasonable loop bandwidth would be10% oftheswitching frequency. Besure toevaluate thetransient\nresponse oftheconverter over theexpected load range toensure acceptable operation.\n(22)\n(23)\nwhere\n•KCOisthecontrol tooutput gain oftheconverter, inV/V\n•gMisthetransconductance ofthepower stage andmodulator, inS\n•ROUTistheoutput load equivalent resistance, inΩ\n•ZOUTistheoutput impedance, including theoutput capacitor, inΩ\n•RISNSisthevalue ofthecurrent sense resistor, inΩ\n•Listhevalue oftheinductor, inH\n/c40 /c41HF6\nFB1C\n2 1.5 10 R/c61\n/c112 /c180 /c180 /c180\nHF\nL FB1C20 f R/c61/c112 /c180 /c180\nFB\nL FB10C2 f R/c61/c112 /c180 /c180\nFB COMP\nCOR1R R1 KK/c61 /c61 /c180\nCOMP\nCO1KK/c61\n23TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\n•COUTisthevalue oftheoutput capacitance, inF\n•RESRistheequivalent series resistance ofCOUT,inΩ\n•fSWistheswitching frequency, inHz\n•fListhedesired crossover frequency forthecontrol loop, inHz (24)\nThese equations assume that theoperation isdiscontinuous and that theload ispurely resistive. The gain in\ncontinuous conduction canbefound byevaluating Equation 23attheresistance thatgives thecritical conduction\ncurrent fortheconverter. Loads thataremore likecurrent sources give slightly higher gains than predicted here.\nTofindthegain ofthecompensation network required foracontrol loop ofbandwidth fL,take thereciprocal of\nEquation 22.\n(25)\nThe GBWP oftheerror amplifier isonly guaranteed tobeatleast 1.5MHz. IfKCOMP multiplied byfLisgreater\nthan 750kHz, reduce thedesired loop crossover frequency until thiscondition issatisfied. This ensures thatthe\nhigh-frequency pole from theerror amplifier response with thecompensation network inplace does notcause\nexcessive phase lagatfLanddecreased phase margin intheloop.\nTheRCnetwork connected from COMP toFBplaces azero inthecompensation response. That zero should be\napproximately 1/10th ofthedesired crossover frequency, fL.With thatbeing thecase, RFBandCFBcanbefound\nfrom Equation 26andEquation 27.\n(26)\nwhere\n•R1isthehigh side feedback resistor inFigure 27,inΩ\n•fListhedesired loop crossover frequency, inHz (27)\nThought notstrictly necessary, itisrecommended thatacapacitor beadded between COMP andFBtoprovide\nhigh-frequency noise attenuation inthecontrol loop circuit. This capacitor introduces another pole inthe\ncompensation response. The allowable location ofthat pole frequency determines thecapacitor value. Asa\nstarting point, thepole frequency should be10×fL.Thevalue ofCHFcanbefound from Equation 28.\n(28)\nWhile theerror amplifier GBWP willusually behigher, itcanbeaslowas1.5MHz. If10×KComp ×fL>1.5MHz,\ntheerror amplifier gain-bandwidth product may limit thehigh-frequency response below that ofthehigh-\nfrequency capacitor. Tomaintain aconsistent high-frequency gain roll-off, CHFcanbecalculated byEquation 29.\nwhere\n•CHFisthehigh-frequency roll-off capacitor value inF\n•RFBisthemidband gain setting resistor value inΩ (29)\n10\n8\n7\n6VDD\nGDRV\nISNS\nGNDTPS40210/11 LVIN\nRGVOUT\nUDG-07196\nG\nG105RQ/c61\n24TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\n7.3.11 Gate Drive Circuit\nSome applications benefit from theaddition ofaresistor connected between theGDRV pinandthegate ofthe\nswitching MOSFET. Inapplications that have particularly stringent load regulation (under 0.75%) requirements\nandoperate from input voltages above 5V,oraresensitive topulse jitter inthediscontinuous conduction region,\nthisresistor isrecommended. The recommended starting point forthevalue ofthisresistor canbecalculated\nfrom Equation 30.\nwhere\n•QGistheMOSFET total gate charge at8V,VGSinnC\n•RGisthesuggested starting point gate resistance inΩ (30)\nFigure 28.Gate Drive Resistor\n7.3.12 TPS40211\nThe only difference between theTPS40210 and theTPS40211 isthereference voltage that theerror amplifier\nuses toregulate theoutput voltage. The TPS40211 uses a260-mV reference and isintended forapplications\nwhere theoutput isactually acurrent instead ofaregulated voltage. Atypical example ofanapplication ofthis\ntype isanLED driver. Anexample schematic isshown inFigure 29.\nFB\nIFB\nOUTVRI/c61\n10\n9\n8\n7VDD\nBP\nISNSGDRVTPS40210/11 LVIN\nUDG-071976 GNDRIFB1\n2\n3\n4\n5RC\nSS\nCOMPDIS/EN\nFBIOUT\n25TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedFeature Description (continued)\nFigure 29.Typical LED Drive Schematic\nThecurrent intheLED string issetbythechoice oftheresistor RISNSasshown inEquation 31.\nwhere\n•RIFBisthevalue ofthecurrent sense resistor fortheLED string inΩ\n•VFBisthereference voltage fortheTPS40211 inV(0.260 Vtyp.)\n•IOUTisthedesired DCcurrent intheLED string inA (31)\n7.4 Device Functional Modes\n7.4.1 Operation Near Minimum Input Voltage\nTheTPS4021x isdesigned tooperate with input voltages above 4.5V.The typical VDD UVLO threshold is4.25\nVand thedevice canoperate atinput voltages down totheUVLO voltage. Atinput voltages below theactual\nUVLO voltage, thedevice willnotswitch. When VVDDpasses theUVLO threshold thedevice willbecome active.\nSwitching isenabled and thesoft-start sequence isinitiated. The TPS4021x willramp uptheoutput voltage at\ntheratedetermined bytheexternal capacitor attheSSpin.\n7.4.2 Operation With DIS/ENPin\nThe DIS/ENpinhasa1.2-V typical threshold which canbeused todisable theTPS4021x. With DIS/ENforced\nabove thisthreshold voltage, thedevice isdisabled and switching isinhibited even ifVVDDisabove itsUVLO\nthreshold. Hysteresis ontheDIS/ENpinthreshold gives atypical turnon threshold of1.05 V.IftheDIS/ENisleft\nfloating orispulled below the1.05-V threshold while VVDDisabove itsUVLO threshold, thedevice becomes\nactive. Switching isenabled and thesoft-start sequence isinitiated. The TPS4021x willramp uptheoutput\nvoltage attheratedetermined bytheexternal capacitor atthesoft-start pin.\n++\n26TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n8.1 Application Information\nThe TPS4021x isa4.5-V to52-V low-side controller with anintegrated gate driver foralow-side N-channel\nMOSFET. This device istypically used inaboost topology toconvert alower DCvoltage toahigher DCvoltage\nwith apeak current limit setbyanexternal current sense resistor. Itcanalso beconfigured inaSEPIC, Flyback\nand LED drive applications. Inhigher current applications, themaximum current can also belimited bythe\nthermal performance oftheexternal MOSFET andrectifying diode switch. Use thefollowing design procedure to\nselect external components fortheTPS4021x. The design procedure illustrates thedesign ofatypical boost\nregulator with theTPS40210. Alternatively, use theWEBENCH software togenerate acomplete design. The\nWEBENCH software uses aniterative design procedure and accesses acomprehensive database of\ncomponents when generating adesign.\n8.2 Typical Applications\n8.2.1 12-V to24-V Nonsynchronous Boost Regulator\nThe following example illustrates the design process and component selection fora12-V to24-V\nnonsynchronous boost regulator using theTPS40210 controller.\nFigure 30.TPS40210 Design Example –12Vto24Vat2A\n27TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.1 Design Requirements\nTable 1.TPS40210 Design Example Specifications\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nINPUT CHARACTERISTICS\nVIN Input voltage 8 12 14 V\nIIN Input current 4.4\nA\nNoload input current 0.05\nVIN(UVLO) Input undervoltage lockout 4.5 V\nOUTPUT CHARACTERISTICS\nVOUT Output voltage 23.5 24.0 24.5 V\nLine regulation 1%\nLoad regulation 1%\nVOUT(ripple) Output voltage ripple 500 mVPP\nIOUT Output current 8V≤VIN≤14V 0.1 1 2.0\nA\nIOCP Output overcurrent inception point 3.5\nTransient response\nΔI Load step 1 A\nLoad slew rate 1 A/μs\nOvershoot threshold voltage 500 mV\nSettling time 5 ms\nSYSTEM CHARACTERISTICS\nfSW Switching frequency 600 kHz\nηPK Peak efficiency VIN=12V 95%\nη Fullload efficiency VIN=12V,IOUT=2A 94%\nTOP Operating temperature range 8V≤VIN≤14V,IOUT≤2A 25 °C\nMECHANICAL DIMENSIONS\nW Width 1.5\ninch L Length 1.5\nh Height 0.5\n8.2.1.2 Detailed Design Procedure\n8.2.1.2.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theTPS40210 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n8.2.1.2.2 Duty Cycle Estimation\nTheduty cycle ofthemain switching MOSFET isestimated using Equation 32andEquation 33.\nOUT(max)\nRIPPLE(max)\nMINI 2I 0.3 0.3 1.05 A1 D 1 0.429/c61 /c180 /c61 /c180 /c61/c45 /c45\nOUT IN(min) FD\nMAX\nOUT FDV V V 24 V 8 V 0.5 VD 67.3%V V 24 V 0.5 V/c45 /c43 /c45 /c43/c187 /c61 /c61/c43 /c43\nOUT IN(max) FD\nMIN\nOUT FDV V V 24 V 14 V 0.5 VD 42.9%V V 24 V 0.5 V/c45 /c43 /c45 /c43/c187 /c61 /c61/c43 /c43\n28TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n(32)\n(33)\nUsing anestimated forward drop (VFD)of0.5Vforaschottky rectifier diode, theapproximate duty cycle is42.9%\n(minimum) to67.3% (maximum).\n8.2.1.2.3 Inductor Selection\nThepeak-to-peak ripple ischosen tobe30% ofthemaximum input current.\n(34)\nD(max) FD D(avg)P V I 0.5 V 2A 1W /c187 /c180 /c61 /c180 /c61\n/c40 /c41 /c40 /c41D peak L peakI I 6.57 A /c61 /c61\n/c40 /c41 /c40 /c41D avg OUT maxI I 2 A /c187 /c61\nOUT\n(BR)R(min) OUTVV 1.25 V 1.25 24 V 30 V0.8/c179 /c61 /c180 /c61 /c180 /c61\n/c40 /c412\nL LrmsP I DCR/c187 /c180\n/c40 /c41 /c40 /c41OUT(max)1 1Lpeak RIPPLE(Vinmin) 2 2\nMAXI 2I I 0.90 6.57 A1 D 1 0.673/c187 /c43 /c61 /c43 /c61/c45 /c45\n/c40 /c41/c40/c41/c40 /c41 /c40 /c41 /c40 /c41/c40 /c412 22 2 2 2 OUT(max)1 1 1Lrms RIPPLE RIPPLE(VINmin) L avg 12 12 12\nMAXI 2I I I I 0.90A 6.13 Arms1 D 1 0.673/c230 /c246 /c230 /c246/c61 /c43 /c187 /c43 /c61 /c43 /c180 /c61 /c231 /c247 /c231 /c247 /c231 /c247/c45 /c45/c232 /c248 /c232 /c248\nIN\nRIPPLE(Vinmin)\nSWV 1 8 V 1I D 0.673 0.90 AL 10 H 600kHz/c187 /c180 /c180 /c61 /c180 /c180 /c61/c109 f\nIN\nRIPPLE(V typ)\nSWV 1 12V 1I D 0.50 1.02AL 10 H 600kHz/c187 /c180 /c180 /c61 /c180 /c180 /c61/c109 fin\nIN(max)\nMIN MIN\nRIPPLE(max) SWV 1 14 V 1L D 0.429 9.5 HI 1.05 A 600kHz/c187 /c180 /c180 /c61 /c180 /c180 /c61 /c109f\n29TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nTheminimum inductor size canbeestimated using Equation 35.\n(35)\nThe next higher standard inductor value of10μHisselected. The ripple current fornominal andminimum VINis\nestimated byEquation 36andEquation 37.\n(36)\n(37)\nTheworst case peak-to-peak ripple current occurs at50% duty cycle (VIN=12.25 V)andisestimated as1.02 A.\nWorst case RMS current through theinductor isapproximated byEquation 38.\n(38)\nTheworst case RMS inductor current is6.13 Arms. Thepeak inductor current isestimated byEquation 39.\n(39)\nA10-μHinductor with aminimum RMS current rating of6.13 Aandminimum saturation current rating of6.57 A\nmust beselected. ATDK RLF12560T-100M-7R5 7.5-A 10-μHinductor isselected.\nThis inductor power dissipation isestimated byEquation 40.\n(40)\nTheTDK RLF12560T-100M-7R5 12.4-mΩDCR dissipates 466-mW ofpower.\n8.2.1.2.4 Rectifier Diode Selection\nAlowforward voltage drop schottky diode isused asarectifier diode toreduce itspower dissipation andimprove\nefficiency. Using 80% derating onVOUTforringing ontheswitch node, therectifier diode minimum reverse break-\ndown voltage isgiven byEquation 41.\n(41)\nThe diode must have reverse breakdown voltage greater than 30V.The rectifier diode peak and average\ncurrents areestimated byEquation 42andEquation 43.\n(42)\n(43)\nThepower dissipation inthediode isestimated byEquation 44.\n(44)\nForthisdesign, themaximum power dissipation isestimated as1W.Reviewing 30-V and40-V schottky diodes,\ntheMBRS340T3, 40-V, 3-Adiode inanSMC package isselected. This diode hasaforward voltage drop of0.48\nVat6A,sotheconduction power dissipation isapproximately 960 mW, less than half itsrated power\ndissipation.\nMIN\nIFLT\nSW IFLT0.1 D 0.1 0.429C 71pFR 600kHz 1k/c180 /c180/c61 /c61 /c61/c180 /c180 /c87f\n2\nR LRMS ISNSP (I ) R D /c61 /c215 /c215\nISNS\nIN(MAX) SW\nISNS\nOUT FD INV L 14 V 10 H 600kHzR 134m60 (V V V ) 60 (24 V 0.48 V 14 V)/c180 /c180 /c180 /c109 /c180/c60 /c61 /c61 /c87/c180 /c43 /c45 /c180 /c43 /c45f\n/c40 /c41/c40 /c41ISNS(OC)MIN\nISNS\nDrive L peakV 120mVR 15.4m1.1 (6.57 A 0.50 A)1.1 I I/c60 /c61 /c61 /c87/c180 /c43/c180 /c43\n/c40 /c41IN ripple\nRIPPLEV60mVESR 29m2 I 2 1.02A/c60 /c61 /c61 /c87/c180 /c180\n/c40 /c41RIPPLE\nIN\nSW IN rippleI 1.02AC 7.1 F4 V 4 60mV 600kHz/c62 /c61 /c61 /c109/c180 /c180 /c180 /c180 f\n/c40 /c41\n/c40 /c41OUT ripple\nOUT L peakV7 7 500mVESR 96m8 I I 8 6.57 A 2A/c61 /c180 /c61 /c180 /c61 /c87/c45 /c45\nOUT\nOUT\nOUT(ripple) SWI D 1 2A 0.673 1C 8 8 36 FV 500mV 600kHz/c180 /c230 /c246 /c180/c61 /c180 /c61 /c180 /c61 /c109 /c231 /c247\n/c232 /c248 f\n30TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.5 Output Capacitor Selection\nOutput capacitors must beselected tomeet therequired output ripple andtransient specifications.\n(45)\n(46)\nAPanasonic EEEFC1V330P 35-V 33-μF,120-mΩbulk capacitor anda6.8-μFceramic capacitor areselected to\nprovide therequired capacitance andESR attheswitching frequency. Thecombined capacitance of39.8μFand\nESR of60mΩareused incompensation calculations.\n8.2.1.2.6 Input Capacitor Selection\nSince aboost converter hascontinuous input current, theinput capacitor senses only theinductor ripple current.\nTheinput capacitor value canbecalculated byEquation 47andEquation 48.\n(47)\n(48)\nForthis design tomeet amaximum input ripple of60mV(1/2% ofVINnominal), aminimum 7.1-μFinput\ncapacitor with ESR less than 29mΩisneeded. A10-μF,X7R ceramic capacitor isselected.\n8.2.1.2.7 Current Sense andCurrent Limit\nThe maximum allowable current sense resistor value islimited byboth thecurrent limit and sub-harmonic\nstability. These twolimitations aregiven byEquation 49andEquation 50.\n(49)\n(50)\nWith 10% margin onthecurrent limit trippoint (the 1.1factor) and assuming amaximum gate drive current of\n500mA, thecurrent limit requires aresistor less than 15.4 mΩandstability requires asense resistor less than\n134 mΩ.A10-mΩresistor isselected. Approximately 2mΩofrouting resistance isadded incompensation\ncalculations.\nThepower dissipation inRISNSiscalculated byEquation 51.\n(51)\nAtmaximum duty cycle, thisis0.253 W.\n8.2.1.2.8 Current Sense Filter\nToremove switching noise from thecurrent sense, anRCfilter isplaced between thecurrent sense resistor and\ntheISNS pin.Aresistor with avalue between 1kΩand5kΩisselected andacapacitor value iscalculated by\nEquation 52.\n(52)\nFora1-kΩfilter resistor, 71pFiscalculated anda100-pF capacitor isselected.\n/c40 /c41/c40 /c41OUT\nOUT max\nOUT minV 24 VR 240I 0.1A/c61 /c61 /c61 /c87\nFB FB\nBIAS\nOUT FBV R 0.700 V 51.1kR 1.53kV V 24 V 0.700 V/c180 /c180 /c87/c61 /c61 /c61 /c87/c45 /c45\n/c40 /c41/c40 /c41FET\nDS on 2 2\nRMSP 0.50 WR 9.9m\n2 6.13 0.673 2 I D/c60 /c61 /c61 /c87\n/c180 /c180 /c180 /c180\nfFET DRIVE\nGS\nOUT OUT SW3 P I 3 0.50 W 0.50 AQ 13.0nC2 V I 2 24 V 2A 600kHz/c180 /c180 /c180 /c180/c60 /c61 /c61/c180 /c180 /c180 /c180 /c180 /c180\n/c40 /c41 FET L D Risns IN(max) VDD(max) DISS totalP P P P P V I /c60 /c45 /c45 /c45 /c45 /c180\nDISS(total) OUT OUT OUT1 1 1P P 1 V I 1 24 V 2A 1 2.526 W0.95/c230 /c246 /c230 /c246 /c230 /c246/c187 /c180 /c45 /c61 /c180 /c180 /c45 /c61 /c180 /c180 /c45 /c61 /c231 /c247 /c231 /c247 /c231 /c247/c104 /c104 /c232 /c248 /c232 /c248 /c232 /c248\n31TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.9 Switching MOSFET Selection\nTheTPS40210 drives aground referenced N-channel FET. TheRDS(on) andgate charge areestimated based on\nthedesired efficiency target.\n(53)\nForatarget of95% efficiency with a24-V input voltage at2A,maximum power dissipation islimited to2.526 W.\nThe main power dissipating devices aretheMOSFET, inductor, diode, current sense resistor andtheintegrated\ncircuit, theTPS40210.\n(54)\nThis leaves 812mW ofpower dissipation fortheMOSFET. This canlikely cause anSO-8 MOSFET togettoo\nhot,sopower dissipation islimited to500mW. Allowing halfforconduction andhalfforswitching losses, wecan\ndetermine atarget RDS(on) andQGSfortheMOSFET byEquation 55andEquation 56.\n(55)\nAtarget MOSFET gate-to-source charge ofless than 13.0 nCiscalculated tolimit theswitching losses toless\nthan 250mW.\n(56)\nAtarget MOSFET RDS(on) of9.9mΩiscalculated tolimit theconduction losses toless than 250mW. Reviewing\n30-V and40-V MOSFETs, anSi4386DY 9-mΩMOSFET isselected. Agate resistor was added perEquation 30.\nThemaximum gate charge atVGS=8VfortheSi4386DY is33.2 nC,thisimplies RG=3.3Ω.\n8.2.1.2.10 Feedback Divider Resistors\nThe primary feedback divider resistor (RFB)from VOUTtoFBshould beselected between 10kΩand100kΩto\nmaintain abalance between power dissipation and noise sensitivity. For a24-V output, ahigh feedback\nresistance isdesirable tolimit power dissipation soRFB=51.1 kΩisselected.\n(57)\nRBIAS=1.50 kΩisselected.\n8.2.1.2.11 Error Amplifier Compensation\nCompensation selection canbedone with aidofWEBENCH toselect compensation components orwith theaid\noftheaverage Spice model tosimulate theopen loop modulator and power stage gain. Alternatively, the\nfollowing procedure gives agood starting point.\nWhile current mode control typically only requires Type IIcompensation, itisdesirable tolayout forType III\ncompensation toincrease flexibility during design anddevelopment. Current mode control boost converters have\nhigher gain with higher output impedance, soitisnecessary tocalculate thecontrol loop gain atthemaximum\noutput impedance, estimated byEquation 58.\n(58)\n1 1C4 11.35pFGBW R4 1.5MHz 18.7k/c62 /c61 /c61/c112 /c180 /c180 /c112 /c180 /c180 /c87\nfL1 1C4 56.74pF10 R4 10 30kHz 18.7k/c187 /c61 /c61/c112 /c180 /c180 /c112 /c180 /c180 /c87\nfL10 10C2 2837pF2 R4 2 30kHz 18.7k/c61 /c61 /c61/c112 /c180 /c180 /c112 /c180 /c180 /c87\nCOMP\nCOR7 51.1kR4 R7 K 18.2kK 2.80/c87/c61 /c180 /c61 /c61 /c61 /c87\nCOMP\nCO1 1K 0.357K 2.80/c61 /c61 /c61\n/c40 /c41 CO M OUT COA K g Z 19.2 0.146 2.80V/c61 /c180 /c61 /c180 /c87 /c61 f\n/c40 /c41/c40 /c41/c40 /c41\n/c40 /c41 /c40 /c41/c40 /c41 /c40 /c412\nfOUT L2 2 21 2 30kHz 60m 39.8 F\nZ 240 0.146\n1 240 2 240 60m 60m 2 30kHz 39.8 F/c43 /c112 /c180 /c180 /c87 /c180 /c109\n/c61 /c87 /c180 /c61 /c87\n/c43 /c87 /c43 /c180 /c87 /c180 /c87 /c43 /c87 /c180 /c112 /c180 /c180 /c109\n/c40 /c41/c40 /c41\n/c40 /c41 /c40 /c41/c40 /c41 /c40 /c41f2\nESR OUT\nOUT OUT2 2 2\nOUT OUT ESR ESR OUT1 2 f R C\nZ ( ) R\n1 R 2 R R R 2 f C/c43 /c112 /c180 /c180 /c180\n/c61 /c180\n/c43 /c43 /c180 /c180 /c43 /c180 /c112 /c180 /c180\n/c40 /c41 /c40 /c41 /c40 /c41 /c40 /c41SW\nOUT\nM2 2\nISNS ISNS SW600kHz0.13 L 0.13 10 HR 240 Ag 19.2V12m 120 12m 10 H 600kHz R 120 R L/c180 /c180 /c180 /c109 /c180/c87/c61 /c61 /c61\n/c87 /c180 /c180 /c87 /c43 /c109 /c180 /c180 /c180 /c43 /c180f\nf\n32TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\nThetransconductance oftheTPS40210 current mode control canbeestimated byEquation 59.\n(59)\nThemaximum output impedance ZOUT,canbeestimated byEquation 60.\n(60)\n(61)\nAtthedesired crossover frequency (fL)of30kHz, ZOUTbecomes 0.146Ω.\nThemodulator gain atthedesired cross-over canbeestimated byEquation 62.\n(62)\nThe feedback compensation network needs tobedesigned toprovide aninverse gain atthecross-over\nfrequency forunity loop gain. This sets thecompensation mid-band gain atavalue calculated inEquation 63.\n(63)\nTosetthemid-band gain oftheerror amplifier toKCOMP ,useEquation 64.\n(64)\nR4=18.7 kΩselected.\nPlace thezero at1/10th ofthedesired cross-over frequency.\n(65)\nC2=2200 pFselected.\nPlace ahigh-frequency pole atabout fivetimes thedesired cross-over frequency andless than one-half theunity\ngain bandwidth oftheerror amplifier:\n(66)\n(67)\nC4=47pFselected.\n8.2.1.2.12 RCOscillator\nTheRCoscillator calculation isgiven asshown inEquation 14inthedata sheet, substituting 100forCTand600\nforfSW.Fora600-kHz switching frequency, a100pF capacitor isselected and a262-kΩresistor iscalculated\n(261-kΩselected).\n6\nSS SSC 20 T 10/c45/c61 /c180 /c180\n33TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedTypical Applications (continued)\n8.2.1.2.13 Soft-Start Capacitor\nSince VDD >8V,thesoft-start capacitor isselected byusing Equation 68tocalculate thevalue.\n(68)\nForTSS=12ms,CSS=240nF.A220-nF capacitor isselected.\n8.2.1.2.14 Regulator Bypass\nAregulator bypass (BP) capacitor of1.0μFisselected perthedatasheet recommendation.\n8.2.1.2.15 BillofMaterials\nTable 2.BillofMaterials\nREFERENCE\nDESIGNATORDESCRIPTION SIZEPART\nNUMBERMANUFAC-\nTURER\nC1 100μF,aluminum capacitor, SM, ±20%, 35V 0.406 x0.457 EEEFC1V101P Panasonic\nC2 2200 pF,ceramic capacitor, 25V,X7R, 20% 0603 Std Std\nC3 100pF,ceramic capacitor, 16V,C0G, 10% 0603 Std Std\nC4 47pF,ceramic capacitor, 16V, X7R, 20% 0603 Std Std\nC5 0.22μF,ceramic capacitor, 16V,X7R, 20% 0603 Std Std\nC7 1.0μF,ceramic capacitor, 16V,X5R, 20% 0603 Std Std\nC8 10μF,ceramic capacitor, 25V,X7R, 20% 0805 C3225X7R1E106M TDK\nC9 0.1μF,ceramic capacitor, 50V,X7R, 20% 0603 Std Std\nC10 100pF,ceramic capacitor, 16V,X7R, 20% 0603 Std Std\nD1 Schottky diode, 3A,40V SMC MBRS340T3 OnSemi\nL1 10μH,inductor, SMT, 7.5A,12.4 mΩ 0.325 x0.318 inch RLF12560T-100M-7R5 TDK\nQ1 MOSFET, N-channel, 40V,14A,9mΩ SO-8 Si4840DY Vishay\nR3 10kΩ,chip resistor, 1/16 W,5% 0603 Std Std\nR4 18.7 kΩ,chip resistor, 1/16 W,1% 0603 Std Std\nR5 1.5kΩ,chip resistor, 1/16 W,1% 0603 Std Std\nR6 261kΩ,chip resistor, 1/16 W,1% 0603 Std Std\nR7 51.1 kΩ,chip resistor, 1/16 W,1% 0603 Std Std\nR9 3.3Ω,chip resistor, 1/16 W,5% 0603 Std Std\nR10 1.0kΩ,chip resistor, 1/16 W,5% 0603 Std Std\nR11 10mΩ,chip resistor, 1/2W,2% 1812 Std Std\nU1 IC,4.5V-52 VI/P,current mode boost controller DGQ10 TPS40210DGQ TI\n0VOUT– Output Voltage – V\n0.5 2.5 2.0 1.5 1.0VIN= 14 VVIN= 8 V14\n12\n8VIN(V)\nILOAD– Load Current – AVIN= 12 V\n24.34024.48424.820\n24.724\n24.580\n24.38824.676\n24.43624.53224.62824.772\n8086100\n08298/c104– Efficiency – %\nILOAD– Load Current – A0.5 2.5 2.0 1.5 1.096\n90\n88\n8494\n92VIN= 14V\nVIN= 8 VVIN= 12 V14\n12\n8VIN(V)\n026\n0PLOSS– Power Loss – W\n0.5 2.5 2.0 1.5 1.05\n3\n14VIN= 8 V\nVIN= 14 VVIN= 12 V14\n12\n8VIN(V)\nILOAD– Load Current – A\nGain – dB\n-80-4080\n20\n-204060\n-60\n100\nfSW– Frequency – Hz1000 10 k 100 k 1 M0\nPhase – °\n-180-90180\n45\n-4590135\n-1350Phase\nGain\nVIN= 8 V\nVOUT= 24 V\nIOUT= 2 AGDRV\n(5 V/ div)\nFET Vds\n(20 V/ div)\nT – Time – 400 ns\n34TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.2.1.3 Application Curves\nFigure 31.Gain andPhase vsFrequency Figure 32.FETVDS andVGS Voltages vsTime\nFigure 33.Efficiency vsLoad Current Figure 34.Power Loss vsLoad Current\nFigure 35.Output Voltage vsLoad Current\nUDG-080151\n2\n3\n410\n9\n8\n7RC\nCOMPSSVIN\nISNSGDRV\nGNDU1\nTPS40211\nC9\nC5R3VIN\n5 FB 6BPC10\nR4R24C11\nGDRV\nC13\nR15\nC14C6\nPWM DimmingC8D2\nISNSC4 C3D1\nB2100\nR1\nR11R2\nGDRVL1\nC2 C1 C21VIN\nLEDC DIS/EN DIS/EN\nR13 R23Loop\nResponse\nInjection\nR6LEDC\nD3ISNSQ1\nQ3\n35TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.2.2 12-V Input, 700-mA LED Driver, Upto35-V LED String\nThis application uses theTPS40211 asaboost controller thatdrives astring ofLED diodes. The feedback point\nforthiscircuit isasense resistor inseries with thisstring. Thelow260-mV reference minimizes power wasted in\nthisresistor, andmaintains theLED current atavalue given by0.26/R6. Astheinput voltage isvaried, theduty\ncycle changes tomaintain theLED current ataconstant value sothat thelight intensity does notchange with\nlarge input voltage variations.\nFigure 36.12-V Input, 700-mA LED Driver, Upto35-V LED String\n8.2.2.1 Design Requirements\nTable 3.TPS40211 Design Example Specifications\nPARAMETER MIN TYP MAX UNIT\nINPUT CHARACTERISTICS\nVIN Input voltage 8 12 20 V\nOUTPUT CHARACTERISTICS\nVOUT Output voltage 35 V\nIOUT Output current 0.7 A\nSYSTEM CHARACTERISTICS\nfSW Switching frequency 400 kHz\n36TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated8.2.2.2 Detailed Design Procedure\nTable 4.TPS40211 LED Driver BillofMaterials\nREFERENCE\nDESIGNATORTYPE DESCRIPTION SIZE\nC1,C2\nCapacitor10μF,25V 1206\nC3,C4 2.2μF,100V 1210\nC5 1nF,NPO 0603\nC6 100pF,NPO 0603\nC8 100pF 0603\nC9 0.1μF 0603\nC10 0.1μF,25V 0805\nC11 1μF,25V 1206\nC13 220pF 0603\nC14 10nF,X7R 0603\nC21 330μF,25Velectrolytic\nD1\nDiodeB2100, SHTKY, 100V,2A SMB\nD2 BZT52C43 SOD-123\nD3 MMBD7000 SOT-23\nL1 Inductor Wurth 7447709100, 10μH,6A 12mm ×12mm ×10mm\nQ1\nMOSFETSi7850DP, 60V,31mΩ SO-8\nQ3 2N7002, 60V,0.1A SOT-23\nR1\nResistor15mΩ 2512\nR2 3.01Ω 0805\nR3 402kΩ 0603\nR4 14.3 kΩ 0603\nR6 0.36Ω 2512\nR11 1kΩ 0603\nR13 30.1 kΩ 0603\nR15 49.9 kΩ 0603\nR24 10kΩ 0603\nR23 10Ω 0603\nU1 Integrated circuit TPS40211 DRC-10\n37TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated9Power Supply Recommendations\nThe TPS4021x isdesigned tooperate from aninput voltage supply range between 4.5Vand 52V.This input\nsupply should remain within theinput voltage range oftheTPS4021x. Iftheinput supply islocated more than a\nfewinches from thebuck power stage controlled bytheTPS4021x, additional bulk capacitance canberequired\ninaddition toceramic-bypass capacitors. Anelectrolytic capacitor with avalue of100µFisatypical choice.\n10Layout\n10.1 Layout Guidelines\n•Forthemaximum effectiveness from C9,place itnear theVDD pinofthecontroller. Excessive high frequency\nnoise onVDD during switching degrades overall regulation astheload increases.\n•Keep theoutput loop (Q1-D1-C12-R11) assmall aspossible. Alarger loop candegrade current limit accuracy\nandincrease rediated emissions.\n•Forbest current limit accuracy keep theISNS filter components C10 andR10 near theISNS andGND pins.\n•Avoid connecting traces carrying large ACcurrents through aground plane. Instead, usePCB traces onthe\ntoplayer toconduct theACcurrent andusetheground plane asanoise shield.\n•Split theground plane asnecessary tokeep noise away from theTPS4021x andnoise sensitive areas such\nascomponents connected totheRCpin,FBpin,COMP pin,and SSpin.Also keep these noise sensitive\ncomponents close totheTPS4021x IC.\n•Keep C7near theBPandGND pins toprovide good bypass fortheBPregulator.\n•The GDRV trace should beasclose aspossible tothepower FET gate tominimize parisitic resistance and\ninductance inthetrace. The parasitics should also beminimized inthereturn path from thesource ofthe\nMOSFET, through thesense resistor andback totheGND pin.\n•Keep theSWnode asphysically small aspossible tominimize parasitic capacitance andradiated emissions.\n•Forgood output voltage regulation, Kelvin connections should bebrought from theload tothetopFBresistor\nR7.\n10.2 Layout Example\nFigure 37.Component Placement\n38TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedLayout Example (continued)\nFigure 38.TopCopper\nFigure 39.Bottom Copper Viewed From Top\n39TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedLayout Example (continued)\nFigure 40.Internal 1Copper Viewed From Top\nFigure 41.Internal 2Copper Viewed From Top\n40TPS40210 ,TPS40211\nSLUS772G –MARCH 2008 –REVISED JUNE 2020 www.ti.com\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments Incorporated11Device andDocumentation Support\n11.1 Device Support\n11.1.1 Third-Party Products Disclaimer\nTI\'S PUBLICATION OFINFORMATION REGARDING THIRD-PARTY PRODUCTS ORSERVICES DOES NOT\nCONSTITUTE ANENDORSEMENT REGARDING THE SUITABILITY OFSUCH PRODUCTS ORSERVICES\nORAWARRANTY, REPRESENTATION ORENDORSEMENT OFSUCH PRODUCTS ORSERVICES, EITHER\nALONE ORINCOMBINATION WITH ANY TIPRODUCT ORSERVICE.\n•Design andApplication Guide forHigh Speed MOSFET Gate Drive Circuits ,SEM 1400, 2001 Seminar Series\n•Designing Stable Control Loops ,SEM 1400, 2001 Seminar Series\n11.1.2 Related Devices\nThefollowing devices have characteristics similar totheTPS40210 andmay beofinterest.\nTable 5.Related Parts\nDEVICE DESCRIPTION\nTPS6100x Single- andDual-Cell Boost Converter with Start-up intoFullLoad\nTPS6101x High Efficiency 1-Cell and2-Cell Boost Converters\nTPS6300x High Efficiency Single Inductor Buck-Boost Converter with 1.8A Switches\n11.1.3 Development Support\n11.1.3.1 Custom Design with WEBENCH Tools\nClick here tocreate acustom design using theTPS40210 device with theWEBENCH®Power Designer.\n1.Start byentering your VIN,VOUTandIOUTrequirements.\n2.Optimize your design forkey parameters likeefficiency, footprint and cost using theoptimizer dial and\ncompare thisdesign with other possible solutions from Texas Instruments.\n3.WEBENCH Power Designer provides youwith acustomized schematic along with alistofmaterials with real\ntime pricing andcomponent availability.\n4.Inmost cases, youwillalso beable to:\n–Run electrical simulations toseeimportant waveforms andcircuit performance,\n–Run thermal simulations tounderstand thethermal performance ofyour board,\n–Export your customized schematic andlayout intopopular CAD formats,\n–Print PDF reports forthedesign, andshare your design with colleagues.\n5.Getmore information about WEBENCH tools atwww.ti.com/webench .\n11.2 Documentation Support\n11.2.1 Related Documentation\nThese references may befound ontheweb atwww.power.ti.com under Technical Documents. Many design\ntools andlinks toadditional references, may also befound atwww.power.ti.com .\n•PowerPAD ™Thermally Enhanced Package\n•PowerPAD ™Made Easy\n•AC-DC Non-Isolated SMPS forSingle-Phase Smart Meters Based onUCC28722\n11.3 Related Links\nThe table below lists quick access links. Categories include technical documents, support and community\nresources, tools andsoftware, andquick access tosample orbuy.\n41TPS40210 ,TPS40211\nwww.ti.com SLUS772G –MARCH 2008 –REVISED JUNE 2020\nProduct Folder Links: TPS40210 TPS40211Submit Documentation Feedback Copyright ©2008 –2020, Texas Instruments IncorporatedRelated Links (continued)\nTable 6.Related Links\nPARTS PRODUCT FOLDER SAMPLE &BUYTECHNICAL\nDOCUMENTSTOOLS &\nSOFTWARESUPPORT &\nCOMMUNITY\nTPS40210 Click here Click here Click here Click here Click here\nTPS40211 Click here Click here Click here Click here Click here\n11.4 Receiving Notification ofDocumentation Updates\nToreceive notification ofdocumentation updates, navigate tothedevice product folder onti.com. Intheupper\nright corner, click onAlert metoregister and receive aweekly digest ofany product information that has\nchanged. Forchange details, review therevision history included inanyrevised document.\n11.5 Trademarks\nWEBENCH isaregistered trademark ofTexas Instruments.\nAllother trademarks aretheproperty oftheir respective owners.\n11.6 Electrostatic Discharge Caution\nThis integrated circuit can bedamaged byESD. Texas Instruments recommends that allintegrated circuits behandled with\nappropriate precautions. Failure toobserve proper handling andinstallation procedures cancause damage.\nESD damage canrange from subtle performance degradation tocomplete device failure. Precision integrated circuits may bemore\nsusceptible todamage because very small parametric changes could cause thedevice nottomeet itspublished specifications.\n11.7 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n12Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical, packaging, and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nTPS40210DGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 40210\nTPS40210DGQG4 ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 40210\nTPS40210DGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 40210\nTPS40210DGQRG4 ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAU Level-1-260C-UNLIM -40 to 125 40210\nTPS40210DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4210\nTPS40210DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4210\nTPS40211DGQ ACTIVE HVSSOP DGQ 1080RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 40211\nTPS40211DGQR ACTIVE HVSSOP DGQ 102500RoHS & Green NIPDAU | NIPDAUAG Level-1-260C-UNLIM -40 to 125 40211\nTPS40211DRCR ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4211\nTPS40211DRCRG4 ACTIVE VSON DRC 103000RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4211\nTPS40211DRCT ACTIVE VSON DRC 10250RoHS & Green NIPDAU Level-2-260C-1 YEAR -40 to 125 4211\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 13-Aug-2021\nAddendum-Page 2 \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \n OTHER QUALIFIED VERSIONS OF TPS40210, TPS40211 :\n•Automotive : TPS40210-Q1 , TPS40211-Q1\n•Enhanced Product : TPS40210-EP\n NOTE: Qualified Version Definitions:\n•Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects\n•Enhanced Product - Supports Defense, Aerospace and Medical Applications\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nTPS40210DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS40210DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.31.38.012.0 Q1\nTPS40210DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS40210DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nTPS40211DGQR HVSSOP DGQ 102500 330.0 12.4 5.33.41.48.012.0 Q1\nTPS40211DRCR VSON DRC 103000 330.0 12.4 3.33.31.18.012.0 Q2\nTPS40211DRCT VSON DRC 10250 180.0 12.4 3.33.31.18.012.0 Q2\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nTPS40210DGQR HVSSOP DGQ 102500 364.0 364.0 27.0\nTPS40210DGQR HVSSOP DGQ 102500 346.0 346.0 35.0\nTPS40210DRCR VSON DRC 103000 356.0 356.0 35.0\nTPS40210DRCT VSON DRC 10250 210.0 185.0 35.0\nTPS40211DGQR HVSSOP DGQ 102500 364.0 364.0 27.0\nTPS40211DRCR VSON DRC 103000 356.0 356.0 35.0\nTPS40211DRCT VSON DRC 10250 210.0 185.0 35.0\nPack Materials-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 3-Jun-2022\nTUBE\n \n \nL - Tube lengthT - Tube  \nheight\nW - Tube  \nwidth\nB - Alignment groove width\n \n \n*All dimensions are nominal\nDevice Package Name Package Type Pins SPQ L (mm) W (mm) T (µm) B (mm)\nTPS40210DGQ DGQ HVSSOP 10 80 322 6.55 1000 3.01\nTPS40210DGQ DGQ HVSSOP 10 80 330 6.55 500 2.88\nTPS40210DGQG4 DGQ HVSSOP 10 80 330 6.55 500 2.88\nTPS40210DGQG4 DGQ HVSSOP 10 80 322 6.55 1000 3.01\nTPS40211DGQ DGQ HVSSOP 10 80 330 6.55 500 2.88\nTPS40211DGQ DGQ HVSSOP 10 80 322 6.55 1000 3.01\nPack Materials-Page 3\nwww.ti.comGENERIC PACKAGE VIEW\nImages above are just a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details. HVSSOP - 1.1 mm max heightTMPowerPAD DGQ 10\nPLASTIC SMALL OUTLINE 3 x 3, 0.5 mm pitch\n4224775/A\nwww.ti.comPACKAGE OUTLINE\nC\n5.05\n4.75 TYP\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.230.13 TYP\n0- 80.150.05\n1.831.631.891.690.25\nGAGE PLANE\n0.70.4A\n3.12.9\nNOTE 3\nB3.12.9\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side.4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA-T. PowerPAD is a trademark of Texas Instruments.TM\n110\n0.08 C A B65PIN 1 IDAREA\nNOTE 4SEATING PLANE\n0.1 C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.700\nEXPOSEDTHERMAL PAD\n4\n15\n8\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)10X (0.3)\n8X (0.5)(2.2)\nNOTE 9\n(3.1)\nNOTE 9(1.83)\n(1.89)\nSOLDER MASK\nOPENING\n(0.2) TYP\nVIA\n(1.3) TYP(1.3)\nTYP\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\nSYMMSYMMSEE DETAILS\nLAND PATTERN EXAMPLE\nSCALE:15X1\n5610SOLDER MASK\nOPENING\n \nMETAL COVEREDBY SOLDER MASKSOLDER MASKDEFINED PADTM\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).9. Size of metal pad may vary due to creepage requirement. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILSSOLDER MASKOPENINGMETAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n10X (1.45)10X (0.3)\n8X (0.5)\n(4.4)(1.83)\n(1.89)\nBASED ON\n0.125 THICK\nSTENCIL\n(R0.05) TYP\n4218842/A   01/2019PowerPAD    - 1.1 mm max height DGQ0010D\nPLASTIC SMALL OUTLINE\n1.55 X 1.60 0.1751.67 X 1.73 0.1501.83 X 1.89  (SHOWN) 0.1252.05 X 2.11 0.1SOLDER STENCIL\nOPENINGSTENCIL\nTHICKNESS\nNOTES: (continued)\n 10. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate      design recommendations.   11. Board assembly site may have different recommendations for stencil design. TM\nSOLDER PASTE EXAMPLE\nEXPOSED PAD\n100% PRINTED SOLDER COVERAGE BY AREA\nSCALE:15XSYMMSYMM1\n5\n610BASED ON\n0.125 THICK\nSTENCIL\nBY SOLDER MASKMETAL COVEREDSEE TABLE FORDIFFERENT OPENINGSFOR OTHER STENCILTHICKNESSES\nwww.ti.comGENERIC PACKAGE VIEW\nThis image is a representation of the package family, actual package may vary.\nRefer to the product data sheet for package details.VSON - 1 mm max height DRC 10\nPLASTIC SMALL OUTLINE - NO LEAD 3 x 3, 0.5 mm pitch\n4226193/A\nwww.ti.comPACKAGE OUTLINE\nC\n10X 0.30\n0.182.4 0.12X\n21.65 0.1\n8X 0.51.00.8\n10X 0.50.30.050.00A3.12.9 B\n3.12.9\n(0.2) TYP\n4X (0.25)2X (0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018PIN 1 INDEX AREA\nSEATING PLANE\n0.08 C\n15 6\n10\n(OPTIONAL)PIN 1 ID0.1 C A B\n0.05 CTHERMAL PADEXPOSED\nSYMMSYMM 11\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.SCALE  4.000\nwww.ti.comEXAMPLE BOARD LAYOUT\n0.07 MIN\nALL AROUND 0.07 MAX\nALL AROUND10X (0.24)\n(2.4)\n(2.8)8X (0.5)(1.65)\n(0.2) VIA\nTYP\n(0.575)(0.95)10X (0.6)\n(R0.05) TYP(3.4)\n(0.25)(0.5)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018SYMM1\n5610\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE:20X11\nSYMM\nNOTES: (continued) 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SOLDER MASKOPENING\nSOLDER MASKMETAL UNDER\nSOLDER MASK\nDEFINEDEXPOSED METAL\nMETAL SOLDER MASKOPENING\nSOLDER MASK DETAILSNON SOLDER MASK\nDEFINED\n(PREFERRED)EXPOSED METAL\nwww.ti.comEXAMPLE STENCIL DESIGN\n(R0.05) TYP10X (0.24)10X (0.6)2X (1.5)\n2X\n(1.06)\n(2.8)(0.63)\n8X (0.5)(0.5)\n4X (0.34)\n4X (0.25)(1.53)VSON - 1 mm max height DRC0010J\nPLASTIC SMALL OUTLINE - NO LEAD\n4218878/B   07/2018\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\n \nEXPOSED PAD 11:\n 80% PRINTED SOLDER COVERAGE BY AREA\nSCALE:25XSYMM\n1\n5610EXPOSED METALTYP 11\nSYMM\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: TPS40211DGQ

#### Key Specifications:
- **Voltage Ratings:**
  - Input Voltage Range: 4.5V to 52V
  - Reference Voltage: 260mV (for TPS40211)
  
- **Current Ratings:**
  - Operating Current: 1.5mA (typical, no switching)
  - Overcurrent Detection Threshold: 150mV (typical at ISNS pin)

- **Power Consumption:**
  - Quiescent Current: 1.5mA (typical)
  - Shutdown Current: 10-20µA

- **Operating Temperature Range:**
  - Junction Temperature: -40°C to 125°C

- **Package Type:**
  - VSON (10 pins) or HVSSOP (10 pins)

- **Special Features:**
  - Functional Safety-Capable
  - Programmable soft-start
  - Overcurrent protection with automatic retry
  - External synchronization capability
  - Integrated low-side driver
  - Adjustable oscillator frequency (35kHz to 1MHz)

- **Moisture Sensitive Level (MSL):**
  - Level 1 (JEDEC J-STD-020E)

#### Description:
The **TPS40211** is a current mode boost controller designed for applications requiring a grounded source N-channel FET. It operates over a wide input voltage range of 4.5V to 52V and is suitable for various topologies including boost, flyback, SEPIC, and LED driver applications. The device features a low reference voltage of 260mV, making it particularly efficient for LED driving applications. It includes functionalities such as programmable soft-start, overcurrent protection, and an integrated gate driver for ease of use in power management designs.

#### Typical Applications:
- **LED Lighting:** The TPS40211 is ideal for driving LED strings due to its low reference voltage and efficient current regulation.
- **Industrial Control Systems:** It can be used in systems requiring reliable voltage boosting and power management.
- **Battery-Powered Systems:** The device is suitable for applications where efficient power conversion is critical, especially in portable devices.

This component is designed to enhance the performance of power management systems by providing robust features that ensure reliability and efficiency in various applications.