// Seed: 122613838
module module_0 (
    input wire id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_2.id_2 = 0;
endmodule
module module_1 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    output wire id_5,
    input tri0 id_6,
    input wor id_7,
    output wire id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11
);
  logic id_13;
  ;
  module_0 modCall_1 (
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri  id_0,
    input  tri0 id_1,
    output wire id_2,
    input  wor  id_3
);
  parameter id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
