{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 12 09:26:34 2012 " "Info: Processing started: Wed Sep 12 09:26:34 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MultiFunctionSampProc -c MultiFunctionSampProc" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "SYSTEM_LEVEL MultiFunctionSampProc.v(144) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(144): text macro \"SYSTEM_LEVEL\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CHANNEL_SYS MultiFunctionSampProc.v(144) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(144): text macro \"CHANNEL_SYS\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(144) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(144) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_PROG_INT MultiFunctionSampProc.v(144) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(144): text macro \"ADDR_PROG_INT\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 144 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "UART_CHANNEL MultiFunctionSampProc.v(148) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(148): text macro \"UART_CHANNEL\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 148 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CHANNEL_1 MultiFunctionSampProc.v(148) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(148): text macro \"CHANNEL_1\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 148 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(148) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(148) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 148 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_BaudRate_Config MultiFunctionSampProc.v(148) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(148): text macro \"ADDR_BaudRate_Config\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 148 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "CHANNEL_2 MultiFunctionSampProc.v(150) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(150): text macro \"CHANNEL_2\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 150 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(150) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(150) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 150 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(161) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(161) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 161 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_INT_VALID_STATUS MultiFunctionSampProc.v(161) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(161): text macro \"ADDR_INT_VALID_STATUS\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 161 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(165) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(165) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 165 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_RXBUFF MultiFunctionSampProc.v(165) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(165): text macro \"ADDR_RXBUFF\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 165 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(166) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(166) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 166 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_RXD_DATA_VALID_STATUS MultiFunctionSampProc.v(166) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(166): text macro \"ADDR_RXD_DATA_VALID_STATUS\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 166 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(169) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(169) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 169 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(170) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(170) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 170 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MultiFunctionSampProc.v(181) " "Warning (10273): Verilog HDL warning at MultiFunctionSampProc.v(181): extended using \"x\" or \"z\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 181 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(192) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(192) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 192 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_TXBUFF MultiFunctionSampProc.v(192) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(192): text macro \"ADDR_TXBUFF\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 192 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(193) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(193) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 193 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(240) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(240) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 240 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(241) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(241) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 241 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\" MultiFunctionSampProc.v(293) " "Error (10170): Verilog HDL syntax error at MultiFunctionSampProc.v(293) near text \"+\";  expecting an identifier, or a number, or a system task, or \"(\", or \"\{\", or a base, or a real number, or \"(*\"" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 293 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0}
{ "Critical Warning" "WVRFX_VERI_UNDEFINED_MACRO" "ADDR_INT_STATUS_CLEAR MultiFunctionSampProc.v(293) " "Critical Warning (10191): Verilog HDL Compiler Directive warning at MultiFunctionSampProc.v(293): text macro \"ADDR_INT_STATUS_CLEAR\" is undefined" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 293 0 0 } }  } 1 10191 "Verilog HDL Compiler Directive warning at %2!s!: text macro \"%1!s!\" is undefined" 0 0 "" 0}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "MultiFunctionSampProc MultiFunctionSampProc.v(18) " "Error (10112): Ignored design unit \"MultiFunctionSampProc\" at MultiFunctionSampProc.v(18) due to previous errors" {  } { { "MultiFunctionSampProc.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.v" 18 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MultiFunctionSampProc.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file MultiFunctionSampProc.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DATA_LATCH.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file DATA_LATCH.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_LATCH " "Info: Found entity 1: DATA_LATCH" {  } { { "DATA_LATCH.v" "" { Text "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/DATA_LATCH.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg " "Info: Generated suppressed messages file F:/xlx/Project/Satelite Navigation/GNSS_OEM_KePan/软件无线电实验平台MFSS6842－电子科技大学/软件无线电平台MFSS6842-ADDA示例程序/MultiFunctionSampProc_FPGA/MultiFunctionSampProc.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 14 s 12 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 14 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Allocated 140 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 12 09:26:34 2012 " "Error: Processing ended: Wed Sep 12 09:26:34 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 12 s " "Error: Quartus II Full Compilation was unsuccessful. 14 errors, 12 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
