<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/asicworld
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_decoder.v</a>
time_elapsed: 0.026s
</pre>
<pre class="log">

module decoder (
	in,
	out
);
	input [2:0] in;
	output [7:0] out;
	wire [7:0] out;
	assign out = ((in == 3&#39;b000) ? 8&#39;b0000_0001 : ((in == 3&#39;b001) ? 8&#39;b0000_0010 : ((in == 3&#39;b010) ? 8&#39;b0000_0100 : ((in == 3&#39;b011) ? 8&#39;b0000_1000 : ((in == 3&#39;b100) ? 8&#39;b0001_0000 : ((in == 3&#39;b101) ? 8&#39;b0010_0000 : ((in == 3&#39;b110) ? 8&#39;b0100_0000 : ((in == 3&#39;b111) ? 8&#39;b1000_0000 : 8&#39;h00))))))));
endmodule

</pre>
</body>