module WbRamTest (
    clk: input clock,
    rst: input reset,
) {
    inst wb: Wishbone;

    inst ram: WishboneRam #(
        ADDR_WIDTH: 32 ,
        DATA_WIDTH: 32 ,
        SIZE      : 256,
    ) (
        clk     ,
        rst     ,
        port: wb,
    );
}

#[test(test_wb_ram, WbRamTest)]
include (cocotb, "../../tb/wb_ram.py");
