Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_hls_real2xfft_top glbl -prj hls_real2xfft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s hls_real2xfft 
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_axi_s_din_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_din_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_axi_s_dout_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_dout_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hls_real2xfft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_data2window_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_data2window_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_data2window_V_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_data2window_V_0_memcore_ram
INFO: [VRFC 10-311] analyzing module hls_real2xfft_data2window_V_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_fifo_w16_d256_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d256_A_ram
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d256_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_fifo_w16_d512_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d512_A_ram
INFO: [VRFC 10-311] analyzing module hls_real2xfft_fifo_w16_d512_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_Loop_real2xfft_output_proc9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_Loop_real2xfft_output_proc9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_mul_mul_16s_15ns_31_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module hls_real2xfft_mul_mul_16s_15ns_31_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_regslice_both
INFO: [VRFC 10-311] analyzing module hls_real2xfft_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7_delbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7_delbkb_core
INFO: [VRFC 10-311] analyzing module hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_delay_proc7_delbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_output_proc8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_start_for_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_outpucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_start_for_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_outpucud_shiftReg
INFO: [VRFC 10-311] analyzing module hls_real2xfft_start_for_sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_Loop_sliding_win_outpucud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_dEe_rom
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_eOg_rom
INFO: [VRFC 10-311] analyzing module hls_real2xfft_window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/ethan_kvm/AppData/Roaming/Xilinx/Vitis/zynq_lab_2_2020/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.hls_real2xfft_data2window_V_0_me...
Compiling module xil_defaultlib.hls_real2xfft_data2window_V_0_me...
Compiling module xil_defaultlib.hls_real2xfft_data2window_V_0(Ad...
Compiling module xil_defaultlib.hls_real2xfft_sliding_win_1in2ou...
Compiling module xil_defaultlib.hls_real2xfft_sliding_win_1in2ou...
Compiling module xil_defaultlib.hls_real2xfft_sliding_win_1in2ou...
Compiling module xil_defaultlib.hls_real2xfft_sliding_win_1in2ou...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d512_A_ra...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d512_A
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d256_A_ra...
Compiling module xil_defaultlib.hls_real2xfft_fifo_w16_d256_A
Compiling module xil_defaultlib.hls_real2xfft_start_for_sliding_...
Compiling module xil_defaultlib.hls_real2xfft_start_for_sliding_...
Compiling module xil_defaultlib.hls_real2xfft_sliding_win_1in2ou...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_mul_mul_16s_15ns_3...
Compiling module xil_defaultlib.hls_real2xfft_window_fn_ap_fixed...
Compiling module xil_defaultlib.hls_real2xfft_regslice_both(Data...
Compiling module xil_defaultlib.hls_real2xfft_Loop_real2xfft_out...
Compiling module xil_defaultlib.hls_real2xfft
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_din_V
Compiling module xil_defaultlib.fifo(DEPTH=512,WIDTH=48)
Compiling module xil_defaultlib.AESL_axi_s_dout_V
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(IN_CHA...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_I...
Compiling module xil_defaultlib.AESL_deadlock_report_unit_1
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_hls_real2xfft_top
Compiling module work.glbl
Built simulation snapshot hls_real2xfft
