
Satellite2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001167c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000a78  08011810  08011810  00021810  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012288  08012288  00030354  2**0
                  CONTENTS
  4 .ARM          00000008  08012288  08012288  00022288  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012290  08012290  00030354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012290  08012290  00022290  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012294  08012294  00022294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  08012298  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000291c  20000354  080125ec  00030354  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002c70  080125ec  00032c70  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002923a  00000000  00000000  00030384  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00005010  00000000  00000000  000595be  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001f00  00000000  00000000  0005e5d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001cd8  00000000  00000000  000604d0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00007916  00000000  00000000  000621a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001dfe2  00000000  00000000  00069abe  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d443d  00000000  00000000  00087aa0  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0015bedd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008fac  00000000  00000000  0015bf58  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000354 	.word	0x20000354
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080117f4 	.word	0x080117f4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000358 	.word	0x20000358
 80001cc:	080117f4 	.word	0x080117f4

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <println>:
static inline void print(char* str)
{
	while (CDC_Transmit_FS((uint8_t*) str, strlen(str)) == USBD_BUSY);
};
static inline void println(char* str)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b084      	sub	sp, #16
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
	printLen = strlen(str);
 8000f90:	6878      	ldr	r0, [r7, #4]
 8000f92:	f7ff f91d 	bl	80001d0 <strlen>
 8000f96:	4602      	mov	r2, r0
 8000f98:	4b1a      	ldr	r3, [pc, #104]	; (8001004 <println+0x7c>)
 8000f9a:	601a      	str	r2, [r3, #0]
	uint8_t i;
	for (i = 0; i < printLen; i++)
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	73fb      	strb	r3, [r7, #15]
 8000fa0:	e009      	b.n	8000fb6 <println+0x2e>
	{
		printBuffer[i] = str[i];
 8000fa2:	7bfb      	ldrb	r3, [r7, #15]
 8000fa4:	687a      	ldr	r2, [r7, #4]
 8000fa6:	441a      	add	r2, r3
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
 8000faa:	7811      	ldrb	r1, [r2, #0]
 8000fac:	4a16      	ldr	r2, [pc, #88]	; (8001008 <println+0x80>)
 8000fae:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < printLen; i++)
 8000fb0:	7bfb      	ldrb	r3, [r7, #15]
 8000fb2:	3301      	adds	r3, #1
 8000fb4:	73fb      	strb	r3, [r7, #15]
 8000fb6:	7bfa      	ldrb	r2, [r7, #15]
 8000fb8:	4b12      	ldr	r3, [pc, #72]	; (8001004 <println+0x7c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	429a      	cmp	r2, r3
 8000fbe:	d3f0      	bcc.n	8000fa2 <println+0x1a>
	}
	printBuffer[printLen] = '\n';
 8000fc0:	4b10      	ldr	r3, [pc, #64]	; (8001004 <println+0x7c>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a10      	ldr	r2, [pc, #64]	; (8001008 <println+0x80>)
 8000fc6:	210a      	movs	r1, #10
 8000fc8:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 1] = '\r';
 8000fca:	4b0e      	ldr	r3, [pc, #56]	; (8001004 <println+0x7c>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	4a0d      	ldr	r2, [pc, #52]	; (8001008 <println+0x80>)
 8000fd2:	210d      	movs	r1, #13
 8000fd4:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 2] = '\0';
 8000fd6:	4b0b      	ldr	r3, [pc, #44]	; (8001004 <println+0x7c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	3302      	adds	r3, #2
 8000fdc:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <println+0x80>)
 8000fde:	2100      	movs	r1, #0
 8000fe0:	54d1      	strb	r1, [r2, r3]
 	while (CDC_Transmit_FS((uint8_t*) printBuffer, printLen + 3) == USBD_BUSY);
 8000fe2:	bf00      	nop
 8000fe4:	4b07      	ldr	r3, [pc, #28]	; (8001004 <println+0x7c>)
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	b29b      	uxth	r3, r3
 8000fea:	3303      	adds	r3, #3
 8000fec:	b29b      	uxth	r3, r3
 8000fee:	4619      	mov	r1, r3
 8000ff0:	4805      	ldr	r0, [pc, #20]	; (8001008 <println+0x80>)
 8000ff2:	f00c fa51 	bl	800d498 <CDC_Transmit_FS>
 8000ff6:	4603      	mov	r3, r0
 8000ff8:	2b01      	cmp	r3, #1
 8000ffa:	d0f3      	beq.n	8000fe4 <println+0x5c>
};
 8000ffc:	bf00      	nop
 8000ffe:	3710      	adds	r7, #16
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	20000370 	.word	0x20000370
 8001008:	20000374 	.word	0x20000374

0800100c <printv>:
static inline void printv(char* str, uint32_t len)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
 8001014:	6039      	str	r1, [r7, #0]
	while (CDC_Transmit_FS((uint8_t*) str, len) == USBD_BUSY);
 8001016:	bf00      	nop
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	b29b      	uxth	r3, r3
 800101c:	4619      	mov	r1, r3
 800101e:	6878      	ldr	r0, [r7, #4]
 8001020:	f00c fa3a 	bl	800d498 <CDC_Transmit_FS>
 8001024:	4603      	mov	r3, r0
 8001026:	2b01      	cmp	r3, #1
 8001028:	d0f6      	beq.n	8001018 <printv+0xc>
}
 800102a:	bf00      	nop
 800102c:	3708      	adds	r7, #8
 800102e:	46bd      	mov	sp, r7
 8001030:	bd80      	pop	{r7, pc}

08001032 <SX1278_write>:
//#### SPI communication with SX1278 ####
uint64_t frf = 0;
uint8_t frf_bytes[8] = {0};

void SX1278_write(SPI_HandleTypeDef* spi, uint8_t data)
{
 8001032:	b580      	push	{r7, lr}
 8001034:	b082      	sub	sp, #8
 8001036:	af00      	add	r7, sp, #0
 8001038:	6078      	str	r0, [r7, #4]
 800103a:	460b      	mov	r3, r1
 800103c:	70fb      	strb	r3, [r7, #3]
	// writes byte [data] on SPI bus
	HAL_SPI_Transmit(spi, &data, 1, 1000);
 800103e:	1cf9      	adds	r1, r7, #3
 8001040:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001044:	2201      	movs	r2, #1
 8001046:	6878      	ldr	r0, [r7, #4]
 8001048:	f006 fc3a 	bl	80078c0 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY);
 800104c:	bf00      	nop
 800104e:	6878      	ldr	r0, [r7, #4]
 8001050:	f006 ff0c 	bl	8007e6c <HAL_SPI_GetState>
 8001054:	4603      	mov	r3, r0
 8001056:	2b01      	cmp	r3, #1
 8001058:	d1f9      	bne.n	800104e <SX1278_write+0x1c>
}
 800105a:	bf00      	nop
 800105c:	3708      	adds	r7, #8
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}

08001062 <SX1278_command>:
void SX1278_command(SX1278* inst, uint8_t addr, uint8_t cmd)
{
 8001062:	b580      	push	{r7, lr}
 8001064:	b082      	sub	sp, #8
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	460b      	mov	r3, r1
 800106c:	70fb      	strb	r3, [r7, #3]
 800106e:	4613      	mov	r3, r2
 8001070:	70bb      	strb	r3, [r7, #2]
	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_RESET);
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	69d8      	ldr	r0, [r3, #28]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	8a5b      	ldrh	r3, [r3, #18]
 800107a:	2200      	movs	r2, #0
 800107c:	4619      	mov	r1, r3
 800107e:	f002 fe25 	bl	8003ccc <HAL_GPIO_WritePin>

	SX1278_write(inst->spi, addr | 0x80);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6a1a      	ldr	r2, [r3, #32]
 8001086:	78fb      	ldrb	r3, [r7, #3]
 8001088:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800108c:	b2db      	uxtb	r3, r3
 800108e:	4619      	mov	r1, r3
 8001090:	4610      	mov	r0, r2
 8001092:	f7ff ffce 	bl	8001032 <SX1278_write>
	SX1278_write(inst->spi, cmd);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6a1b      	ldr	r3, [r3, #32]
 800109a:	78ba      	ldrb	r2, [r7, #2]
 800109c:	4611      	mov	r1, r2
 800109e:	4618      	mov	r0, r3
 80010a0:	f7ff ffc7 	bl	8001032 <SX1278_write>

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_SET);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	69d8      	ldr	r0, [r3, #28]
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	8a5b      	ldrh	r3, [r3, #18]
 80010ac:	2201      	movs	r2, #1
 80010ae:	4619      	mov	r1, r3
 80010b0:	f002 fe0c 	bl	8003ccc <HAL_GPIO_WritePin>
}
 80010b4:	bf00      	nop
 80010b6:	3708      	adds	r7, #8
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}

080010bc <SX1278_command_burst>:
void SX1278_command_burst(SX1278* inst, uint8_t addr, uint8_t* buff, uint8_t len)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b086      	sub	sp, #24
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	60f8      	str	r0, [r7, #12]
 80010c4:	607a      	str	r2, [r7, #4]
 80010c6:	461a      	mov	r2, r3
 80010c8:	460b      	mov	r3, r1
 80010ca:	72fb      	strb	r3, [r7, #11]
 80010cc:	4613      	mov	r3, r2
 80010ce:	72bb      	strb	r3, [r7, #10]
	uint8_t i;

	if (len <= 1) return;
 80010d0:	7abb      	ldrb	r3, [r7, #10]
 80010d2:	2b01      	cmp	r3, #1
 80010d4:	d92d      	bls.n	8001132 <SX1278_command_burst+0x76>

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_RESET);
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	69d8      	ldr	r0, [r3, #28]
 80010da:	68fb      	ldr	r3, [r7, #12]
 80010dc:	8a5b      	ldrh	r3, [r3, #18]
 80010de:	2200      	movs	r2, #0
 80010e0:	4619      	mov	r1, r3
 80010e2:	f002 fdf3 	bl	8003ccc <HAL_GPIO_WritePin>

	SX1278_write(inst->spi, addr | 0x80);
 80010e6:	68fb      	ldr	r3, [r7, #12]
 80010e8:	6a1a      	ldr	r2, [r3, #32]
 80010ea:	7afb      	ldrb	r3, [r7, #11]
 80010ec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80010f0:	b2db      	uxtb	r3, r3
 80010f2:	4619      	mov	r1, r3
 80010f4:	4610      	mov	r0, r2
 80010f6:	f7ff ff9c 	bl	8001032 <SX1278_write>
	for (i = 0; i < len; i++)
 80010fa:	2300      	movs	r3, #0
 80010fc:	75fb      	strb	r3, [r7, #23]
 80010fe:	e00b      	b.n	8001118 <SX1278_command_burst+0x5c>
	{
		SX1278_write(inst->spi, *(buff + i));	//explanation: *(buff + i) = buff[i]
 8001100:	68fb      	ldr	r3, [r7, #12]
 8001102:	6a18      	ldr	r0, [r3, #32]
 8001104:	7dfb      	ldrb	r3, [r7, #23]
 8001106:	687a      	ldr	r2, [r7, #4]
 8001108:	4413      	add	r3, r2
 800110a:	781b      	ldrb	r3, [r3, #0]
 800110c:	4619      	mov	r1, r3
 800110e:	f7ff ff90 	bl	8001032 <SX1278_write>
	for (i = 0; i < len; i++)
 8001112:	7dfb      	ldrb	r3, [r7, #23]
 8001114:	3301      	adds	r3, #1
 8001116:	75fb      	strb	r3, [r7, #23]
 8001118:	7dfa      	ldrb	r2, [r7, #23]
 800111a:	7abb      	ldrb	r3, [r7, #10]
 800111c:	429a      	cmp	r2, r3
 800111e:	d3ef      	bcc.n	8001100 <SX1278_command_burst+0x44>
	}

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_SET);
 8001120:	68fb      	ldr	r3, [r7, #12]
 8001122:	69d8      	ldr	r0, [r3, #28]
 8001124:	68fb      	ldr	r3, [r7, #12]
 8001126:	8a5b      	ldrh	r3, [r3, #18]
 8001128:	2201      	movs	r2, #1
 800112a:	4619      	mov	r1, r3
 800112c:	f002 fdce 	bl	8003ccc <HAL_GPIO_WritePin>
 8001130:	e000      	b.n	8001134 <SX1278_command_burst+0x78>
	if (len <= 1) return;
 8001132:	bf00      	nop
}
 8001134:	3718      	adds	r7, #24
 8001136:	46bd      	mov	sp, r7
 8001138:	bd80      	pop	{r7, pc}

0800113a <SX1278_read>:

uint8_t SX1278_read(SPI_HandleTypeDef* spi)
{
 800113a:	b580      	push	{r7, lr}
 800113c:	b086      	sub	sp, #24
 800113e:	af02      	add	r7, sp, #8
 8001140:	6078      	str	r0, [r7, #4]
	// reads byte from SPI bus
	uint8_t txByte = 0x00;
 8001142:	2300      	movs	r3, #0
 8001144:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8001146:	2300      	movs	r3, #0
 8001148:	73bb      	strb	r3, [r7, #14]

	HAL_SPI_TransmitReceive(spi, &txByte, &rxByte, 1, 1000);
 800114a:	f107 020e 	add.w	r2, r7, #14
 800114e:	f107 010f 	add.w	r1, r7, #15
 8001152:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001156:	9300      	str	r3, [sp, #0]
 8001158:	2301      	movs	r3, #1
 800115a:	6878      	ldr	r0, [r7, #4]
 800115c:	f006 fce4 	bl	8007b28 <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(spi) != HAL_SPI_STATE_READY);
 8001160:	bf00      	nop
 8001162:	6878      	ldr	r0, [r7, #4]
 8001164:	f006 fe82 	bl	8007e6c <HAL_SPI_GetState>
 8001168:	4603      	mov	r3, r0
 800116a:	2b01      	cmp	r3, #1
 800116c:	d1f9      	bne.n	8001162 <SX1278_read+0x28>

	return rxByte;
 800116e:	7bbb      	ldrb	r3, [r7, #14]
}
 8001170:	4618      	mov	r0, r3
 8001172:	3710      	adds	r7, #16
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}

08001178 <SX1278_read_address>:
uint8_t SX1278_read_address(SX1278* inst, uint8_t addr)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b084      	sub	sp, #16
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
 8001180:	460b      	mov	r3, r1
 8001182:	70fb      	strb	r3, [r7, #3]
	uint8_t recv;

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_RESET);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69d8      	ldr	r0, [r3, #28]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	8a5b      	ldrh	r3, [r3, #18]
 800118c:	2200      	movs	r2, #0
 800118e:	4619      	mov	r1, r3
 8001190:	f002 fd9c 	bl	8003ccc <HAL_GPIO_WritePin>

	SX1278_write(inst->spi, addr);
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	6a1b      	ldr	r3, [r3, #32]
 8001198:	78fa      	ldrb	r2, [r7, #3]
 800119a:	4611      	mov	r1, r2
 800119c:	4618      	mov	r0, r3
 800119e:	f7ff ff48 	bl	8001032 <SX1278_write>
	recv = SX1278_read(inst->spi);
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	6a1b      	ldr	r3, [r3, #32]
 80011a6:	4618      	mov	r0, r3
 80011a8:	f7ff ffc7 	bl	800113a <SX1278_read>
 80011ac:	4603      	mov	r3, r0
 80011ae:	73fb      	strb	r3, [r7, #15]

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_SET);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	69d8      	ldr	r0, [r3, #28]
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	8a5b      	ldrh	r3, [r3, #18]
 80011b8:	2201      	movs	r2, #1
 80011ba:	4619      	mov	r1, r3
 80011bc:	f002 fd86 	bl	8003ccc <HAL_GPIO_WritePin>

	return recv;
 80011c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	3710      	adds	r7, #16
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <SX1278_read_burst>:
void SX1278_read_burst(SX1278* inst, uint8_t addr, uint8_t* buff, uint8_t len)
{
 80011ca:	b590      	push	{r4, r7, lr}
 80011cc:	b087      	sub	sp, #28
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	60f8      	str	r0, [r7, #12]
 80011d2:	607a      	str	r2, [r7, #4]
 80011d4:	461a      	mov	r2, r3
 80011d6:	460b      	mov	r3, r1
 80011d8:	72fb      	strb	r3, [r7, #11]
 80011da:	4613      	mov	r3, r2
 80011dc:	72bb      	strb	r3, [r7, #10]
	uint8_t i;

	if (len <= 1) return;
 80011de:	7abb      	ldrb	r3, [r7, #10]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d92b      	bls.n	800123c <SX1278_read_burst+0x72>

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_RESET);
 80011e4:	68fb      	ldr	r3, [r7, #12]
 80011e6:	69d8      	ldr	r0, [r3, #28]
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	8a5b      	ldrh	r3, [r3, #18]
 80011ec:	2200      	movs	r2, #0
 80011ee:	4619      	mov	r1, r3
 80011f0:	f002 fd6c 	bl	8003ccc <HAL_GPIO_WritePin>

	SX1278_write(inst->spi, addr);
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	6a1b      	ldr	r3, [r3, #32]
 80011f8:	7afa      	ldrb	r2, [r7, #11]
 80011fa:	4611      	mov	r1, r2
 80011fc:	4618      	mov	r0, r3
 80011fe:	f7ff ff18 	bl	8001032 <SX1278_write>
	for (i = 0; i < len; i++)
 8001202:	2300      	movs	r3, #0
 8001204:	75fb      	strb	r3, [r7, #23]
 8001206:	e00c      	b.n	8001222 <SX1278_read_burst+0x58>
	{
		*(buff + i) = SX1278_read(inst->spi);	//explanation: *(buff + i) = buff[i]
 8001208:	68fb      	ldr	r3, [r7, #12]
 800120a:	6a19      	ldr	r1, [r3, #32]
 800120c:	7dfb      	ldrb	r3, [r7, #23]
 800120e:	687a      	ldr	r2, [r7, #4]
 8001210:	18d4      	adds	r4, r2, r3
 8001212:	4608      	mov	r0, r1
 8001214:	f7ff ff91 	bl	800113a <SX1278_read>
 8001218:	4603      	mov	r3, r0
 800121a:	7023      	strb	r3, [r4, #0]
	for (i = 0; i < len; i++)
 800121c:	7dfb      	ldrb	r3, [r7, #23]
 800121e:	3301      	adds	r3, #1
 8001220:	75fb      	strb	r3, [r7, #23]
 8001222:	7dfa      	ldrb	r2, [r7, #23]
 8001224:	7abb      	ldrb	r3, [r7, #10]
 8001226:	429a      	cmp	r2, r3
 8001228:	d3ee      	bcc.n	8001208 <SX1278_read_burst+0x3e>
	}

	HAL_GPIO_WritePin(inst->nss_port, inst->nss, GPIO_PIN_SET);
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	69d8      	ldr	r0, [r3, #28]
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	8a5b      	ldrh	r3, [r3, #18]
 8001232:	2201      	movs	r2, #1
 8001234:	4619      	mov	r1, r3
 8001236:	f002 fd49 	bl	8003ccc <HAL_GPIO_WritePin>
 800123a:	e000      	b.n	800123e <SX1278_read_burst+0x74>
	if (len <= 1) return;
 800123c:	bf00      	nop
}
 800123e:	371c      	adds	r7, #28
 8001240:	46bd      	mov	sp, r7
 8001242:	bd90      	pop	{r4, r7, pc}

08001244 <SX1278_transmit>:

	return true;
}

bool SX1278_transmit(SX1278* inst, uint8_t* txBuffer, uint8_t length)
{
 8001244:	b580      	push	{r7, lr}
 8001246:	b084      	sub	sp, #16
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	4613      	mov	r3, r2
 8001250:	71fb      	strb	r3, [r7, #7]
	// check if the module is ready for the transmission
	if (inst->mode == STANDBY)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	7b1b      	ldrb	r3, [r3, #12]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d130      	bne.n	80012bc <SX1278_transmit+0x78>
	{
		println("[LoRa] Starting transmission...");
 800125a:	481c      	ldr	r0, [pc, #112]	; (80012cc <SX1278_transmit+0x88>)
 800125c:	f7ff fe94 	bl	8000f88 <println>
		SX1278_tx_mode(inst);
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f000 f979 	bl	8001558 <SX1278_tx_mode>
		SX1278_tx_input(inst, txBuffer, length);
 8001266:	79fb      	ldrb	r3, [r7, #7]
 8001268:	461a      	mov	r2, r3
 800126a:	68b9      	ldr	r1, [r7, #8]
 800126c:	68f8      	ldr	r0, [r7, #12]
 800126e:	f000 f873 	bl	8001358 <SX1278_tx_input>
		SX1278_tx_push(inst);
 8001272:	68f8      	ldr	r0, [r7, #12]
 8001274:	f000 f88b 	bl	800138e <SX1278_tx_push>

		if (inst->useDio0IRQ)
 8001278:	68fb      	ldr	r3, [r7, #12]
 800127a:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800127e:	2b00      	cmp	r3, #0
 8001280:	d008      	beq.n	8001294 <SX1278_transmit+0x50>
		{
			//waiting for interrupt
			println("[LoRa] Transmission pushed! Waiting for an interrupt...");
 8001282:	4813      	ldr	r0, [pc, #76]	; (80012d0 <SX1278_transmit+0x8c>)
 8001284:	f7ff fe80 	bl	8000f88 <println>
			inst->pendingIRQ = true;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	2201      	movs	r2, #1
 800128c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			while (HAL_GPIO_ReadPin(inst->dio0_port, inst->dio0) == GPIO_PIN_RESET);

			return SX1278_tx_finish(inst);
		}

		return true;
 8001290:	2301      	movs	r3, #1
 8001292:	e017      	b.n	80012c4 <SX1278_transmit+0x80>
			println("[LoRa] Transmission pushed!");
 8001294:	480f      	ldr	r0, [pc, #60]	; (80012d4 <SX1278_transmit+0x90>)
 8001296:	f7ff fe77 	bl	8000f88 <println>
			while (HAL_GPIO_ReadPin(inst->dio0_port, inst->dio0) == GPIO_PIN_RESET);
 800129a:	bf00      	nop
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	699a      	ldr	r2, [r3, #24]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	8a1b      	ldrh	r3, [r3, #16]
 80012a4:	4619      	mov	r1, r3
 80012a6:	4610      	mov	r0, r2
 80012a8:	f002 fcf8 	bl	8003c9c <HAL_GPIO_ReadPin>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d0f4      	beq.n	800129c <SX1278_transmit+0x58>
			return SX1278_tx_finish(inst);
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f000 f878 	bl	80013a8 <SX1278_tx_finish>
 80012b8:	4603      	mov	r3, r0
 80012ba:	e003      	b.n	80012c4 <SX1278_transmit+0x80>
	}
	else
	{
		println("[LoRa] Cannot transmit...standby");
 80012bc:	4806      	ldr	r0, [pc, #24]	; (80012d8 <SX1278_transmit+0x94>)
 80012be:	f7ff fe63 	bl	8000f88 <println>
		return false;
 80012c2:	2300      	movs	r3, #0
	}
}
 80012c4:	4618      	mov	r0, r3
 80012c6:	3710      	adds	r7, #16
 80012c8:	46bd      	mov	sp, r7
 80012ca:	bd80      	pop	{r7, pc}
 80012cc:	0801187c 	.word	0x0801187c
 80012d0:	0801189c 	.word	0x0801189c
 80012d4:	080118d4 	.word	0x080118d4
 80012d8:	080118f0 	.word	0x080118f0

080012dc <SX1278_receive>:

bool SX1278_receive(SX1278* inst)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	6078      	str	r0, [r7, #4]
	// [!!] writes data to the inst->rxBuffer
	if (inst->mode == STANDBY)
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	7b1b      	ldrb	r3, [r3, #12]
 80012e8:	2b01      	cmp	r3, #1
 80012ea:	d126      	bne.n	800133a <SX1278_receive+0x5e>
	{
		println("[LoRa] Starting receiving...");
 80012ec:	4817      	ldr	r0, [pc, #92]	; (800134c <SX1278_receive+0x70>)
 80012ee:	f7ff fe4b 	bl	8000f88 <println>
		SX1278_rx_mode(inst);
 80012f2:	6878      	ldr	r0, [r7, #4]
 80012f4:	f000 f95e 	bl	80015b4 <SX1278_rx_mode>

		if (inst->useDio0IRQ)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d008      	beq.n	8001314 <SX1278_receive+0x38>
		{
			//waiting for interrupt
			println("[LoRa] Receiver set! Waiting for an interrupt...");
 8001302:	4813      	ldr	r0, [pc, #76]	; (8001350 <SX1278_receive+0x74>)
 8001304:	f7ff fe40 	bl	8000f88 <println>
			inst->pendingIRQ = true;
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2201      	movs	r2, #1
 800130c:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32

			SX1278_rx_get_packet(inst);
			return inst->newPacket;
		}

		return true;
 8001310:	2301      	movs	r3, #1
 8001312:	e016      	b.n	8001342 <SX1278_receive+0x66>
			while (HAL_GPIO_ReadPin(inst->dio0_port, inst->dio0) == GPIO_PIN_RESET);
 8001314:	bf00      	nop
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	699a      	ldr	r2, [r3, #24]
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	8a1b      	ldrh	r3, [r3, #16]
 800131e:	4619      	mov	r1, r3
 8001320:	4610      	mov	r0, r2
 8001322:	f002 fcbb 	bl	8003c9c <HAL_GPIO_ReadPin>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d0f4      	beq.n	8001316 <SX1278_receive+0x3a>
			SX1278_rx_get_packet(inst);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f879 	bl	8001424 <SX1278_rx_get_packet>
			return inst->newPacket;
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001338:	e003      	b.n	8001342 <SX1278_receive+0x66>
	}
	else
	{
		println("[LoRa] Cannot receive...standby");
 800133a:	4806      	ldr	r0, [pc, #24]	; (8001354 <SX1278_receive+0x78>)
 800133c:	f7ff fe24 	bl	8000f88 <println>
		return false;
 8001340:	2300      	movs	r3, #0
	}
}
 8001342:	4618      	mov	r0, r3
 8001344:	3708      	adds	r7, #8
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	08011914 	.word	0x08011914
 8001350:	08011934 	.word	0x08011934
 8001354:	08011968 	.word	0x08011968

08001358 <SX1278_tx_input>:

//#### Data send / receive routines ####

void SX1278_tx_input(SX1278* inst, uint8_t* txBuffer, uint8_t length)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b084      	sub	sp, #16
 800135c:	af00      	add	r7, sp, #0
 800135e:	60f8      	str	r0, [r7, #12]
 8001360:	60b9      	str	r1, [r7, #8]
 8001362:	4613      	mov	r3, r2
 8001364:	71fb      	strb	r3, [r7, #7]
	SX1278_command(inst, LR_RegPayloadLength, length);	//(this register must difine when the data long of one byte in SF is 6)
 8001366:	79fb      	ldrb	r3, [r7, #7]
 8001368:	461a      	mov	r2, r3
 800136a:	2122      	movs	r1, #34	; 0x22
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f7ff fe78 	bl	8001062 <SX1278_command>
	SX1278_command_burst(inst, 0x00, txBuffer, length);
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	68ba      	ldr	r2, [r7, #8]
 8001376:	2100      	movs	r1, #0
 8001378:	68f8      	ldr	r0, [r7, #12]
 800137a:	f7ff fe9f 	bl	80010bc <SX1278_command_burst>

	inst->txLen = length;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	79fa      	ldrb	r2, [r7, #7]
 8001382:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
}
 8001386:	bf00      	nop
 8001388:	3710      	adds	r7, #16
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}

0800138e <SX1278_tx_push>:
void SX1278_tx_push(SX1278* inst)
{
 800138e:	b580      	push	{r7, lr}
 8001390:	b082      	sub	sp, #8
 8001392:	af00      	add	r7, sp, #0
 8001394:	6078      	str	r0, [r7, #4]
	//set module to TX mode and transmit
	SX1278_command(inst, LR_RegOpMode, 0x8b);
 8001396:	228b      	movs	r2, #139	; 0x8b
 8001398:	2101      	movs	r1, #1
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f7ff fe61 	bl	8001062 <SX1278_command>
}
 80013a0:	bf00      	nop
 80013a2:	3708      	adds	r7, #8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}

080013a8 <SX1278_tx_finish>:
bool SX1278_tx_finish(SX1278* inst)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
	inst->irqStatus = SX1278_read_address(inst, LR_RegIrqFlags);
 80013b0:	2112      	movs	r1, #18
 80013b2:	6878      	ldr	r0, [r7, #4]
 80013b4:	f7ff fee0 	bl	8001178 <SX1278_read_address>
 80013b8:	4603      	mov	r3, r0
 80013ba:	461a      	mov	r2, r3
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	inst->txDone = ((inst->irqStatus & IRQ_LR_TXDONE) > 0x00);
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013c8:	f003 0308 	and.w	r3, r3, #8
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	bfcc      	ite	gt
 80013d0:	2301      	movgt	r3, #1
 80013d2:	2300      	movle	r3, #0
 80013d4:	b2da      	uxtb	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	SX1278_clearLoRaIrq(inst);
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f000 f99a 	bl	8001716 <SX1278_clearLoRaIrq>
	SX1278_standby(inst);
 80013e2:	6878      	ldr	r0, [r7, #4]
 80013e4:	f000 f91c 	bl	8001620 <SX1278_standby>

	printLen = sprintf(printBuffer, "[LoRa] Transmission finished! IRQ status: %d (<-should be 8)\r\n", inst->irqStatus);
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80013ee:	461a      	mov	r2, r3
 80013f0:	4909      	ldr	r1, [pc, #36]	; (8001418 <SX1278_tx_finish+0x70>)
 80013f2:	480a      	ldr	r0, [pc, #40]	; (800141c <SX1278_tx_finish+0x74>)
 80013f4:	f00d fbc8 	bl	800eb88 <siprintf>
 80013f8:	4603      	mov	r3, r0
 80013fa:	461a      	mov	r2, r3
 80013fc:	4b08      	ldr	r3, [pc, #32]	; (8001420 <SX1278_tx_finish+0x78>)
 80013fe:	601a      	str	r2, [r3, #0]
	printv(printBuffer, printLen);
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <SX1278_tx_finish+0x78>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	4805      	ldr	r0, [pc, #20]	; (800141c <SX1278_tx_finish+0x74>)
 8001408:	f7ff fe00 	bl	800100c <printv>
	return true;
 800140c:	2301      	movs	r3, #1
}
 800140e:	4618      	mov	r0, r3
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	08011988 	.word	0x08011988
 800141c:	20000374 	.word	0x20000374
 8001420:	20000370 	.word	0x20000370

08001424 <SX1278_rx_get_packet>:

bool SX1278_rx_get_packet(SX1278* inst)
{
 8001424:	b5b0      	push	{r4, r5, r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
	uint8_t addr;
	uint8_t packet_size;

	SX1278_update_IRQ_status(inst);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f93a 	bl	80016a6 <SX1278_update_IRQ_status>

	memset(inst->rxBuffer, 0x00, SX1278_MAX_PACKET);	//clear rxBuffer
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	3335      	adds	r3, #53	; 0x35
 8001436:	f44f 7280 	mov.w	r2, #256	; 0x100
 800143a:	2100      	movs	r1, #0
 800143c:	4618      	mov	r0, r3
 800143e:	f00c fc9e 	bl	800dd7e <memset>

	addr = SX1278_read_address(inst, LR_RegFifoRxCurrentaddr);	//get last packet address
 8001442:	2110      	movs	r1, #16
 8001444:	6878      	ldr	r0, [r7, #4]
 8001446:	f7ff fe97 	bl	8001178 <SX1278_read_address>
 800144a:	4603      	mov	r3, r0
 800144c:	73bb      	strb	r3, [r7, #14]
	SX1278_command(inst, LR_RegFifoAddrPtr, addr);				//set fifo pointer to this address
 800144e:	7bbb      	ldrb	r3, [r7, #14]
 8001450:	461a      	mov	r2, r3
 8001452:	210d      	movs	r1, #13
 8001454:	6878      	ldr	r0, [r7, #4]
 8001456:	f7ff fe04 	bl	8001062 <SX1278_command>

	//When SpreadingFactor = 6, use Implicit Header mode (Excluding internal packet length)
	if (inst->config.spreadingFactor == SX1278_SF_6)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	795b      	ldrb	r3, [r3, #5]
 800145e:	2b06      	cmp	r3, #6
 8001460:	d104      	bne.n	800146c <SX1278_rx_get_packet+0x48>
	{
		// ??? not sure what to put here
		packet_size = inst->txLen;
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001468:	73fb      	strb	r3, [r7, #15]
 800146a:	e005      	b.n	8001478 <SX1278_rx_get_packet+0x54>
	}
	else
	{
		packet_size = SX1278_read_address(inst, LR_RegRxNbBytes); //get the number of received bytes
 800146c:	2113      	movs	r1, #19
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f7ff fe82 	bl	8001178 <SX1278_read_address>
 8001474:	4603      	mov	r3, r0
 8001476:	73fb      	strb	r3, [r7, #15]
	}

	SX1278_read_burst(inst, 0x00, inst->rxBuffer, packet_size);
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f103 0235 	add.w	r2, r3, #53	; 0x35
 800147e:	7bfb      	ldrb	r3, [r7, #15]
 8001480:	2100      	movs	r1, #0
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff fea1 	bl	80011ca <SX1278_read_burst>

	inst->newPacket = (inst->rxTimeout || (inst->crcError && LR_VALIDATE_CRCERROR));
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	inst->rssi = SX1278_getRSSI(inst);
 8001494:	6878      	ldr	r0, [r7, #4]
 8001496:	f000 f94b 	bl	8001730 <SX1278_getRSSI>
 800149a:	4602      	mov	r2, r0
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	62da      	str	r2, [r3, #44]	; 0x2c
	inst->rxLen = packet_size;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	7bfa      	ldrb	r2, [r7, #15]
 80014a4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	SX1278_clearLoRaIrq(inst);
 80014a8:	6878      	ldr	r0, [r7, #4]
 80014aa:	f000 f934 	bl	8001716 <SX1278_clearLoRaIrq>
	SX1278_standby(inst);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 f8b6 	bl	8001620 <SX1278_standby>

	if (inst->rxTimeout)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	d010      	beq.n	80014e0 <SX1278_rx_get_packet+0xbc>
	{
		printLen = sprintf(printBuffer, "[LoRa] Receive timeout! Nothing to listen to.\r\n");
 80014be:	4a21      	ldr	r2, [pc, #132]	; (8001544 <SX1278_rx_get_packet+0x120>)
 80014c0:	4b21      	ldr	r3, [pc, #132]	; (8001548 <SX1278_rx_get_packet+0x124>)
 80014c2:	4614      	mov	r4, r2
 80014c4:	461d      	mov	r5, r3
 80014c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ca:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014cc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014ce:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80014d2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80014d6:	232f      	movs	r3, #47	; 0x2f
 80014d8:	461a      	mov	r2, r3
 80014da:	4b1c      	ldr	r3, [pc, #112]	; (800154c <SX1278_rx_get_packet+0x128>)
 80014dc:	601a      	str	r2, [r3, #0]
 80014de:	e023      	b.n	8001528 <SX1278_rx_get_packet+0x104>
	}
	else if (inst->crcError)
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d010      	beq.n	800150c <SX1278_rx_get_packet+0xe8>
	{
		printLen = sprintf(printBuffer, "[LoRa] CRC error occured. Packet discarded!\r\n");
 80014ea:	4a16      	ldr	r2, [pc, #88]	; (8001544 <SX1278_rx_get_packet+0x120>)
 80014ec:	4b18      	ldr	r3, [pc, #96]	; (8001550 <SX1278_rx_get_packet+0x12c>)
 80014ee:	4614      	mov	r4, r2
 80014f0:	461d      	mov	r5, r3
 80014f2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014f6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80014f8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80014fa:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80014fe:	c407      	stmia	r4!, {r0, r1, r2}
 8001500:	8023      	strh	r3, [r4, #0]
 8001502:	232d      	movs	r3, #45	; 0x2d
 8001504:	461a      	mov	r2, r3
 8001506:	4b11      	ldr	r3, [pc, #68]	; (800154c <SX1278_rx_get_packet+0x128>)
 8001508:	601a      	str	r2, [r3, #0]
 800150a:	e00d      	b.n	8001528 <SX1278_rx_get_packet+0x104>
	}
	else
	{
		printLen = sprintf(printBuffer, "[LoRa] Valid packet received!\r\n");
 800150c:	4a0d      	ldr	r2, [pc, #52]	; (8001544 <SX1278_rx_get_packet+0x120>)
 800150e:	4b11      	ldr	r3, [pc, #68]	; (8001554 <SX1278_rx_get_packet+0x130>)
 8001510:	4614      	mov	r4, r2
 8001512:	461d      	mov	r5, r3
 8001514:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001516:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001518:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800151c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8001520:	231f      	movs	r3, #31
 8001522:	461a      	mov	r2, r3
 8001524:	4b09      	ldr	r3, [pc, #36]	; (800154c <SX1278_rx_get_packet+0x128>)
 8001526:	601a      	str	r2, [r3, #0]
	}
	printv(printBuffer, printLen);
 8001528:	4b08      	ldr	r3, [pc, #32]	; (800154c <SX1278_rx_get_packet+0x128>)
 800152a:	681b      	ldr	r3, [r3, #0]
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <SX1278_rx_get_packet+0x120>)
 8001530:	f7ff fd6c 	bl	800100c <printv>

	return inst->newPacket;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
}
 800153a:	4618      	mov	r0, r3
 800153c:	3710      	adds	r7, #16
 800153e:	46bd      	mov	sp, r7
 8001540:	bdb0      	pop	{r4, r5, r7, pc}
 8001542:	bf00      	nop
 8001544:	20000374 	.word	0x20000374
 8001548:	080119c8 	.word	0x080119c8
 800154c:	20000370 	.word	0x20000370
 8001550:	080119f8 	.word	0x080119f8
 8001554:	08011a28 	.word	0x08011a28

08001558 <SX1278_tx_mode>:

//#### Functions to change SX1278 operation mode ####

void SX1278_tx_mode(SX1278* inst)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
	println("[LoRa] Goes into Transmit mode.");
 8001560:	4813      	ldr	r0, [pc, #76]	; (80015b0 <SX1278_tx_mode+0x58>)
 8001562:	f7ff fd11 	bl	8000f88 <println>
	uint8_t addr;

	SX1278_clearLoRaIrq(inst);
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f000 f8d5 	bl	8001716 <SX1278_clearLoRaIrq>
	SX1278_command(inst, REG_LR_DIOMAPPING1, 0x41);	//DIO0=01, DIO1=00, DIO2=00, DIO3=01
 800156c:	2241      	movs	r2, #65	; 0x41
 800156e:	2140      	movs	r1, #64	; 0x40
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff fd76 	bl	8001062 <SX1278_command>
	SX1278_command(inst, LR_RegIrqFlagsMask, 0xF7);	//Open TxDone interrupt
 8001576:	22f7      	movs	r2, #247	; 0xf7
 8001578:	2111      	movs	r1, #17
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f7ff fd71 	bl	8001062 <SX1278_command>

	addr = SX1278_read_address(inst, LR_RegFifoTxBaseAddr);	//read tx_fifo beginning adress in memory
 8001580:	210e      	movs	r1, #14
 8001582:	6878      	ldr	r0, [r7, #4]
 8001584:	f7ff fdf8 	bl	8001178 <SX1278_read_address>
 8001588:	4603      	mov	r3, r0
 800158a:	73fb      	strb	r3, [r7, #15]
	SX1278_command(inst, LR_RegFifoAddrPtr, addr);			//set fifo pointer there
 800158c:	7bfb      	ldrb	r3, [r7, #15]
 800158e:	461a      	mov	r2, r3
 8001590:	210d      	movs	r1, #13
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f7ff fd65 	bl	8001062 <SX1278_command>

	inst->txLen = 0;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	2200      	movs	r2, #0
 800159c:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
	inst->mode = TX;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2202      	movs	r2, #2
 80015a4:	731a      	strb	r2, [r3, #12]
}
 80015a6:	bf00      	nop
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	08011a48 	.word	0x08011a48

080015b4 <SX1278_rx_mode>:

void SX1278_rx_mode(SX1278* inst)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
	println("[LoRa] Goes into Receive mode.");
 80015bc:	4817      	ldr	r0, [pc, #92]	; (800161c <SX1278_rx_mode+0x68>)
 80015be:	f7ff fce3 	bl	8000f88 <println>
	uint8_t addr;

	SX1278_clearLoRaIrq(inst);
 80015c2:	6878      	ldr	r0, [r7, #4]
 80015c4:	f000 f8a7 	bl	8001716 <SX1278_clearLoRaIrq>
	SX1278_command(inst, REG_LR_DIOMAPPING1, 0x01);	//DIO=00, DIO1=00,DIO2=00, DIO3=01
 80015c8:	2201      	movs	r2, #1
 80015ca:	2140      	movs	r1, #64	; 0x40
 80015cc:	6878      	ldr	r0, [r7, #4]
 80015ce:	f7ff fd48 	bl	8001062 <SX1278_command>
	SX1278_command(inst, LR_RegIrqFlagsMask, 0x1F);	//Open RxDone, RxTimeout, crcError interrupt
 80015d2:	221f      	movs	r2, #31
 80015d4:	2111      	movs	r1, #17
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f7ff fd43 	bl	8001062 <SX1278_command>

	addr = SX1278_read_address(inst, LR_RegFifoRxBaseAddr);	//read rx_fifo beginning adress in memory
 80015dc:	210f      	movs	r1, #15
 80015de:	6878      	ldr	r0, [r7, #4]
 80015e0:	f7ff fdca 	bl	8001178 <SX1278_read_address>
 80015e4:	4603      	mov	r3, r0
 80015e6:	73fb      	strb	r3, [r7, #15]
	SX1278_command(inst, LR_RegFifoAddrPtr, addr);			//set fifo pointer there
 80015e8:	7bfb      	ldrb	r3, [r7, #15]
 80015ea:	461a      	mov	r2, r3
 80015ec:	210d      	movs	r1, #13
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f7ff fd37 	bl	8001062 <SX1278_command>

	SX1278_command(inst, LR_RegOpMode, 0x8d);				//0x8d = 1_00_0_1_101 = Lora, FSK, (r), Low Frequency mode, Rx mode
 80015f4:	228d      	movs	r2, #141	; 0x8d
 80015f6:	2101      	movs	r1, #1
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7ff fd32 	bl	8001062 <SX1278_command>

	inst->crcError = false;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	2200      	movs	r2, #0
 8001602:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
	inst->rxLen = 0;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	2200      	movs	r2, #0
 800160a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	inst->mode = RX;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	2203      	movs	r2, #3
 8001612:	731a      	strb	r2, [r3, #12]
}
 8001614:	bf00      	nop
 8001616:	3710      	adds	r7, #16
 8001618:	46bd      	mov	sp, r7
 800161a:	bd80      	pop	{r7, pc}
 800161c:	08011a68 	.word	0x08011a68

08001620 <SX1278_standby>:
	SX1278_command(inst, LR_RegOpMode, 0x08);
	inst->mode = SLEEP;
}

void SX1278_standby(SX1278* inst)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b082      	sub	sp, #8
 8001624:	af00      	add	r7, sp, #0
 8001626:	6078      	str	r0, [r7, #4]
	println("[LoRa] Goes into Standby mode.");
 8001628:	4807      	ldr	r0, [pc, #28]	; (8001648 <SX1278_standby+0x28>)
 800162a:	f7ff fcad 	bl	8000f88 <println>
	SX1278_command(inst, LR_RegOpMode, 0x09);
 800162e:	2209      	movs	r2, #9
 8001630:	2101      	movs	r1, #1
 8001632:	6878      	ldr	r0, [r7, #4]
 8001634:	f7ff fd15 	bl	8001062 <SX1278_command>
	inst->mode = STANDBY;
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	2201      	movs	r2, #1
 800163c:	731a      	strb	r2, [r3, #12]
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	08011aa8 	.word	0x08011aa8

0800164c <SX1278_dio0_IRQ>:
}

//#### Interrupt methods ####

bool SX1278_dio0_IRQ(SX1278* inst)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
	//function to call when dio0 rises, used only when waiting for the DIO0 interrupt
	//finishes transmit and receive routines
	if (inst->useDio0IRQ && inst->pendingIRQ)
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800165a:	2b00      	cmp	r3, #0
 800165c:	d01e      	beq.n	800169c <SX1278_dio0_IRQ+0x50>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001664:	2b00      	cmp	r3, #0
 8001666:	d019      	beq.n	800169c <SX1278_dio0_IRQ+0x50>
	{
		if (inst->mode == TX)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	7b1b      	ldrb	r3, [r3, #12]
 800166c:	2b02      	cmp	r3, #2
 800166e:	d104      	bne.n	800167a <SX1278_dio0_IRQ+0x2e>
		{
			return SX1278_tx_finish(inst);
 8001670:	6878      	ldr	r0, [r7, #4]
 8001672:	f7ff fe99 	bl	80013a8 <SX1278_tx_finish>
 8001676:	4603      	mov	r3, r0
 8001678:	e011      	b.n	800169e <SX1278_dio0_IRQ+0x52>
		}
		else if (inst->mode == RX)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	7b1b      	ldrb	r3, [r3, #12]
 800167e:	2b03      	cmp	r3, #3
 8001680:	d104      	bne.n	800168c <SX1278_dio0_IRQ+0x40>
		{
			return SX1278_rx_get_packet(inst);
 8001682:	6878      	ldr	r0, [r7, #4]
 8001684:	f7ff fece 	bl	8001424 <SX1278_rx_get_packet>
 8001688:	4603      	mov	r3, r0
 800168a:	e008      	b.n	800169e <SX1278_dio0_IRQ+0x52>
		}
		else
		{
			SX1278_clearLoRaIrq(inst);
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	f000 f842 	bl	8001716 <SX1278_clearLoRaIrq>
			SX1278_standby(inst);
 8001692:	6878      	ldr	r0, [r7, #4]
 8001694:	f7ff ffc4 	bl	8001620 <SX1278_standby>
			return false;
 8001698:	2300      	movs	r3, #0
 800169a:	e000      	b.n	800169e <SX1278_dio0_IRQ+0x52>
		inst->pendingIRQ = false;
		return true;
	}
	else
	{
		return false;
 800169c:	2300      	movs	r3, #0
	}
}
 800169e:	4618      	mov	r0, r3
 80016a0:	3708      	adds	r7, #8
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}

080016a6 <SX1278_update_IRQ_status>:

void SX1278_update_IRQ_status(SX1278* inst)
{
 80016a6:	b580      	push	{r7, lr}
 80016a8:	b082      	sub	sp, #8
 80016aa:	af00      	add	r7, sp, #0
 80016ac:	6078      	str	r0, [r7, #4]
	inst->irqStatus = SX1278_read_address(inst, LR_RegIrqFlags);
 80016ae:	2112      	movs	r1, #18
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff fd61 	bl	8001178 <SX1278_read_address>
 80016b6:	4603      	mov	r3, r0
 80016b8:	461a      	mov	r2, r3
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
	inst->rxTimeout = ((inst->irqStatus & IRQ_LR_RXTIMEOUT) > 0x00);
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	bfcc      	ite	gt
 80016ce:	2301      	movgt	r3, #1
 80016d0:	2300      	movle	r3, #0
 80016d2:	b2da      	uxtb	r2, r3
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	inst->rxDone = 	  ((inst->irqStatus & IRQ_LR_RXDONE) > 0x00);
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	bfcc      	ite	gt
 80016e8:	2301      	movgt	r3, #1
 80016ea:	2300      	movle	r3, #0
 80016ec:	b2da      	uxtb	r2, r3
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	inst->crcError =  ((inst->irqStatus & IRQ_LR_CRCERROR) > 0x00);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80016fa:	f003 0320 	and.w	r3, r3, #32
 80016fe:	2b00      	cmp	r3, #0
 8001700:	bfcc      	ite	gt
 8001702:	2301      	movgt	r3, #1
 8001704:	2300      	movle	r3, #0
 8001706:	b2da      	uxtb	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
}
 800170e:	bf00      	nop
 8001710:	3708      	adds	r7, #8
 8001712:	46bd      	mov	sp, r7
 8001714:	bd80      	pop	{r7, pc}

08001716 <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278* inst)
{
 8001716:	b580      	push	{r7, lr}
 8001718:	b082      	sub	sp, #8
 800171a:	af00      	add	r7, sp, #0
 800171c:	6078      	str	r0, [r7, #4]
	SX1278_command(inst, LR_RegIrqFlags, 0xFF);
 800171e:	22ff      	movs	r2, #255	; 0xff
 8001720:	2112      	movs	r1, #18
 8001722:	6878      	ldr	r0, [r7, #4]
 8001724:	f7ff fc9d 	bl	8001062 <SX1278_command>
}
 8001728:	bf00      	nop
 800172a:	3708      	adds	r7, #8
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <SX1278_getRSSI>:

int SX1278_getRSSI(SX1278* inst)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b082      	sub	sp, #8
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
  return (-164 + SX1278_read_address(inst, LR_RegPktRssiValue));
 8001738:	211a      	movs	r1, #26
 800173a:	6878      	ldr	r0, [r7, #4]
 800173c:	f7ff fd1c 	bl	8001178 <SX1278_read_address>
 8001740:	4603      	mov	r3, r0
 8001742:	3ba4      	subs	r3, #164	; 0xa4
}
 8001744:	4618      	mov	r0, r3
 8001746:	3708      	adds	r7, #8
 8001748:	46bd      	mov	sp, r7
 800174a:	bd80      	pop	{r7, pc}

0800174c <print>:
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
	while (CDC_Transmit_FS((uint8_t*) str, strlen(str)) == USBD_BUSY);
 8001754:	bf00      	nop
 8001756:	6878      	ldr	r0, [r7, #4]
 8001758:	f7fe fd3a 	bl	80001d0 <strlen>
 800175c:	4603      	mov	r3, r0
 800175e:	b29b      	uxth	r3, r3
 8001760:	4619      	mov	r1, r3
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f00b fe98 	bl	800d498 <CDC_Transmit_FS>
 8001768:	4603      	mov	r3, r0
 800176a:	2b01      	cmp	r3, #1
 800176c:	d0f3      	beq.n	8001756 <print+0xa>
};
 800176e:	bf00      	nop
 8001770:	3708      	adds	r7, #8
 8001772:	46bd      	mov	sp, r7
 8001774:	bd80      	pop	{r7, pc}
	...

08001778 <println>:
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b084      	sub	sp, #16
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
	printLen = strlen(str);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7fe fd25 	bl	80001d0 <strlen>
 8001786:	4602      	mov	r2, r0
 8001788:	4b1a      	ldr	r3, [pc, #104]	; (80017f4 <println+0x7c>)
 800178a:	601a      	str	r2, [r3, #0]
	for (i = 0; i < printLen; i++)
 800178c:	2300      	movs	r3, #0
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	e009      	b.n	80017a6 <println+0x2e>
		printBuffer[i] = str[i];
 8001792:	7bfb      	ldrb	r3, [r7, #15]
 8001794:	687a      	ldr	r2, [r7, #4]
 8001796:	441a      	add	r2, r3
 8001798:	7bfb      	ldrb	r3, [r7, #15]
 800179a:	7811      	ldrb	r1, [r2, #0]
 800179c:	4a16      	ldr	r2, [pc, #88]	; (80017f8 <println+0x80>)
 800179e:	54d1      	strb	r1, [r2, r3]
	for (i = 0; i < printLen; i++)
 80017a0:	7bfb      	ldrb	r3, [r7, #15]
 80017a2:	3301      	adds	r3, #1
 80017a4:	73fb      	strb	r3, [r7, #15]
 80017a6:	7bfa      	ldrb	r2, [r7, #15]
 80017a8:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <println+0x7c>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	429a      	cmp	r2, r3
 80017ae:	d3f0      	bcc.n	8001792 <println+0x1a>
	printBuffer[printLen] = '\n';
 80017b0:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <println+0x7c>)
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	4a10      	ldr	r2, [pc, #64]	; (80017f8 <println+0x80>)
 80017b6:	210a      	movs	r1, #10
 80017b8:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 1] = '\r';
 80017ba:	4b0e      	ldr	r3, [pc, #56]	; (80017f4 <println+0x7c>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	3301      	adds	r3, #1
 80017c0:	4a0d      	ldr	r2, [pc, #52]	; (80017f8 <println+0x80>)
 80017c2:	210d      	movs	r1, #13
 80017c4:	54d1      	strb	r1, [r2, r3]
	printBuffer[printLen + 2] = '\0';
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <println+0x7c>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	3302      	adds	r3, #2
 80017cc:	4a0a      	ldr	r2, [pc, #40]	; (80017f8 <println+0x80>)
 80017ce:	2100      	movs	r1, #0
 80017d0:	54d1      	strb	r1, [r2, r3]
 	while (CDC_Transmit_FS((uint8_t*) printBuffer, printLen + 3) == USBD_BUSY);
 80017d2:	bf00      	nop
 80017d4:	4b07      	ldr	r3, [pc, #28]	; (80017f4 <println+0x7c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	b29b      	uxth	r3, r3
 80017da:	3303      	adds	r3, #3
 80017dc:	b29b      	uxth	r3, r3
 80017de:	4619      	mov	r1, r3
 80017e0:	4805      	ldr	r0, [pc, #20]	; (80017f8 <println+0x80>)
 80017e2:	f00b fe59 	bl	800d498 <CDC_Transmit_FS>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b01      	cmp	r3, #1
 80017ea:	d0f3      	beq.n	80017d4 <println+0x5c>
};
 80017ec:	bf00      	nop
 80017ee:	3710      	adds	r7, #16
 80017f0:	46bd      	mov	sp, r7
 80017f2:	bd80      	pop	{r7, pc}
 80017f4:	20000574 	.word	0x20000574
 80017f8:	20000578 	.word	0x20000578

080017fc <printv>:
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b082      	sub	sp, #8
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
	while (CDC_Transmit_FS((uint8_t*) str, len) == USBD_BUSY);
 8001806:	bf00      	nop
 8001808:	683b      	ldr	r3, [r7, #0]
 800180a:	b29b      	uxth	r3, r3
 800180c:	4619      	mov	r1, r3
 800180e:	6878      	ldr	r0, [r7, #4]
 8001810:	f00b fe42 	bl	800d498 <CDC_Transmit_FS>
 8001814:	4603      	mov	r3, r0
 8001816:	2b01      	cmp	r3, #1
 8001818:	d0f6      	beq.n	8001808 <printv+0xc>
}
 800181a:	bf00      	nop
 800181c:	3708      	adds	r7, #8
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
	...

08001824 <millis>:
#include <stdbool.h>
#include "stm32f4xx_hal.h"
#include "main.h"

// TIM5 has 32-bit counter -> takes longer to overflow
static inline uint32_t millis() { return (uint32_t)TIM5->CNT; }
 8001824:	b480      	push	{r7}
 8001826:	af00      	add	r7, sp, #0
 8001828:	4b03      	ldr	r3, [pc, #12]	; (8001838 <millis+0x14>)
 800182a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800182c:	4618      	mov	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001834:	4770      	bx	lr
 8001836:	bf00      	nop
 8001838:	40000c00 	.word	0x40000c00

0800183c <setup>:

int i;
uint32_t lastMillis;

static void setup()
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_RESET);
 8001840:	2200      	movs	r2, #0
 8001842:	2180      	movs	r1, #128	; 0x80
 8001844:	4845      	ldr	r0, [pc, #276]	; (800195c <setup+0x120>)
 8001846:	f002 fa41 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDB_GPIO_Port, LEDB_Pin, GPIO_PIN_RESET);
 800184a:	2200      	movs	r2, #0
 800184c:	2140      	movs	r1, #64	; 0x40
 800184e:	4843      	ldr	r0, [pc, #268]	; (800195c <setup+0x120>)
 8001850:	f002 fa3c 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDC_GPIO_Port, LEDC_Pin, GPIO_PIN_RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800185a:	4841      	ldr	r0, [pc, #260]	; (8001960 <setup+0x124>)
 800185c:	f002 fa36 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LEDD_GPIO_Port, LEDD_Pin, GPIO_PIN_RESET);
 8001860:	2200      	movs	r2, #0
 8001862:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001866:	483e      	ldr	r0, [pc, #248]	; (8001960 <setup+0x124>)
 8001868:	f002 fa30 	bl	8003ccc <HAL_GPIO_WritePin>

	while (HAL_GPIO_ReadPin(BTN_USR_GPIO_Port, BTN_USR_Pin) == GPIO_PIN_SET)
 800186c:	e01f      	b.n	80018ae <setup+0x72>
	{
		print("Waiting for button press..");
 800186e:	483d      	ldr	r0, [pc, #244]	; (8001964 <setup+0x128>)
 8001870:	f7ff ff6c 	bl	800174c <print>
		printLen = sprintf(printBuffer, "%d(<-should be ~100)\n\r", (int)(millis() - lastMillis));
 8001874:	f7ff ffd6 	bl	8001824 <millis>
 8001878:	4602      	mov	r2, r0
 800187a:	4b3b      	ldr	r3, [pc, #236]	; (8001968 <setup+0x12c>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	1ad3      	subs	r3, r2, r3
 8001880:	461a      	mov	r2, r3
 8001882:	493a      	ldr	r1, [pc, #232]	; (800196c <setup+0x130>)
 8001884:	483a      	ldr	r0, [pc, #232]	; (8001970 <setup+0x134>)
 8001886:	f00d f97f 	bl	800eb88 <siprintf>
 800188a:	4603      	mov	r3, r0
 800188c:	461a      	mov	r2, r3
 800188e:	4b39      	ldr	r3, [pc, #228]	; (8001974 <setup+0x138>)
 8001890:	601a      	str	r2, [r3, #0]
		printv(printBuffer, printLen);	//should print: 100
 8001892:	4b38      	ldr	r3, [pc, #224]	; (8001974 <setup+0x138>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4619      	mov	r1, r3
 8001898:	4835      	ldr	r0, [pc, #212]	; (8001970 <setup+0x134>)
 800189a:	f7ff ffaf 	bl	80017fc <printv>
		lastMillis = millis();
 800189e:	f7ff ffc1 	bl	8001824 <millis>
 80018a2:	4602      	mov	r2, r0
 80018a4:	4b30      	ldr	r3, [pc, #192]	; (8001968 <setup+0x12c>)
 80018a6:	601a      	str	r2, [r3, #0]
		HAL_Delay(100);
 80018a8:	2064      	movs	r0, #100	; 0x64
 80018aa:	f001 fb8d 	bl	8002fc8 <HAL_Delay>
	while (HAL_GPIO_ReadPin(BTN_USR_GPIO_Port, BTN_USR_Pin) == GPIO_PIN_SET)
 80018ae:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018b2:	4831      	ldr	r0, [pc, #196]	; (8001978 <setup+0x13c>)
 80018b4:	f002 f9f2 	bl	8003c9c <HAL_GPIO_ReadPin>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b01      	cmp	r3, #1
 80018bc:	d0d7      	beq.n	800186e <setup+0x32>
	}

	HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_SET);
 80018be:	2201      	movs	r2, #1
 80018c0:	2180      	movs	r1, #128	; 0x80
 80018c2:	4826      	ldr	r0, [pc, #152]	; (800195c <setup+0x120>)
 80018c4:	f002 fa02 	bl	8003ccc <HAL_GPIO_WritePin>
	println("Hello world!!");
 80018c8:	482c      	ldr	r0, [pc, #176]	; (800197c <setup+0x140>)
 80018ca:	f7ff ff55 	bl	8001778 <println>
	HAL_Delay(500);
 80018ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80018d2:	f001 fb79 	bl	8002fc8 <HAL_Delay>
	HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_RESET);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2180      	movs	r1, #128	; 0x80
 80018da:	4820      	ldr	r0, [pc, #128]	; (800195c <setup+0x120>)
 80018dc:	f002 f9f6 	bl	8003ccc <HAL_GPIO_WritePin>
		//radio_procedure();	//starts radio loop, now radio wokrs dependend on DIO0 interrupt in ping-pong mode
	}

	sd_begin();
	 */
	println("[MOT] WATCH OUT NOW! THERE IS A CHANCE THAT PWM POLARITY IS FLIPPED!");
 80018e0:	4827      	ldr	r0, [pc, #156]	; (8001980 <setup+0x144>)
 80018e2:	f7ff ff49 	bl	8001778 <println>
	println("[MOT] IN THIS CASE MOTORS WILL TURN ON AND WONT STOP!!!!");
 80018e6:	4827      	ldr	r0, [pc, #156]	; (8001984 <setup+0x148>)
 80018e8:	f7ff ff46 	bl	8001778 <println>
	println("[MOT] Starting in 5 seconds!!");
 80018ec:	4826      	ldr	r0, [pc, #152]	; (8001988 <setup+0x14c>)
 80018ee:	f7ff ff43 	bl	8001778 <println>
	HAL_Delay(2000);
 80018f2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80018f6:	f001 fb67 	bl	8002fc8 <HAL_Delay>
	print("[MOT] 3..");
 80018fa:	4824      	ldr	r0, [pc, #144]	; (800198c <setup+0x150>)
 80018fc:	f7ff ff26 	bl	800174c <print>
	HAL_Delay(1000);
 8001900:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001904:	f001 fb60 	bl	8002fc8 <HAL_Delay>
	print("2..");
 8001908:	4821      	ldr	r0, [pc, #132]	; (8001990 <setup+0x154>)
 800190a:	f7ff ff1f 	bl	800174c <print>
	HAL_Delay(1000);
 800190e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001912:	f001 fb59 	bl	8002fc8 <HAL_Delay>
	print("1..");
 8001916:	481f      	ldr	r0, [pc, #124]	; (8001994 <setup+0x158>)
 8001918:	f7ff ff18 	bl	800174c <print>
	HAL_Delay(1000);
 800191c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001920:	f001 fb52 	bl	8002fc8 <HAL_Delay>
	println("0");
 8001924:	481c      	ldr	r0, [pc, #112]	; (8001998 <setup+0x15c>)
 8001926:	f7ff ff27 	bl	8001778 <println>

	motL = 0;
 800192a:	4b1c      	ldr	r3, [pc, #112]	; (800199c <setup+0x160>)
 800192c:	2200      	movs	r2, #0
 800192e:	701a      	strb	r2, [r3, #0]
	motR = 0;
 8001930:	4b1b      	ldr	r3, [pc, #108]	; (80019a0 <setup+0x164>)
 8001932:	2200      	movs	r2, #0
 8001934:	701a      	strb	r2, [r3, #0]
	enableMotors();
 8001936:	f000 f9df 	bl	8001cf8 <enableMotors>
	setPwmFrequency(720);
 800193a:	f44f 7034 	mov.w	r0, #720	; 0x2d0
 800193e:	f000 fa29 	bl	8001d94 <setPwmFrequency>
	println("[MOT] Same frequency as in CanSatKit. Sound should be the same.");
 8001942:	4818      	ldr	r0, [pc, #96]	; (80019a4 <setup+0x168>)
 8001944:	f7ff ff18 	bl	8001778 <println>
	setMotorTimeout(1000);
 8001948:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800194c:	f000 fa7e 	bl	8001e4c <setMotorTimeout>
	println("[MOT] Left motor: GPIO (copy on P7), Right motor: PWM (copy on P6)");
 8001950:	4815      	ldr	r0, [pc, #84]	; (80019a8 <setup+0x16c>)
 8001952:	f7ff ff11 	bl	8001778 <println>

}
 8001956:	bf00      	nop
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40020800 	.word	0x40020800
 8001960:	40020400 	.word	0x40020400
 8001964:	08011adc 	.word	0x08011adc
 8001968:	20000be4 	.word	0x20000be4
 800196c:	08011af8 	.word	0x08011af8
 8001970:	20000578 	.word	0x20000578
 8001974:	20000574 	.word	0x20000574
 8001978:	40020000 	.word	0x40020000
 800197c:	08011b10 	.word	0x08011b10
 8001980:	08011b20 	.word	0x08011b20
 8001984:	08011b68 	.word	0x08011b68
 8001988:	08011ba4 	.word	0x08011ba4
 800198c:	08011bc4 	.word	0x08011bc4
 8001990:	08011bd0 	.word	0x08011bd0
 8001994:	08011bd4 	.word	0x08011bd4
 8001998:	08011bd8 	.word	0x08011bd8
 800199c:	20000778 	.word	0x20000778
 80019a0:	20000779 	.word	0x20000779
 80019a4:	08011bdc 	.word	0x08011bdc
 80019a8:	08011c1c 	.word	0x08011c1c

080019ac <loop>:

static void loop()
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	//println("#######################");
	//println("[MOT] Motor test! Press USR.");
	//println("#######################");
	for (i = 0; i < 255; i++)
 80019b0:	4b55      	ldr	r3, [pc, #340]	; (8001b08 <loop+0x15c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
 80019b6:	e04c      	b.n	8001a52 <loop+0xa6>
	{
		if (HAL_GPIO_ReadPin(BTN_USR_GPIO_Port, BTN_USR_Pin) == GPIO_PIN_RESET)
 80019b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019bc:	4853      	ldr	r0, [pc, #332]	; (8001b0c <loop+0x160>)
 80019be:	f002 f96d 	bl	8003c9c <HAL_GPIO_ReadPin>
 80019c2:	4603      	mov	r3, r0
 80019c4:	2b00      	cmp	r3, #0
 80019c6:	d12b      	bne.n	8001a20 <loop+0x74>
		{
			setMotors(i, i);
 80019c8:	4b4f      	ldr	r3, [pc, #316]	; (8001b08 <loop+0x15c>)
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	b2da      	uxtb	r2, r3
 80019ce:	4b4e      	ldr	r3, [pc, #312]	; (8001b08 <loop+0x15c>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	b2db      	uxtb	r3, r3
 80019d4:	4619      	mov	r1, r3
 80019d6:	4610      	mov	r0, r2
 80019d8:	f000 f8f8 	bl	8001bcc <setMotors>
			HAL_GPIO_WritePin(EN_L_GPIO_Port, EN_L_Pin, (i % 2 == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80019dc:	4b4a      	ldr	r3, [pc, #296]	; (8001b08 <loop+0x15c>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f003 0301 	and.w	r3, r3, #1
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	bf14      	ite	ne
 80019e8:	2301      	movne	r3, #1
 80019ea:	2300      	moveq	r3, #0
 80019ec:	b2db      	uxtb	r3, r3
 80019ee:	461a      	mov	r2, r3
 80019f0:	2102      	movs	r1, #2
 80019f2:	4846      	ldr	r0, [pc, #280]	; (8001b0c <loop+0x160>)
 80019f4:	f002 f96a 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(P7_GPIO_Port, P7_Pin, (i % 2 == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 80019f8:	4b43      	ldr	r3, [pc, #268]	; (8001b08 <loop+0x15c>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	f003 0301 	and.w	r3, r3, #1
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	bf14      	ite	ne
 8001a04:	2301      	movne	r3, #1
 8001a06:	2300      	moveq	r3, #0
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	2110      	movs	r1, #16
 8001a0e:	483f      	ldr	r0, [pc, #252]	; (8001b0c <loop+0x160>)
 8001a10:	f002 f95c 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_SET);
 8001a14:	2201      	movs	r2, #1
 8001a16:	2180      	movs	r1, #128	; 0x80
 8001a18:	483d      	ldr	r0, [pc, #244]	; (8001b10 <loop+0x164>)
 8001a1a:	f002 f957 	bl	8003ccc <HAL_GPIO_WritePin>
 8001a1e:	e010      	b.n	8001a42 <loop+0x96>
		}
		else
		{
			haltMotors();
 8001a20:	f000 f950 	bl	8001cc4 <haltMotors>
			HAL_GPIO_WritePin(EN_L_GPIO_Port, EN_L_Pin, GPIO_PIN_RESET);
 8001a24:	2200      	movs	r2, #0
 8001a26:	2102      	movs	r1, #2
 8001a28:	4838      	ldr	r0, [pc, #224]	; (8001b0c <loop+0x160>)
 8001a2a:	f002 f94f 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(P7_GPIO_Port, P7_Pin, GPIO_PIN_RESET);
 8001a2e:	2200      	movs	r2, #0
 8001a30:	2110      	movs	r1, #16
 8001a32:	4836      	ldr	r0, [pc, #216]	; (8001b0c <loop+0x160>)
 8001a34:	f002 f94a 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_RESET);
 8001a38:	2200      	movs	r2, #0
 8001a3a:	2180      	movs	r1, #128	; 0x80
 8001a3c:	4834      	ldr	r0, [pc, #208]	; (8001b10 <loop+0x164>)
 8001a3e:	f002 f945 	bl	8003ccc <HAL_GPIO_WritePin>
		}

		HAL_Delay(10);
 8001a42:	200a      	movs	r0, #10
 8001a44:	f001 fac0 	bl	8002fc8 <HAL_Delay>
	for (i = 0; i < 255; i++)
 8001a48:	4b2f      	ldr	r3, [pc, #188]	; (8001b08 <loop+0x15c>)
 8001a4a:	681b      	ldr	r3, [r3, #0]
 8001a4c:	3301      	adds	r3, #1
 8001a4e:	4a2e      	ldr	r2, [pc, #184]	; (8001b08 <loop+0x15c>)
 8001a50:	6013      	str	r3, [r2, #0]
 8001a52:	4b2d      	ldr	r3, [pc, #180]	; (8001b08 <loop+0x15c>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	2bfe      	cmp	r3, #254	; 0xfe
 8001a58:	ddae      	ble.n	80019b8 <loop+0xc>
	}
	for (i = 255; i >= 0; i--)
 8001a5a:	4b2b      	ldr	r3, [pc, #172]	; (8001b08 <loop+0x15c>)
 8001a5c:	22ff      	movs	r2, #255	; 0xff
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	e04c      	b.n	8001afc <loop+0x150>
	{
		if (HAL_GPIO_ReadPin(BTN_USR_GPIO_Port, BTN_USR_Pin) == GPIO_PIN_RESET)
 8001a62:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a66:	4829      	ldr	r0, [pc, #164]	; (8001b0c <loop+0x160>)
 8001a68:	f002 f918 	bl	8003c9c <HAL_GPIO_ReadPin>
 8001a6c:	4603      	mov	r3, r0
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d12b      	bne.n	8001aca <loop+0x11e>
		{
			setMotors(i, i);
 8001a72:	4b25      	ldr	r3, [pc, #148]	; (8001b08 <loop+0x15c>)
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	b2da      	uxtb	r2, r3
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <loop+0x15c>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	b2db      	uxtb	r3, r3
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4610      	mov	r0, r2
 8001a82:	f000 f8a3 	bl	8001bcc <setMotors>
			HAL_GPIO_WritePin(EN_L_GPIO_Port, EN_L_Pin, (i % 2 == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <loop+0x15c>)
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f003 0301 	and.w	r3, r3, #1
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	bf14      	ite	ne
 8001a92:	2301      	movne	r3, #1
 8001a94:	2300      	moveq	r3, #0
 8001a96:	b2db      	uxtb	r3, r3
 8001a98:	461a      	mov	r2, r3
 8001a9a:	2102      	movs	r1, #2
 8001a9c:	481b      	ldr	r0, [pc, #108]	; (8001b0c <loop+0x160>)
 8001a9e:	f002 f915 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(P7_GPIO_Port, P7_Pin, (i % 2 == 0) ? GPIO_PIN_RESET : GPIO_PIN_SET);
 8001aa2:	4b19      	ldr	r3, [pc, #100]	; (8001b08 <loop+0x15c>)
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	f003 0301 	and.w	r3, r3, #1
 8001aaa:	2b00      	cmp	r3, #0
 8001aac:	bf14      	ite	ne
 8001aae:	2301      	movne	r3, #1
 8001ab0:	2300      	moveq	r3, #0
 8001ab2:	b2db      	uxtb	r3, r3
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	2110      	movs	r1, #16
 8001ab8:	4814      	ldr	r0, [pc, #80]	; (8001b0c <loop+0x160>)
 8001aba:	f002 f907 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_SET);
 8001abe:	2201      	movs	r2, #1
 8001ac0:	2180      	movs	r1, #128	; 0x80
 8001ac2:	4813      	ldr	r0, [pc, #76]	; (8001b10 <loop+0x164>)
 8001ac4:	f002 f902 	bl	8003ccc <HAL_GPIO_WritePin>
 8001ac8:	e010      	b.n	8001aec <loop+0x140>
		}
		else
		{
			haltMotors();
 8001aca:	f000 f8fb 	bl	8001cc4 <haltMotors>
			HAL_GPIO_WritePin(EN_L_GPIO_Port, EN_L_Pin, GPIO_PIN_RESET);
 8001ace:	2200      	movs	r2, #0
 8001ad0:	2102      	movs	r1, #2
 8001ad2:	480e      	ldr	r0, [pc, #56]	; (8001b0c <loop+0x160>)
 8001ad4:	f002 f8fa 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(P7_GPIO_Port, P7_Pin, GPIO_PIN_RESET);
 8001ad8:	2200      	movs	r2, #0
 8001ada:	2110      	movs	r1, #16
 8001adc:	480b      	ldr	r0, [pc, #44]	; (8001b0c <loop+0x160>)
 8001ade:	f002 f8f5 	bl	8003ccc <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LEDA_GPIO_Port, LEDA_Pin, GPIO_PIN_RESET);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2180      	movs	r1, #128	; 0x80
 8001ae6:	480a      	ldr	r0, [pc, #40]	; (8001b10 <loop+0x164>)
 8001ae8:	f002 f8f0 	bl	8003ccc <HAL_GPIO_WritePin>
		}

		HAL_Delay(10);
 8001aec:	200a      	movs	r0, #10
 8001aee:	f001 fa6b 	bl	8002fc8 <HAL_Delay>
	for (i = 255; i >= 0; i--)
 8001af2:	4b05      	ldr	r3, [pc, #20]	; (8001b08 <loop+0x15c>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	3b01      	subs	r3, #1
 8001af8:	4a03      	ldr	r2, [pc, #12]	; (8001b08 <loop+0x15c>)
 8001afa:	6013      	str	r3, [r2, #0]
 8001afc:	4b02      	ldr	r3, [pc, #8]	; (8001b08 <loop+0x15c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	2b00      	cmp	r3, #0
 8001b02:	daae      	bge.n	8001a62 <loop+0xb6>
			printv(printBuffer, radio.txLen + 23);
			radio.txDone = false;
		}
	}
	*/
}
 8001b04:	bf00      	nop
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	20000adc 	.word	0x20000adc
 8001b0c:	40020000 	.word	0x40020000
 8001b10:	40020800 	.word	0x40020800

08001b14 <radio_procedure>:

static void radio_procedure()
{
 8001b14:	b5b0      	push	{r4, r5, r7, lr}
 8001b16:	af00      	add	r7, sp, #0
	if (nextTX)
 8001b18:	4b19      	ldr	r3, [pc, #100]	; (8001b80 <radio_procedure+0x6c>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d026      	beq.n	8001b6e <radio_procedure+0x5a>
	{
		memset(sendBuffer, 0x00, SX1278_MAX_PACKET);
 8001b20:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001b24:	2100      	movs	r1, #0
 8001b26:	4817      	ldr	r0, [pc, #92]	; (8001b84 <radio_procedure+0x70>)
 8001b28:	f00c f929 	bl	800dd7e <memset>
		message_length = sprintf(sendBuffer, "Cats can have little a salami.");
 8001b2c:	4a15      	ldr	r2, [pc, #84]	; (8001b84 <radio_procedure+0x70>)
 8001b2e:	4b16      	ldr	r3, [pc, #88]	; (8001b88 <radio_procedure+0x74>)
 8001b30:	4615      	mov	r5, r2
 8001b32:	461c      	mov	r4, r3
 8001b34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b36:	6028      	str	r0, [r5, #0]
 8001b38:	6069      	str	r1, [r5, #4]
 8001b3a:	60aa      	str	r2, [r5, #8]
 8001b3c:	60eb      	str	r3, [r5, #12]
 8001b3e:	cc07      	ldmia	r4!, {r0, r1, r2}
 8001b40:	6128      	str	r0, [r5, #16]
 8001b42:	6169      	str	r1, [r5, #20]
 8001b44:	61aa      	str	r2, [r5, #24]
 8001b46:	8823      	ldrh	r3, [r4, #0]
 8001b48:	78a2      	ldrb	r2, [r4, #2]
 8001b4a:	83ab      	strh	r3, [r5, #28]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	77ab      	strb	r3, [r5, #30]
 8001b50:	231e      	movs	r3, #30
 8001b52:	b2da      	uxtb	r2, r3
 8001b54:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <radio_procedure+0x78>)
 8001b56:	701a      	strb	r2, [r3, #0]
		SX1278_transmit(&radio, sendBuffer, message_length);
 8001b58:	4b0c      	ldr	r3, [pc, #48]	; (8001b8c <radio_procedure+0x78>)
 8001b5a:	781b      	ldrb	r3, [r3, #0]
 8001b5c:	461a      	mov	r2, r3
 8001b5e:	4909      	ldr	r1, [pc, #36]	; (8001b84 <radio_procedure+0x70>)
 8001b60:	480b      	ldr	r0, [pc, #44]	; (8001b90 <radio_procedure+0x7c>)
 8001b62:	f7ff fb6f 	bl	8001244 <SX1278_transmit>

		nextTX = false;
 8001b66:	4b06      	ldr	r3, [pc, #24]	; (8001b80 <radio_procedure+0x6c>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	701a      	strb	r2, [r3, #0]
	{
		SX1278_receive(&radio);

		nextTX = true;
	}
}
 8001b6c:	e005      	b.n	8001b7a <radio_procedure+0x66>
		SX1278_receive(&radio);
 8001b6e:	4808      	ldr	r0, [pc, #32]	; (8001b90 <radio_procedure+0x7c>)
 8001b70:	f7ff fbb4 	bl	80012dc <SX1278_receive>
		nextTX = true;
 8001b74:	4b02      	ldr	r3, [pc, #8]	; (8001b80 <radio_procedure+0x6c>)
 8001b76:	2201      	movs	r2, #1
 8001b78:	701a      	strb	r2, [r3, #0]
}
 8001b7a:	bf00      	nop
 8001b7c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b7e:	bf00      	nop
 8001b80:	20000be0 	.word	0x20000be0
 8001b84:	20000ae0 	.word	0x20000ae0
 8001b88:	08011c60 	.word	0x08011c60
 8001b8c:	200009a0 	.word	0x200009a0
 8001b90:	200009a4 	.word	0x200009a4

08001b94 <dio0_IRQ>:

	return true;
}

static void dio0_IRQ()
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	af00      	add	r7, sp, #0
	if (radio.pendingIRQ)
 8001b98:	4b09      	ldr	r3, [pc, #36]	; (8001bc0 <dio0_IRQ+0x2c>)
 8001b9a:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d008      	beq.n	8001bb4 <dio0_IRQ+0x20>
	{
		println("[LoRa] DIO0 interrupt received.");
 8001ba2:	4808      	ldr	r0, [pc, #32]	; (8001bc4 <dio0_IRQ+0x30>)
 8001ba4:	f7ff fde8 	bl	8001778 <println>
		SX1278_dio0_IRQ(&radio);
 8001ba8:	4805      	ldr	r0, [pc, #20]	; (8001bc0 <dio0_IRQ+0x2c>)
 8001baa:	f7ff fd4f 	bl	800164c <SX1278_dio0_IRQ>
		radio_procedure();
 8001bae:	f7ff ffb1 	bl	8001b14 <radio_procedure>
	}
	else
	{
		println("[LoRa] DIO0 interrupt received but NOT used!");
	}
}
 8001bb2:	e002      	b.n	8001bba <dio0_IRQ+0x26>
		println("[LoRa] DIO0 interrupt received but NOT used!");
 8001bb4:	4804      	ldr	r0, [pc, #16]	; (8001bc8 <dio0_IRQ+0x34>)
 8001bb6:	f7ff fddf 	bl	8001778 <println>
}
 8001bba:	bf00      	nop
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	200009a4 	.word	0x200009a4
 8001bc4:	08011d4c 	.word	0x08011d4c
 8001bc8:	08011d6c 	.word	0x08011d6c

08001bcc <setMotors>:
// DRV8838 has max of 250kHz PWM frequency
// Motors will automatically turn off after (TIM4->ARR * 1ms) time, default 100ms
// Any new value applied will reset timeout timer

static void setMotors(uint8_t pwmL, uint8_t pwmR)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	b083      	sub	sp, #12
 8001bd0:	af00      	add	r7, sp, #0
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	460a      	mov	r2, r1
 8001bd6:	71fb      	strb	r3, [r7, #7]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	71bb      	strb	r3, [r7, #6]
	//							    			some value	 / [0.0:1.0] duty cycle
	if (pwmL != 0) TIM2->CCR2 = (uint32_t)((float)TIM2->ARR / ((float)pwmL / (float)(PWM_RESOLUTION)));
 8001bdc:	79fb      	ldrb	r3, [r7, #7]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	d019      	beq.n	8001c16 <setMotors+0x4a>
 8001be2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001be8:	ee07 3a90 	vmov	s15, r3
 8001bec:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001bf0:	79fb      	ldrb	r3, [r7, #7]
 8001bf2:	ee07 3a90 	vmov	s15, r3
 8001bf6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001bfa:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8001cb8 <setMotors+0xec>
 8001bfe:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001c02:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c06:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c0a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c0e:	ee17 2a90 	vmov	r2, s15
 8001c12:	639a      	str	r2, [r3, #56]	; 0x38
 8001c14:	e005      	b.n	8001c22 <setMotors+0x56>
	else TIM2->CCR2 = TIM2->ARR;
 8001c16:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c1a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c20:	6393      	str	r3, [r2, #56]	; 0x38
	if (pwmR != 0) TIM2->CCR4 = (uint32_t)((float)TIM2->ARR / ((float)pwmR / (float)(PWM_RESOLUTION)));
 8001c22:	79bb      	ldrb	r3, [r7, #6]
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d019      	beq.n	8001c5c <setMotors+0x90>
 8001c28:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c2e:	ee07 3a90 	vmov	s15, r3
 8001c32:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c36:	79bb      	ldrb	r3, [r7, #6]
 8001c38:	ee07 3a90 	vmov	s15, r3
 8001c3c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c40:	ed9f 6a1d 	vldr	s12, [pc, #116]	; 8001cb8 <setMotors+0xec>
 8001c44:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001c48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c4c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c50:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c54:	ee17 2a90 	vmov	r2, s15
 8001c58:	641a      	str	r2, [r3, #64]	; 0x40
 8001c5a:	e005      	b.n	8001c68 <setMotors+0x9c>
	else TIM2->CCR4 = TIM2->ARR;
 8001c5c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001c60:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c66:	6413      	str	r3, [r2, #64]	; 0x40

	//todelete
	if (pwmR != 0) TIM3->CCR3 = (uint32_t)((float)TIM3->ARR / ((float)pwmR / (float)(PWM_RESOLUTION)));
 8001c68:	79bb      	ldrb	r3, [r7, #6]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d017      	beq.n	8001c9e <setMotors+0xd2>
 8001c6e:	4b13      	ldr	r3, [pc, #76]	; (8001cbc <setMotors+0xf0>)
 8001c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001c72:	ee07 3a90 	vmov	s15, r3
 8001c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001c7a:	79bb      	ldrb	r3, [r7, #6]
 8001c7c:	ee07 3a90 	vmov	s15, r3
 8001c80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c84:	ed9f 6a0c 	vldr	s12, [pc, #48]	; 8001cb8 <setMotors+0xec>
 8001c88:	ee87 7a86 	vdiv.f32	s14, s15, s12
 8001c8c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c90:	4b0a      	ldr	r3, [pc, #40]	; (8001cbc <setMotors+0xf0>)
 8001c92:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001c96:	ee17 2a90 	vmov	r2, s15
 8001c9a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001c9c:	e003      	b.n	8001ca6 <setMotors+0xda>
	else TIM3->CCR3 = TIM3->ARR;
 8001c9e:	4b07      	ldr	r3, [pc, #28]	; (8001cbc <setMotors+0xf0>)
 8001ca0:	4a06      	ldr	r2, [pc, #24]	; (8001cbc <setMotors+0xf0>)
 8001ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ca4:	63d3      	str	r3, [r2, #60]	; 0x3c

	TIM4->CNT = 0;	// reset timer counter -> clears motor timeout
 8001ca6:	4b06      	ldr	r3, [pc, #24]	; (8001cc0 <setMotors+0xf4>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001cac:	bf00      	nop
 8001cae:	370c      	adds	r7, #12
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb6:	4770      	bx	lr
 8001cb8:	43800000 	.word	0x43800000
 8001cbc:	40000400 	.word	0x40000400
 8001cc0:	40000800 	.word	0x40000800

08001cc4 <haltMotors>:

static void haltMotors()
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
	// Function called on TIM4 overflow interrupt
	TIM2->CCR2 = 0;
 8001cc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001ccc:	2200      	movs	r2, #0
 8001cce:	639a      	str	r2, [r3, #56]	; 0x38
	TIM2->CCR4 = 0;
 8001cd0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	641a      	str	r2, [r3, #64]	; 0x40

	//todelete
	TIM3->CCR3 = 0;
 8001cd8:	4b05      	ldr	r3, [pc, #20]	; (8001cf0 <haltMotors+0x2c>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	63da      	str	r2, [r3, #60]	; 0x3c

	TIM4->CNT = 0;	// reset timer counter -> clears motor timeout
 8001cde:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <haltMotors+0x30>)
 8001ce0:	2200      	movs	r2, #0
 8001ce2:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001ce4:	bf00      	nop
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cec:	4770      	bx	lr
 8001cee:	bf00      	nop
 8001cf0:	40000400 	.word	0x40000400
 8001cf4:	40000800 	.word	0x40000800

08001cf8 <enableMotors>:

static void enableMotors()
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
	haltMotors();
 8001cfc:	f7ff ffe2 	bl	8001cc4 <haltMotors>

	MAX_PWM_FREQ = 42000000 / (2 * PWM_RESOLUTION); // 82031 Hz for 256 resolution
 8001d00:	4b1e      	ldr	r3, [pc, #120]	; (8001d7c <enableMotors+0x84>)
 8001d02:	4a1f      	ldr	r2, [pc, #124]	; (8001d80 <enableMotors+0x88>)
 8001d04:	601a      	str	r2, [r3, #0]
	setPwmFrequency(MAX_PWM_FREQ);
 8001d06:	4b1d      	ldr	r3, [pc, #116]	; (8001d7c <enableMotors+0x84>)
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	f000 f842 	bl	8001d94 <setPwmFrequency>

	motL_forward = true;
 8001d10:	4b1c      	ldr	r3, [pc, #112]	; (8001d84 <enableMotors+0x8c>)
 8001d12:	2201      	movs	r2, #1
 8001d14:	701a      	strb	r2, [r3, #0]
	motR_forward = true;
 8001d16:	4b1c      	ldr	r3, [pc, #112]	; (8001d88 <enableMotors+0x90>)
 8001d18:	2201      	movs	r2, #1
 8001d1a:	701a      	strb	r2, [r3, #0]

	// flip direction based on config
	HAL_GPIO_WritePin(PH_L_GPIO_Port, PH_L_Pin, motL_forward ^ MOTOR_L_DIR);
 8001d1c:	4b19      	ldr	r3, [pc, #100]	; (8001d84 <enableMotors+0x8c>)
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	f083 0301 	eor.w	r3, r3, #1
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	461a      	mov	r2, r3
 8001d28:	2101      	movs	r1, #1
 8001d2a:	4818      	ldr	r0, [pc, #96]	; (8001d8c <enableMotors+0x94>)
 8001d2c:	f001 ffce 	bl	8003ccc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(PH_R_GPIO_Port, PH_R_Pin, motR_forward ^ MOTOR_R_DIR);
 8001d30:	4b15      	ldr	r3, [pc, #84]	; (8001d88 <enableMotors+0x90>)
 8001d32:	781b      	ldrb	r3, [r3, #0]
 8001d34:	f083 0301 	eor.w	r3, r3, #1
 8001d38:	b2db      	uxtb	r3, r3
 8001d3a:	461a      	mov	r2, r3
 8001d3c:	2104      	movs	r1, #4
 8001d3e:	4813      	ldr	r0, [pc, #76]	; (8001d8c <enableMotors+0x94>)
 8001d40:	f001 ffc4 	bl	8003ccc <HAL_GPIO_WritePin>

	HAL_TIM_PWM_Start(Get_TIM2_Instance(), TIM_CHANNEL_2);
 8001d44:	f000 fd0c 	bl	8002760 <Get_TIM2_Instance>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2104      	movs	r1, #4
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f006 f9cb 	bl	80080e8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(Get_TIM2_Instance(), TIM_CHANNEL_4);
 8001d52:	f000 fd05 	bl	8002760 <Get_TIM2_Instance>
 8001d56:	4603      	mov	r3, r0
 8001d58:	210c      	movs	r1, #12
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f006 f9c4 	bl	80080e8 <HAL_TIM_PWM_Start>

	//todelete
	HAL_TIM_PWM_Start(Get_TIM3_Instance(), TIM_CHANNEL_3);
 8001d60:	f000 fd08 	bl	8002774 <Get_TIM3_Instance>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2108      	movs	r1, #8
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f006 f9bd 	bl	80080e8 <HAL_TIM_PWM_Start>

	haltMotors();
 8001d6e:	f7ff ffa9 	bl	8001cc4 <haltMotors>
	println("[MOT] MOTORS ENABLED!!");
 8001d72:	4807      	ldr	r0, [pc, #28]	; (8001d90 <enableMotors+0x98>)
 8001d74:	f7ff fd00 	bl	8001778 <println>
}
 8001d78:	bf00      	nop
 8001d7a:	bd80      	pop	{r7, pc}
 8001d7c:	20000000 	.word	0x20000000
 8001d80:	0001406f 	.word	0x0001406f
 8001d84:	20000004 	.word	0x20000004
 8001d88:	20000005 	.word	0x20000005
 8001d8c:	40020000 	.word	0x40020000
 8001d90:	08011eb8 	.word	0x08011eb8

08001d94 <setPwmFrequency>:
	HAL_TIM_PWM_Stop(Get_TIM2_Instance(), TIM_CHANNEL_2);
	HAL_TIM_PWM_Stop(Get_TIM2_Instance(), TIM_CHANNEL_4);
}

static void setPwmFrequency(uint32_t f_hz)
{
 8001d94:	b590      	push	{r4, r7, lr}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
	// ARR = Clock frequency / (2 * Frequency)
	// Clock frequency (42MHz) = Source frequency (42Mhz) / PSC (1)

	//TIM2->ARR = (uint32_t)(42000000 / TIM2->PSC) / (2 * f_hz);

	if (f_hz > MAX_PWM_FREQ)
 8001d9c:	4b23      	ldr	r3, [pc, #140]	; (8001e2c <setPwmFrequency+0x98>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	687a      	ldr	r2, [r7, #4]
 8001da2:	429a      	cmp	r2, r3
 8001da4:	d908      	bls.n	8001db8 <setPwmFrequency+0x24>
	{
		println("[MOT] PWM frequency too high! Setting maximum.");
 8001da6:	4822      	ldr	r0, [pc, #136]	; (8001e30 <setPwmFrequency+0x9c>)
 8001da8:	f7ff fce6 	bl	8001778 <println>
		setPwmFrequency(MAX_PWM_FREQ);
 8001dac:	4b1f      	ldr	r3, [pc, #124]	; (8001e2c <setPwmFrequency+0x98>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f7ff ffef 	bl	8001d94 <setPwmFrequency>
		//todelete
		TIM3->CNT = 0;
		TIM3->ARR = 42000000 / (2 * f_hz);

	}
}
 8001db6:	e034      	b.n	8001e22 <setPwmFrequency+0x8e>
		TIM2->CNT = 0;
 8001db8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	625a      	str	r2, [r3, #36]	; 0x24
		TIM2->ARR = 42000000 / (2 * f_hz);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001dc8:	491a      	ldr	r1, [pc, #104]	; (8001e34 <setPwmFrequency+0xa0>)
 8001dca:	fbb1 f3f3 	udiv	r3, r1, r3
 8001dce:	62d3      	str	r3, [r2, #44]	; 0x2c
		printLen = sprintf(printBuffer, "[MOT] Frequency set to: %fMhz", (float)(f_hz / 1000000));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	4a19      	ldr	r2, [pc, #100]	; (8001e38 <setPwmFrequency+0xa4>)
 8001dd4:	fba2 2303 	umull	r2, r3, r2, r3
 8001dd8:	0c9b      	lsrs	r3, r3, #18
 8001dda:	ee07 3a90 	vmov	s15, r3
 8001dde:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001de2:	ee17 0a90 	vmov	r0, s15
 8001de6:	f7fe fbaf 	bl	8000548 <__aeabi_f2d>
 8001dea:	4603      	mov	r3, r0
 8001dec:	460c      	mov	r4, r1
 8001dee:	461a      	mov	r2, r3
 8001df0:	4623      	mov	r3, r4
 8001df2:	4912      	ldr	r1, [pc, #72]	; (8001e3c <setPwmFrequency+0xa8>)
 8001df4:	4812      	ldr	r0, [pc, #72]	; (8001e40 <setPwmFrequency+0xac>)
 8001df6:	f00c fec7 	bl	800eb88 <siprintf>
 8001dfa:	4603      	mov	r3, r0
 8001dfc:	461a      	mov	r2, r3
 8001dfe:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <setPwmFrequency+0xb0>)
 8001e00:	601a      	str	r2, [r3, #0]
		printv(printBuffer, printLen);
 8001e02:	4b10      	ldr	r3, [pc, #64]	; (8001e44 <setPwmFrequency+0xb0>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4619      	mov	r1, r3
 8001e08:	480d      	ldr	r0, [pc, #52]	; (8001e40 <setPwmFrequency+0xac>)
 8001e0a:	f7ff fcf7 	bl	80017fc <printv>
		TIM3->CNT = 0;
 8001e0e:	4b0e      	ldr	r3, [pc, #56]	; (8001e48 <setPwmFrequency+0xb4>)
 8001e10:	2200      	movs	r2, #0
 8001e12:	625a      	str	r2, [r3, #36]	; 0x24
		TIM3->ARR = 42000000 / (2 * f_hz);
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	005b      	lsls	r3, r3, #1
 8001e18:	4a0b      	ldr	r2, [pc, #44]	; (8001e48 <setPwmFrequency+0xb4>)
 8001e1a:	4906      	ldr	r1, [pc, #24]	; (8001e34 <setPwmFrequency+0xa0>)
 8001e1c:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e20:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 8001e22:	bf00      	nop
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	bd90      	pop	{r4, r7, pc}
 8001e2a:	bf00      	nop
 8001e2c:	20000000 	.word	0x20000000
 8001e30:	08011ed0 	.word	0x08011ed0
 8001e34:	0280de80 	.word	0x0280de80
 8001e38:	431bde83 	.word	0x431bde83
 8001e3c:	08011f00 	.word	0x08011f00
 8001e40:	20000578 	.word	0x20000578
 8001e44:	20000574 	.word	0x20000574
 8001e48:	40000400 	.word	0x40000400

08001e4c <setMotorTimeout>:

static void setMotorTimeout(uint32_t timeout_ms)
{
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	b082      	sub	sp, #8
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	6078      	str	r0, [r7, #4]
	TIM4->CNT = 0;
 8001e54:	4b0d      	ldr	r3, [pc, #52]	; (8001e8c <setMotorTimeout+0x40>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4->ARR = timeout_ms;
 8001e5a:	4a0c      	ldr	r2, [pc, #48]	; (8001e8c <setMotorTimeout+0x40>)
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	62d3      	str	r3, [r2, #44]	; 0x2c
	printLen = sprintf(printBuffer, "[MOT] Timeout set to: %dms", (uint16_t)timeout_ms);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	b29b      	uxth	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	490a      	ldr	r1, [pc, #40]	; (8001e90 <setMotorTimeout+0x44>)
 8001e68:	480a      	ldr	r0, [pc, #40]	; (8001e94 <setMotorTimeout+0x48>)
 8001e6a:	f00c fe8d 	bl	800eb88 <siprintf>
 8001e6e:	4603      	mov	r3, r0
 8001e70:	461a      	mov	r2, r3
 8001e72:	4b09      	ldr	r3, [pc, #36]	; (8001e98 <setMotorTimeout+0x4c>)
 8001e74:	601a      	str	r2, [r3, #0]
	printv(printBuffer, printLen);
 8001e76:	4b08      	ldr	r3, [pc, #32]	; (8001e98 <setMotorTimeout+0x4c>)
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	; (8001e94 <setMotorTimeout+0x48>)
 8001e7e:	f7ff fcbd 	bl	80017fc <printv>
}
 8001e82:	bf00      	nop
 8001e84:	3708      	adds	r7, #8
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	40000800 	.word	0x40000800
 8001e90:	08011f20 	.word	0x08011f20
 8001e94:	20000578 	.word	0x20000578
 8001e98:	20000574 	.word	0x20000574

08001e9c <motorTimeout>:

static void motorTimeout()
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
	haltMotors();
 8001ea0:	f7ff ff10 	bl	8001cc4 <haltMotors>
	println("[MOT] Motors halted due to timeout!");
 8001ea4:	4802      	ldr	r0, [pc, #8]	; (8001eb0 <motorTimeout+0x14>)
 8001ea6:	f7ff fc67 	bl	8001778 <println>
}
 8001eaa:	bf00      	nop
 8001eac:	bd80      	pop	{r7, pc}
 8001eae:	bf00      	nop
 8001eb0:	08011f3c 	.word	0x08011f3c

08001eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eb8:	f001 f814 	bl	8002ee4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ebc:	f000 f824 	bl	8001f08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001ec0:	f000 fb5a 	bl	8002578 <MX_GPIO_Init>
  MX_DMA_Init();
 8001ec4:	f000 fb30 	bl	8002528 <MX_DMA_Init>
  MX_SDIO_SD_Init();
 8001ec8:	f000 f928 	bl	800211c <MX_SDIO_SD_Init>
  MX_FATFS_Init();
 8001ecc:	f009 fba2 	bl	800b614 <MX_FATFS_Init>
  MX_I2C1_Init();
 8001ed0:	f000 f89c 	bl	800200c <MX_I2C1_Init>
  MX_USB_DEVICE_Init();
 8001ed4:	f00b f9ea 	bl	800d2ac <MX_USB_DEVICE_Init>
  MX_SPI1_Init();
 8001ed8:	f000 f940 	bl	800215c <MX_SPI1_Init>
  MX_USART3_UART_Init();
 8001edc:	f000 fafa 	bl	80024d4 <MX_USART3_UART_Init>
  MX_RTC_Init();
 8001ee0:	f000 f8c2 	bl	8002068 <MX_RTC_Init>
  MX_TIM2_Init();
 8001ee4:	f000 f970 	bl	80021c8 <MX_TIM2_Init>
  MX_TIM5_Init();
 8001ee8:	f000 faa6 	bl	8002438 <MX_TIM5_Init>
  MX_TIM3_Init();
 8001eec:	f000 f9e0 	bl	80022b0 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001ef0:	f000 fa54 	bl	800239c <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  setup();
 8001ef4:	f7ff fca2 	bl	800183c <setup>

  // Start motor timeout interrupt timer
  HAL_TIM_Base_Start(&htim4);
 8001ef8:	4802      	ldr	r0, [pc, #8]	; (8001f04 <main+0x50>)
 8001efa:	f006 f89c 	bl	8008036 <HAL_TIM_Base_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	loop();
 8001efe:	f7ff fd55 	bl	80019ac <loop>
 8001f02:	e7fc      	b.n	8001efe <main+0x4a>
 8001f04:	20000c6c 	.word	0x20000c6c

08001f08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b098      	sub	sp, #96	; 0x60
 8001f0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f0e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f12:	2230      	movs	r2, #48	; 0x30
 8001f14:	2100      	movs	r1, #0
 8001f16:	4618      	mov	r0, r3
 8001f18:	f00b ff31 	bl	800dd7e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f1c:	f107 031c 	add.w	r3, r7, #28
 8001f20:	2200      	movs	r2, #0
 8001f22:	601a      	str	r2, [r3, #0]
 8001f24:	605a      	str	r2, [r3, #4]
 8001f26:	609a      	str	r2, [r3, #8]
 8001f28:	60da      	str	r2, [r3, #12]
 8001f2a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001f2c:	f107 030c 	add.w	r3, r7, #12
 8001f30:	2200      	movs	r2, #0
 8001f32:	601a      	str	r2, [r3, #0]
 8001f34:	605a      	str	r2, [r3, #4]
 8001f36:	609a      	str	r2, [r3, #8]
 8001f38:	60da      	str	r2, [r3, #12]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60bb      	str	r3, [r7, #8]
 8001f3e:	4b31      	ldr	r3, [pc, #196]	; (8002004 <SystemClock_Config+0xfc>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f42:	4a30      	ldr	r2, [pc, #192]	; (8002004 <SystemClock_Config+0xfc>)
 8001f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f48:	6413      	str	r3, [r2, #64]	; 0x40
 8001f4a:	4b2e      	ldr	r3, [pc, #184]	; (8002004 <SystemClock_Config+0xfc>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f52:	60bb      	str	r3, [r7, #8]
 8001f54:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f56:	2300      	movs	r3, #0
 8001f58:	607b      	str	r3, [r7, #4]
 8001f5a:	4b2b      	ldr	r3, [pc, #172]	; (8002008 <SystemClock_Config+0x100>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	4a2a      	ldr	r2, [pc, #168]	; (8002008 <SystemClock_Config+0x100>)
 8001f60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f64:	6013      	str	r3, [r2, #0]
 8001f66:	4b28      	ldr	r3, [pc, #160]	; (8002008 <SystemClock_Config+0x100>)
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f6e:	607b      	str	r3, [r7, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8001f72:	2305      	movs	r3, #5
 8001f74:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001f76:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001f7a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f80:	2302      	movs	r3, #2
 8001f82:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001f84:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001f88:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 6;
 8001f8a:	2306      	movs	r3, #6
 8001f8c:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001f8e:	23a8      	movs	r3, #168	; 0xa8
 8001f90:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001f92:	2302      	movs	r3, #2
 8001f94:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001f96:	2307      	movs	r3, #7
 8001f98:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001f9a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f003 f988 	bl	80052b4 <HAL_RCC_OscConfig>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001faa:	f000 fc0d 	bl	80027c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fae:	230f      	movs	r3, #15
 8001fb0:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fb2:	2302      	movs	r3, #2
 8001fb4:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fbe:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001fc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fc6:	f107 031c 	add.w	r3, r7, #28
 8001fca:	2105      	movs	r1, #5
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f003 fbe1 	bl	8005794 <HAL_RCC_ClockConfig>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001fd8:	f000 fbf6 	bl	80027c8 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001fdc:	2302      	movs	r3, #2
 8001fde:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001fe0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001fe4:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001fe6:	f107 030c 	add.w	r3, r7, #12
 8001fea:	4618      	mov	r0, r3
 8001fec:	f003 fd9e 	bl	8005b2c <HAL_RCCEx_PeriphCLKConfig>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d001      	beq.n	8001ffa <SystemClock_Config+0xf2>
  {
    Error_Handler();
 8001ff6:	f000 fbe7 	bl	80027c8 <Error_Handler>
  }
}
 8001ffa:	bf00      	nop
 8001ffc:	3760      	adds	r7, #96	; 0x60
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	bf00      	nop
 8002004:	40023800 	.word	0x40023800
 8002008:	40007000 	.word	0x40007000

0800200c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002010:	4b12      	ldr	r3, [pc, #72]	; (800205c <MX_I2C1_Init+0x50>)
 8002012:	4a13      	ldr	r2, [pc, #76]	; (8002060 <MX_I2C1_Init+0x54>)
 8002014:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002016:	4b11      	ldr	r3, [pc, #68]	; (800205c <MX_I2C1_Init+0x50>)
 8002018:	4a12      	ldr	r2, [pc, #72]	; (8002064 <MX_I2C1_Init+0x58>)
 800201a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800201c:	4b0f      	ldr	r3, [pc, #60]	; (800205c <MX_I2C1_Init+0x50>)
 800201e:	2200      	movs	r2, #0
 8002020:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002022:	4b0e      	ldr	r3, [pc, #56]	; (800205c <MX_I2C1_Init+0x50>)
 8002024:	2200      	movs	r2, #0
 8002026:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002028:	4b0c      	ldr	r3, [pc, #48]	; (800205c <MX_I2C1_Init+0x50>)
 800202a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800202e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002030:	4b0a      	ldr	r3, [pc, #40]	; (800205c <MX_I2C1_Init+0x50>)
 8002032:	2200      	movs	r2, #0
 8002034:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002036:	4b09      	ldr	r3, [pc, #36]	; (800205c <MX_I2C1_Init+0x50>)
 8002038:	2200      	movs	r2, #0
 800203a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800203c:	4b07      	ldr	r3, [pc, #28]	; (800205c <MX_I2C1_Init+0x50>)
 800203e:	2200      	movs	r2, #0
 8002040:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002042:	4b06      	ldr	r3, [pc, #24]	; (800205c <MX_I2C1_Init+0x50>)
 8002044:	2200      	movs	r2, #0
 8002046:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002048:	4804      	ldr	r0, [pc, #16]	; (800205c <MX_I2C1_Init+0x50>)
 800204a:	f001 fe71 	bl	8003d30 <HAL_I2C_Init>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002054:	f000 fbb8 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000cec 	.word	0x20000cec
 8002060:	40005400 	.word	0x40005400
 8002064:	000186a0 	.word	0x000186a0

08002068 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b086      	sub	sp, #24
 800206c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	2200      	movs	r2, #0
 8002072:	601a      	str	r2, [r3, #0]
 8002074:	605a      	str	r2, [r3, #4]
 8002076:	609a      	str	r2, [r3, #8]
 8002078:	60da      	str	r2, [r3, #12]
 800207a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800207c:	2300      	movs	r3, #0
 800207e:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only 
  */
  hrtc.Instance = RTC;
 8002080:	4b24      	ldr	r3, [pc, #144]	; (8002114 <MX_RTC_Init+0xac>)
 8002082:	4a25      	ldr	r2, [pc, #148]	; (8002118 <MX_RTC_Init+0xb0>)
 8002084:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002086:	4b23      	ldr	r3, [pc, #140]	; (8002114 <MX_RTC_Init+0xac>)
 8002088:	2200      	movs	r2, #0
 800208a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800208c:	4b21      	ldr	r3, [pc, #132]	; (8002114 <MX_RTC_Init+0xac>)
 800208e:	227f      	movs	r2, #127	; 0x7f
 8002090:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002092:	4b20      	ldr	r3, [pc, #128]	; (8002114 <MX_RTC_Init+0xac>)
 8002094:	22ff      	movs	r2, #255	; 0xff
 8002096:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002098:	4b1e      	ldr	r3, [pc, #120]	; (8002114 <MX_RTC_Init+0xac>)
 800209a:	2200      	movs	r2, #0
 800209c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800209e:	4b1d      	ldr	r3, [pc, #116]	; (8002114 <MX_RTC_Init+0xac>)
 80020a0:	2200      	movs	r2, #0
 80020a2:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80020a4:	4b1b      	ldr	r3, [pc, #108]	; (8002114 <MX_RTC_Init+0xac>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80020aa:	481a      	ldr	r0, [pc, #104]	; (8002114 <MX_RTC_Init+0xac>)
 80020ac:	f003 fe20 	bl	8005cf0 <HAL_RTC_Init>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80020b6:	f000 fb87 	bl	80027c8 <Error_Handler>
    
  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date 
  */
  sTime.Hours = 0x0;
 80020ba:	2300      	movs	r3, #0
 80020bc:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 80020be:	2300      	movs	r3, #0
 80020c0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80020ce:	1d3b      	adds	r3, r7, #4
 80020d0:	2201      	movs	r2, #1
 80020d2:	4619      	mov	r1, r3
 80020d4:	480f      	ldr	r0, [pc, #60]	; (8002114 <MX_RTC_Init+0xac>)
 80020d6:	f003 fe9c 	bl	8005e12 <HAL_RTC_SetTime>
 80020da:	4603      	mov	r3, r0
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d001      	beq.n	80020e4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80020e0:	f000 fb72 	bl	80027c8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 80020e4:	2301      	movs	r3, #1
 80020e6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 80020e8:	2301      	movs	r3, #1
 80020ea:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 80020ec:	2301      	movs	r3, #1
 80020ee:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x20;
 80020f0:	2320      	movs	r3, #32
 80020f2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 80020f4:	463b      	mov	r3, r7
 80020f6:	2201      	movs	r2, #1
 80020f8:	4619      	mov	r1, r3
 80020fa:	4806      	ldr	r0, [pc, #24]	; (8002114 <MX_RTC_Init+0xac>)
 80020fc:	f003 ff46 	bl	8005f8c <HAL_RTC_SetDate>
 8002100:	4603      	mov	r3, r0
 8002102:	2b00      	cmp	r3, #0
 8002104:	d001      	beq.n	800210a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8002106:	f000 fb5f 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800210a:	bf00      	nop
 800210c:	3718      	adds	r7, #24
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}
 8002112:	bf00      	nop
 8002114:	20000dc0 	.word	0x20000dc0
 8002118:	40002800 	.word	0x40002800

0800211c <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 800211c:	b480      	push	{r7}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 8002122:	4a0d      	ldr	r2, [pc, #52]	; (8002158 <MX_SDIO_SD_Init+0x3c>)
 8002124:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002126:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 8002128:	2200      	movs	r2, #0
 800212a:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 800212c:	4b09      	ldr	r3, [pc, #36]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 800212e:	2200      	movs	r2, #0
 8002130:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002132:	4b08      	ldr	r3, [pc, #32]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 8002134:	2200      	movs	r2, #0
 8002136:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 800213a:	2200      	movs	r2, #0
 800213c:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 800213e:	4b05      	ldr	r3, [pc, #20]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 8002140:	2200      	movs	r2, #0
 8002142:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 8002144:	4b03      	ldr	r3, [pc, #12]	; (8002154 <MX_SDIO_SD_Init+0x38>)
 8002146:	2200      	movs	r2, #0
 8002148:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800214a:	bf00      	nop
 800214c:	46bd      	mov	sp, r7
 800214e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002152:	4770      	bx	lr
 8002154:	20000e40 	.word	0x20000e40
 8002158:	40012c00 	.word	0x40012c00

0800215c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002160:	4b17      	ldr	r3, [pc, #92]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002162:	4a18      	ldr	r2, [pc, #96]	; (80021c4 <MX_SPI1_Init+0x68>)
 8002164:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002166:	4b16      	ldr	r3, [pc, #88]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002168:	f44f 7282 	mov.w	r2, #260	; 0x104
 800216c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800216e:	4b14      	ldr	r3, [pc, #80]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002174:	4b12      	ldr	r3, [pc, #72]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800217a:	4b11      	ldr	r3, [pc, #68]	; (80021c0 <MX_SPI1_Init+0x64>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002180:	4b0f      	ldr	r3, [pc, #60]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002182:	2200      	movs	r2, #0
 8002184:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002186:	4b0e      	ldr	r3, [pc, #56]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002188:	f44f 7200 	mov.w	r2, #512	; 0x200
 800218c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800218e:	4b0c      	ldr	r3, [pc, #48]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002190:	2200      	movs	r2, #0
 8002192:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002194:	4b0a      	ldr	r3, [pc, #40]	; (80021c0 <MX_SPI1_Init+0x64>)
 8002196:	2200      	movs	r2, #0
 8002198:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800219a:	4b09      	ldr	r3, [pc, #36]	; (80021c0 <MX_SPI1_Init+0x64>)
 800219c:	2200      	movs	r2, #0
 800219e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021a0:	4b07      	ldr	r3, [pc, #28]	; (80021c0 <MX_SPI1_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80021a6:	4b06      	ldr	r3, [pc, #24]	; (80021c0 <MX_SPI1_Init+0x64>)
 80021a8:	220a      	movs	r2, #10
 80021aa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021ac:	4804      	ldr	r0, [pc, #16]	; (80021c0 <MX_SPI1_Init+0x64>)
 80021ae:	f005 fb23 	bl	80077f8 <HAL_SPI_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80021b8:	f000 fb06 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021bc:	bf00      	nop
 80021be:	bd80      	pop	{r7, pc}
 80021c0:	20000ec4 	.word	0x20000ec4
 80021c4:	40013000 	.word	0x40013000

080021c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b08e      	sub	sp, #56	; 0x38
 80021cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80021d2:	2200      	movs	r2, #0
 80021d4:	601a      	str	r2, [r3, #0]
 80021d6:	605a      	str	r2, [r3, #4]
 80021d8:	609a      	str	r2, [r3, #8]
 80021da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80021dc:	f107 0320 	add.w	r3, r7, #32
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80021e6:	1d3b      	adds	r3, r7, #4
 80021e8:	2200      	movs	r2, #0
 80021ea:	601a      	str	r2, [r3, #0]
 80021ec:	605a      	str	r2, [r3, #4]
 80021ee:	609a      	str	r2, [r3, #8]
 80021f0:	60da      	str	r2, [r3, #12]
 80021f2:	611a      	str	r2, [r3, #16]
 80021f4:	615a      	str	r2, [r3, #20]
 80021f6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80021f8:	4b2c      	ldr	r3, [pc, #176]	; (80022ac <MX_TIM2_Init+0xe4>)
 80021fa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80021fe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002200:	4b2a      	ldr	r3, [pc, #168]	; (80022ac <MX_TIM2_Init+0xe4>)
 8002202:	2200      	movs	r2, #0
 8002204:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 8002206:	4b29      	ldr	r3, [pc, #164]	; (80022ac <MX_TIM2_Init+0xe4>)
 8002208:	2240      	movs	r2, #64	; 0x40
 800220a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0;
 800220c:	4b27      	ldr	r3, [pc, #156]	; (80022ac <MX_TIM2_Init+0xe4>)
 800220e:	2200      	movs	r2, #0
 8002210:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002212:	4b26      	ldr	r3, [pc, #152]	; (80022ac <MX_TIM2_Init+0xe4>)
 8002214:	2200      	movs	r2, #0
 8002216:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002218:	4b24      	ldr	r3, [pc, #144]	; (80022ac <MX_TIM2_Init+0xe4>)
 800221a:	2200      	movs	r2, #0
 800221c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800221e:	4823      	ldr	r0, [pc, #140]	; (80022ac <MX_TIM2_Init+0xe4>)
 8002220:	f005 fede 	bl	8007fe0 <HAL_TIM_Base_Init>
 8002224:	4603      	mov	r3, r0
 8002226:	2b00      	cmp	r3, #0
 8002228:	d001      	beq.n	800222e <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 800222a:	f000 facd 	bl	80027c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800222e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002232:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002234:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002238:	4619      	mov	r1, r3
 800223a:	481c      	ldr	r0, [pc, #112]	; (80022ac <MX_TIM2_Init+0xe4>)
 800223c:	f006 f960 	bl	8008500 <HAL_TIM_ConfigClockSource>
 8002240:	4603      	mov	r3, r0
 8002242:	2b00      	cmp	r3, #0
 8002244:	d001      	beq.n	800224a <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 8002246:	f000 fabf 	bl	80027c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800224a:	4818      	ldr	r0, [pc, #96]	; (80022ac <MX_TIM2_Init+0xe4>)
 800224c:	f005 ff17 	bl	800807e <HAL_TIM_PWM_Init>
 8002250:	4603      	mov	r3, r0
 8002252:	2b00      	cmp	r3, #0
 8002254:	d001      	beq.n	800225a <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 8002256:	f000 fab7 	bl	80027c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800225a:	2300      	movs	r3, #0
 800225c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800225e:	2300      	movs	r3, #0
 8002260:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002262:	f107 0320 	add.w	r3, r7, #32
 8002266:	4619      	mov	r1, r3
 8002268:	4810      	ldr	r0, [pc, #64]	; (80022ac <MX_TIM2_Init+0xe4>)
 800226a:	f006 fd39 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	d001      	beq.n	8002278 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8002274:	f000 faa8 	bl	80027c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8002278:	2370      	movs	r3, #112	; 0x70
 800227a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800227c:	2300      	movs	r3, #0
 800227e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002280:	2300      	movs	r3, #0
 8002282:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002284:	2300      	movs	r3, #0
 8002286:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002288:	1d3b      	adds	r3, r7, #4
 800228a:	220c      	movs	r2, #12
 800228c:	4619      	mov	r1, r3
 800228e:	4807      	ldr	r0, [pc, #28]	; (80022ac <MX_TIM2_Init+0xe4>)
 8002290:	f006 f870 	bl	8008374 <HAL_TIM_PWM_ConfigChannel>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 800229a:	f000 fa95 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800229e:	4803      	ldr	r0, [pc, #12]	; (80022ac <MX_TIM2_Init+0xe4>)
 80022a0:	f000 fcd0 	bl	8002c44 <HAL_TIM_MspPostInit>

}
 80022a4:	bf00      	nop
 80022a6:	3738      	adds	r7, #56	; 0x38
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	20000f1c 	.word	0x20000f1c

080022b0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b08e      	sub	sp, #56	; 0x38
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022b6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022ba:	2200      	movs	r2, #0
 80022bc:	601a      	str	r2, [r3, #0]
 80022be:	605a      	str	r2, [r3, #4]
 80022c0:	609a      	str	r2, [r3, #8]
 80022c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022c4:	f107 0320 	add.w	r3, r7, #32
 80022c8:	2200      	movs	r2, #0
 80022ca:	601a      	str	r2, [r3, #0]
 80022cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80022ce:	1d3b      	adds	r3, r7, #4
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]
 80022d4:	605a      	str	r2, [r3, #4]
 80022d6:	609a      	str	r2, [r3, #8]
 80022d8:	60da      	str	r2, [r3, #12]
 80022da:	611a      	str	r2, [r3, #16]
 80022dc:	615a      	str	r2, [r3, #20]
 80022de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80022e0:	4b2c      	ldr	r3, [pc, #176]	; (8002394 <MX_TIM3_Init+0xe4>)
 80022e2:	4a2d      	ldr	r2, [pc, #180]	; (8002398 <MX_TIM3_Init+0xe8>)
 80022e4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80022e6:	4b2b      	ldr	r3, [pc, #172]	; (8002394 <MX_TIM3_Init+0xe4>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED2;
 80022ec:	4b29      	ldr	r3, [pc, #164]	; (8002394 <MX_TIM3_Init+0xe4>)
 80022ee:	2240      	movs	r2, #64	; 0x40
 80022f0:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0;
 80022f2:	4b28      	ldr	r3, [pc, #160]	; (8002394 <MX_TIM3_Init+0xe4>)
 80022f4:	2200      	movs	r2, #0
 80022f6:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80022f8:	4b26      	ldr	r3, [pc, #152]	; (8002394 <MX_TIM3_Init+0xe4>)
 80022fa:	2200      	movs	r2, #0
 80022fc:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80022fe:	4b25      	ldr	r3, [pc, #148]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002300:	2200      	movs	r2, #0
 8002302:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002304:	4823      	ldr	r0, [pc, #140]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002306:	f005 fe6b 	bl	8007fe0 <HAL_TIM_Base_Init>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_TIM3_Init+0x64>
  {
    Error_Handler();
 8002310:	f000 fa5a 	bl	80027c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002314:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002318:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800231a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800231e:	4619      	mov	r1, r3
 8002320:	481c      	ldr	r0, [pc, #112]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002322:	f006 f8ed 	bl	8008500 <HAL_TIM_ConfigClockSource>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <MX_TIM3_Init+0x80>
  {
    Error_Handler();
 800232c:	f000 fa4c 	bl	80027c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002330:	4818      	ldr	r0, [pc, #96]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002332:	f005 fea4 	bl	800807e <HAL_TIM_PWM_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_TIM3_Init+0x90>
  {
    Error_Handler();
 800233c:	f000 fa44 	bl	80027c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002340:	2300      	movs	r3, #0
 8002342:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002344:	2300      	movs	r3, #0
 8002346:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002348:	f107 0320 	add.w	r3, r7, #32
 800234c:	4619      	mov	r1, r3
 800234e:	4811      	ldr	r0, [pc, #68]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002350:	f006 fcc6 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 8002354:	4603      	mov	r3, r0
 8002356:	2b00      	cmp	r3, #0
 8002358:	d001      	beq.n	800235e <MX_TIM3_Init+0xae>
  {
    Error_Handler();
 800235a:	f000 fa35 	bl	80027c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 800235e:	2370      	movs	r3, #112	; 0x70
 8002360:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002362:	2300      	movs	r3, #0
 8002364:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800236a:	2300      	movs	r3, #0
 800236c:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800236e:	1d3b      	adds	r3, r7, #4
 8002370:	2208      	movs	r2, #8
 8002372:	4619      	mov	r1, r3
 8002374:	4807      	ldr	r0, [pc, #28]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002376:	f005 fffd 	bl	8008374 <HAL_TIM_PWM_ConfigChannel>
 800237a:	4603      	mov	r3, r0
 800237c:	2b00      	cmp	r3, #0
 800237e:	d001      	beq.n	8002384 <MX_TIM3_Init+0xd4>
  {
    Error_Handler();
 8002380:	f000 fa22 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002384:	4803      	ldr	r0, [pc, #12]	; (8002394 <MX_TIM3_Init+0xe4>)
 8002386:	f000 fc5d 	bl	8002c44 <HAL_TIM_MspPostInit>

}
 800238a:	bf00      	nop
 800238c:	3738      	adds	r7, #56	; 0x38
 800238e:	46bd      	mov	sp, r7
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20000d80 	.word	0x20000d80
 8002398:	40000400 	.word	0x40000400

0800239c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023a2:	f107 0308 	add.w	r3, r7, #8
 80023a6:	2200      	movs	r2, #0
 80023a8:	601a      	str	r2, [r3, #0]
 80023aa:	605a      	str	r2, [r3, #4]
 80023ac:	609a      	str	r2, [r3, #8]
 80023ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023b0:	463b      	mov	r3, r7
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80023b8:	4b1d      	ldr	r3, [pc, #116]	; (8002430 <MX_TIM4_Init+0x94>)
 80023ba:	4a1e      	ldr	r2, [pc, #120]	; (8002434 <MX_TIM4_Init+0x98>)
 80023bc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 41999;
 80023be:	4b1c      	ldr	r3, [pc, #112]	; (8002430 <MX_TIM4_Init+0x94>)
 80023c0:	f24a 420f 	movw	r2, #41999	; 0xa40f
 80023c4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023c6:	4b1a      	ldr	r3, [pc, #104]	; (8002430 <MX_TIM4_Init+0x94>)
 80023c8:	2200      	movs	r2, #0
 80023ca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100;
 80023cc:	4b18      	ldr	r3, [pc, #96]	; (8002430 <MX_TIM4_Init+0x94>)
 80023ce:	2264      	movs	r2, #100	; 0x64
 80023d0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023d2:	4b17      	ldr	r3, [pc, #92]	; (8002430 <MX_TIM4_Init+0x94>)
 80023d4:	2200      	movs	r2, #0
 80023d6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023d8:	4b15      	ldr	r3, [pc, #84]	; (8002430 <MX_TIM4_Init+0x94>)
 80023da:	2200      	movs	r2, #0
 80023dc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80023de:	4814      	ldr	r0, [pc, #80]	; (8002430 <MX_TIM4_Init+0x94>)
 80023e0:	f005 fdfe 	bl	8007fe0 <HAL_TIM_Base_Init>
 80023e4:	4603      	mov	r3, r0
 80023e6:	2b00      	cmp	r3, #0
 80023e8:	d001      	beq.n	80023ee <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80023ea:	f000 f9ed 	bl	80027c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023f2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 80023f4:	f107 0308 	add.w	r3, r7, #8
 80023f8:	4619      	mov	r1, r3
 80023fa:	480d      	ldr	r0, [pc, #52]	; (8002430 <MX_TIM4_Init+0x94>)
 80023fc:	f006 f880 	bl	8008500 <HAL_TIM_ConfigClockSource>
 8002400:	4603      	mov	r3, r0
 8002402:	2b00      	cmp	r3, #0
 8002404:	d001      	beq.n	800240a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8002406:	f000 f9df 	bl	80027c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800240e:	2300      	movs	r3, #0
 8002410:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002412:	463b      	mov	r3, r7
 8002414:	4619      	mov	r1, r3
 8002416:	4806      	ldr	r0, [pc, #24]	; (8002430 <MX_TIM4_Init+0x94>)
 8002418:	f006 fc62 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 800241c:	4603      	mov	r3, r0
 800241e:	2b00      	cmp	r3, #0
 8002420:	d001      	beq.n	8002426 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8002422:	f000 f9d1 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002426:	bf00      	nop
 8002428:	3718      	adds	r7, #24
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}
 800242e:	bf00      	nop
 8002430:	20000c6c 	.word	0x20000c6c
 8002434:	40000800 	.word	0x40000800

08002438 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b086      	sub	sp, #24
 800243c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800243e:	f107 0308 	add.w	r3, r7, #8
 8002442:	2200      	movs	r2, #0
 8002444:	601a      	str	r2, [r3, #0]
 8002446:	605a      	str	r2, [r3, #4]
 8002448:	609a      	str	r2, [r3, #8]
 800244a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800244c:	463b      	mov	r3, r7
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8002454:	4b1d      	ldr	r3, [pc, #116]	; (80024cc <MX_TIM5_Init+0x94>)
 8002456:	4a1e      	ldr	r2, [pc, #120]	; (80024d0 <MX_TIM5_Init+0x98>)
 8002458:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 41999;
 800245a:	4b1c      	ldr	r3, [pc, #112]	; (80024cc <MX_TIM5_Init+0x94>)
 800245c:	f24a 420f 	movw	r2, #41999	; 0xa40f
 8002460:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002462:	4b1a      	ldr	r3, [pc, #104]	; (80024cc <MX_TIM5_Init+0x94>)
 8002464:	2200      	movs	r2, #0
 8002466:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 0;
 8002468:	4b18      	ldr	r3, [pc, #96]	; (80024cc <MX_TIM5_Init+0x94>)
 800246a:	2200      	movs	r2, #0
 800246c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800246e:	4b17      	ldr	r3, [pc, #92]	; (80024cc <MX_TIM5_Init+0x94>)
 8002470:	2200      	movs	r2, #0
 8002472:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002474:	4b15      	ldr	r3, [pc, #84]	; (80024cc <MX_TIM5_Init+0x94>)
 8002476:	2200      	movs	r2, #0
 8002478:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800247a:	4814      	ldr	r0, [pc, #80]	; (80024cc <MX_TIM5_Init+0x94>)
 800247c:	f005 fdb0 	bl	8007fe0 <HAL_TIM_Base_Init>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8002486:	f000 f99f 	bl	80027c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800248a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800248e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8002490:	f107 0308 	add.w	r3, r7, #8
 8002494:	4619      	mov	r1, r3
 8002496:	480d      	ldr	r0, [pc, #52]	; (80024cc <MX_TIM5_Init+0x94>)
 8002498:	f006 f832 	bl	8008500 <HAL_TIM_ConfigClockSource>
 800249c:	4603      	mov	r3, r0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d001      	beq.n	80024a6 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 80024a2:	f000 f991 	bl	80027c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024a6:	2300      	movs	r3, #0
 80024a8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 80024ae:	463b      	mov	r3, r7
 80024b0:	4619      	mov	r1, r3
 80024b2:	4806      	ldr	r0, [pc, #24]	; (80024cc <MX_TIM5_Init+0x94>)
 80024b4:	f006 fc14 	bl	8008ce0 <HAL_TIMEx_MasterConfigSynchronization>
 80024b8:	4603      	mov	r3, r0
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d001      	beq.n	80024c2 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 80024be:	f000 f983 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 80024c2:	bf00      	nop
 80024c4:	3718      	adds	r7, #24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	bd80      	pop	{r7, pc}
 80024ca:	bf00      	nop
 80024cc:	20000d40 	.word	0x20000d40
 80024d0:	40000c00 	.word	0x40000c00

080024d4 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80024d4:	b580      	push	{r7, lr}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80024d8:	4b11      	ldr	r3, [pc, #68]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024da:	4a12      	ldr	r2, [pc, #72]	; (8002524 <MX_USART3_UART_Init+0x50>)
 80024dc:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80024de:	4b10      	ldr	r3, [pc, #64]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024e0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80024e4:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80024e6:	4b0e      	ldr	r3, [pc, #56]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80024ec:	4b0c      	ldr	r3, [pc, #48]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80024f2:	4b0b      	ldr	r3, [pc, #44]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80024f8:	4b09      	ldr	r3, [pc, #36]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 80024fa:	220c      	movs	r2, #12
 80024fc:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80024fe:	4b08      	ldr	r3, [pc, #32]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 8002500:	2200      	movs	r2, #0
 8002502:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002504:	4b06      	ldr	r3, [pc, #24]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 8002506:	2200      	movs	r2, #0
 8002508:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800250a:	4805      	ldr	r0, [pc, #20]	; (8002520 <MX_USART3_UART_Init+0x4c>)
 800250c:	f006 fc78 	bl	8008e00 <HAL_UART_Init>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002516:	f000 f957 	bl	80027c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	20000cac 	.word	0x20000cac
 8002524:	40004800 	.word	0x40004800

08002528 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b082      	sub	sp, #8
 800252c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800252e:	2300      	movs	r3, #0
 8002530:	607b      	str	r3, [r7, #4]
 8002532:	4b10      	ldr	r3, [pc, #64]	; (8002574 <MX_DMA_Init+0x4c>)
 8002534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002536:	4a0f      	ldr	r2, [pc, #60]	; (8002574 <MX_DMA_Init+0x4c>)
 8002538:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800253c:	6313      	str	r3, [r2, #48]	; 0x30
 800253e:	4b0d      	ldr	r3, [pc, #52]	; (8002574 <MX_DMA_Init+0x4c>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002546:	607b      	str	r3, [r7, #4]
 8002548:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800254a:	2200      	movs	r2, #0
 800254c:	2100      	movs	r1, #0
 800254e:	203b      	movs	r0, #59	; 0x3b
 8002550:	f000 fe37 	bl	80031c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002554:	203b      	movs	r0, #59	; 0x3b
 8002556:	f000 fe50 	bl	80031fa <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 800255a:	2200      	movs	r2, #0
 800255c:	2100      	movs	r1, #0
 800255e:	2045      	movs	r0, #69	; 0x45
 8002560:	f000 fe2f 	bl	80031c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002564:	2045      	movs	r0, #69	; 0x45
 8002566:	f000 fe48 	bl	80031fa <HAL_NVIC_EnableIRQ>

}
 800256a:	bf00      	nop
 800256c:	3708      	adds	r7, #8
 800256e:	46bd      	mov	sp, r7
 8002570:	bd80      	pop	{r7, pc}
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800

08002578 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b08a      	sub	sp, #40	; 0x28
 800257c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800257e:	f107 0314 	add.w	r3, r7, #20
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]
 8002588:	609a      	str	r2, [r3, #8]
 800258a:	60da      	str	r2, [r3, #12]
 800258c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800258e:	2300      	movs	r3, #0
 8002590:	613b      	str	r3, [r7, #16]
 8002592:	4b6e      	ldr	r3, [pc, #440]	; (800274c <MX_GPIO_Init+0x1d4>)
 8002594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002596:	4a6d      	ldr	r2, [pc, #436]	; (800274c <MX_GPIO_Init+0x1d4>)
 8002598:	f043 0304 	orr.w	r3, r3, #4
 800259c:	6313      	str	r3, [r2, #48]	; 0x30
 800259e:	4b6b      	ldr	r3, [pc, #428]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025a2:	f003 0304 	and.w	r3, r3, #4
 80025a6:	613b      	str	r3, [r7, #16]
 80025a8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80025aa:	2300      	movs	r3, #0
 80025ac:	60fb      	str	r3, [r7, #12]
 80025ae:	4b67      	ldr	r3, [pc, #412]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025b2:	4a66      	ldr	r2, [pc, #408]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
 80025ba:	4b64      	ldr	r3, [pc, #400]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80025c2:	60fb      	str	r3, [r7, #12]
 80025c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80025c6:	2300      	movs	r3, #0
 80025c8:	60bb      	str	r3, [r7, #8]
 80025ca:	4b60      	ldr	r3, [pc, #384]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ce:	4a5f      	ldr	r2, [pc, #380]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025d0:	f043 0301 	orr.w	r3, r3, #1
 80025d4:	6313      	str	r3, [r2, #48]	; 0x30
 80025d6:	4b5d      	ldr	r3, [pc, #372]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	60bb      	str	r3, [r7, #8]
 80025e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80025e2:	2300      	movs	r3, #0
 80025e4:	607b      	str	r3, [r7, #4]
 80025e6:	4b59      	ldr	r3, [pc, #356]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ea:	4a58      	ldr	r2, [pc, #352]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025ec:	f043 0302 	orr.w	r3, r3, #2
 80025f0:	6313      	str	r3, [r2, #48]	; 0x30
 80025f2:	4b56      	ldr	r3, [pc, #344]	; (800274c <MX_GPIO_Init+0x1d4>)
 80025f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025f6:	f003 0302 	and.w	r3, r3, #2
 80025fa:	607b      	str	r3, [r7, #4]
 80025fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80025fe:	2300      	movs	r3, #0
 8002600:	603b      	str	r3, [r7, #0]
 8002602:	4b52      	ldr	r3, [pc, #328]	; (800274c <MX_GPIO_Init+0x1d4>)
 8002604:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002606:	4a51      	ldr	r2, [pc, #324]	; (800274c <MX_GPIO_Init+0x1d4>)
 8002608:	f043 0308 	orr.w	r3, r3, #8
 800260c:	6313      	str	r3, [r2, #48]	; 0x30
 800260e:	4b4f      	ldr	r3, [pc, #316]	; (800274c <MX_GPIO_Init+0x1d4>)
 8002610:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002612:	f003 0308 	and.w	r3, r3, #8
 8002616:	603b      	str	r3, [r7, #0]
 8002618:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, P1_Pin|P4_Pin|P2_Pin|P5_Pin 
 800261a:	2200      	movs	r2, #0
 800261c:	21ef      	movs	r1, #239	; 0xef
 800261e:	484c      	ldr	r0, [pc, #304]	; (8002750 <MX_GPIO_Init+0x1d8>)
 8002620:	f001 fb54 	bl	8003ccc <HAL_GPIO_WritePin>
                          |LR_RESET_Pin|LEDB_Pin|LEDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, PH_L_Pin|EN_L_Pin|PH_R_Pin|P7_Pin, GPIO_PIN_RESET);
 8002624:	2200      	movs	r2, #0
 8002626:	2117      	movs	r1, #23
 8002628:	484a      	ldr	r0, [pc, #296]	; (8002754 <MX_GPIO_Init+0x1dc>)
 800262a:	f001 fb4f 	bl	8003ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, P3_Pin|LEDD_Pin|LEDC_Pin|LR_NSS_Pin, GPIO_PIN_RESET);
 800262e:	2200      	movs	r2, #0
 8002630:	f243 2102 	movw	r1, #12802	; 0x3202
 8002634:	4848      	ldr	r0, [pc, #288]	; (8002758 <MX_GPIO_Init+0x1e0>)
 8002636:	f001 fb49 	bl	8003ccc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : P1_Pin P4_Pin P2_Pin P5_Pin 
                           LR_RESET_Pin */
  GPIO_InitStruct.Pin = P1_Pin|P4_Pin|P2_Pin|P5_Pin 
 800263a:	232f      	movs	r3, #47	; 0x2f
 800263c:	617b      	str	r3, [r7, #20]
                          |LR_RESET_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800263e:	2301      	movs	r3, #1
 8002640:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002642:	2300      	movs	r3, #0
 8002644:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	4619      	mov	r1, r3
 8002650:	483f      	ldr	r0, [pc, #252]	; (8002750 <MX_GPIO_Init+0x1d8>)
 8002652:	f001 f989 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH_L_Pin EN_L_Pin PH_R_Pin */
  GPIO_InitStruct.Pin = PH_L_Pin|EN_L_Pin|PH_R_Pin;
 8002656:	2307      	movs	r3, #7
 8002658:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800265a:	2301      	movs	r3, #1
 800265c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800265e:	2302      	movs	r3, #2
 8002660:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002662:	2300      	movs	r3, #0
 8002664:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002666:	f107 0314 	add.w	r3, r7, #20
 800266a:	4619      	mov	r1, r3
 800266c:	4839      	ldr	r0, [pc, #228]	; (8002754 <MX_GPIO_Init+0x1dc>)
 800266e:	f001 f97b 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : P7_Pin */
  GPIO_InitStruct.Pin = P7_Pin;
 8002672:	2310      	movs	r3, #16
 8002674:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002676:	2301      	movs	r3, #1
 8002678:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800267a:	2300      	movs	r3, #0
 800267c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800267e:	2300      	movs	r3, #0
 8002680:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(P7_GPIO_Port, &GPIO_InitStruct);
 8002682:	f107 0314 	add.w	r3, r7, #20
 8002686:	4619      	mov	r1, r3
 8002688:	4832      	ldr	r0, [pc, #200]	; (8002754 <MX_GPIO_Init+0x1dc>)
 800268a:	f001 f96d 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : LR_DIO0_Pin */
  GPIO_InitStruct.Pin = LR_DIO0_Pin;
 800268e:	2340      	movs	r3, #64	; 0x40
 8002690:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002692:	4b32      	ldr	r3, [pc, #200]	; (800275c <MX_GPIO_Init+0x1e4>)
 8002694:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002696:	2302      	movs	r3, #2
 8002698:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LR_DIO0_GPIO_Port, &GPIO_InitStruct);
 800269a:	f107 0314 	add.w	r3, r7, #20
 800269e:	4619      	mov	r1, r3
 80026a0:	482c      	ldr	r0, [pc, #176]	; (8002754 <MX_GPIO_Init+0x1dc>)
 80026a2:	f001 f961 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pins : P3_Pin LR_NSS_Pin */
  GPIO_InitStruct.Pin = P3_Pin|LR_NSS_Pin;
 80026a6:	f240 2302 	movw	r3, #514	; 0x202
 80026aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ac:	2301      	movs	r3, #1
 80026ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026b0:	2300      	movs	r3, #0
 80026b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026b4:	2300      	movs	r3, #0
 80026b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026b8:	f107 0314 	add.w	r3, r7, #20
 80026bc:	4619      	mov	r1, r3
 80026be:	4826      	ldr	r0, [pc, #152]	; (8002758 <MX_GPIO_Init+0x1e0>)
 80026c0:	f001 f952 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDD_Pin LEDC_Pin */
  GPIO_InitStruct.Pin = LEDD_Pin|LEDC_Pin;
 80026c4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80026c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026ca:	2301      	movs	r3, #1
 80026cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ce:	2302      	movs	r3, #2
 80026d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d2:	2300      	movs	r3, #0
 80026d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026d6:	f107 0314 	add.w	r3, r7, #20
 80026da:	4619      	mov	r1, r3
 80026dc:	481e      	ldr	r0, [pc, #120]	; (8002758 <MX_GPIO_Init+0x1e0>)
 80026de:	f001 f943 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDB_Pin LEDA_Pin */
  GPIO_InitStruct.Pin = LEDB_Pin|LEDA_Pin;
 80026e2:	23c0      	movs	r3, #192	; 0xc0
 80026e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80026e6:	2301      	movs	r3, #1
 80026e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80026ea:	2302      	movs	r3, #2
 80026ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026ee:	2300      	movs	r3, #0
 80026f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026f2:	f107 0314 	add.w	r3, r7, #20
 80026f6:	4619      	mov	r1, r3
 80026f8:	4815      	ldr	r0, [pc, #84]	; (8002750 <MX_GPIO_Init+0x1d8>)
 80026fa:	f001 f935 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDIO_SW_Pin */
  GPIO_InitStruct.Pin = SDIO_SW_Pin;
 80026fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002702:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002708:	2300      	movs	r3, #0
 800270a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SDIO_SW_GPIO_Port, &GPIO_InitStruct);
 800270c:	f107 0314 	add.w	r3, r7, #20
 8002710:	4619      	mov	r1, r3
 8002712:	4810      	ldr	r0, [pc, #64]	; (8002754 <MX_GPIO_Init+0x1dc>)
 8002714:	f001 f928 	bl	8003968 <HAL_GPIO_Init>

  /*Configure GPIO pin : BTN_USR_Pin */
  GPIO_InitStruct.Pin = BTN_USR_Pin;
 8002718:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800271c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800271e:	2300      	movs	r3, #0
 8002720:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002722:	2301      	movs	r3, #1
 8002724:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BTN_USR_GPIO_Port, &GPIO_InitStruct);
 8002726:	f107 0314 	add.w	r3, r7, #20
 800272a:	4619      	mov	r1, r3
 800272c:	4809      	ldr	r0, [pc, #36]	; (8002754 <MX_GPIO_Init+0x1dc>)
 800272e:	f001 f91b 	bl	8003968 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002732:	2200      	movs	r2, #0
 8002734:	2100      	movs	r1, #0
 8002736:	2017      	movs	r0, #23
 8002738:	f000 fd43 	bl	80031c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800273c:	2017      	movs	r0, #23
 800273e:	f000 fd5c 	bl	80031fa <HAL_NVIC_EnableIRQ>

}
 8002742:	bf00      	nop
 8002744:	3728      	adds	r7, #40	; 0x28
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}
 800274a:	bf00      	nop
 800274c:	40023800 	.word	0x40023800
 8002750:	40020800 	.word	0x40020800
 8002754:	40020000 	.word	0x40020000
 8002758:	40020400 	.word	0x40020400
 800275c:	10110000 	.word	0x10110000

08002760 <Get_TIM2_Instance>:
/* USER CODE BEGIN 4 */

I2C_HandleTypeDef* Get_I2C1_Instance() { return &hi2c1; }
SPI_HandleTypeDef* Get_SPI1_Instance() { return &hspi1; }
RTC_HandleTypeDef* Get_RTC_Instance() { return &hrtc; }
TIM_HandleTypeDef* Get_TIM2_Instance() { return &htim2; }
 8002760:	b480      	push	{r7}
 8002762:	af00      	add	r7, sp, #0
 8002764:	4b02      	ldr	r3, [pc, #8]	; (8002770 <Get_TIM2_Instance+0x10>)
 8002766:	4618      	mov	r0, r3
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	20000f1c 	.word	0x20000f1c

08002774 <Get_TIM3_Instance>:

//todelete
TIM_HandleTypeDef* Get_TIM3_Instance() { return &htim3; }
 8002774:	b480      	push	{r7}
 8002776:	af00      	add	r7, sp, #0
 8002778:	4b02      	ldr	r3, [pc, #8]	; (8002784 <Get_TIM3_Instance+0x10>)
 800277a:	4618      	mov	r0, r3
 800277c:	46bd      	mov	sp, r7
 800277e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002782:	4770      	bx	lr
 8002784:	20000d80 	.word	0x20000d80

08002788 <HAL_GPIO_EXTI_Callback>:


void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b082      	sub	sp, #8
 800278c:	af00      	add	r7, sp, #0
 800278e:	4603      	mov	r3, r0
 8002790:	80fb      	strh	r3, [r7, #6]
	//DIO0 Interrupt function
	if (GPIO_Pin == LR_DIO0_Pin)
 8002792:	88fb      	ldrh	r3, [r7, #6]
 8002794:	2b40      	cmp	r3, #64	; 0x40
 8002796:	d101      	bne.n	800279c <HAL_GPIO_EXTI_Callback+0x14>
	{
		dio0_IRQ();
 8002798:	f7ff f9fc 	bl	8001b94 <dio0_IRQ>
	}
}
 800279c:	bf00      	nop
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}

080027a4 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
	// motor interrupt in on TIM3
	if (htim->Instance == TIM3)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	4a04      	ldr	r2, [pc, #16]	; (80027c4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d101      	bne.n	80027ba <HAL_TIM_PeriodElapsedCallback+0x16>
	{
		motorTimeout();
 80027b6:	f7ff fb71 	bl	8001e9c <motorTimeout>
	}

}
 80027ba:	bf00      	nop
 80027bc:	3708      	adds	r7, #8
 80027be:	46bd      	mov	sp, r7
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	40000400 	.word	0x40000400

080027c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80027cc:	bf00      	nop
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr
	...

080027d8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	b083      	sub	sp, #12
 80027dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027de:	2300      	movs	r3, #0
 80027e0:	607b      	str	r3, [r7, #4]
 80027e2:	4b10      	ldr	r3, [pc, #64]	; (8002824 <HAL_MspInit+0x4c>)
 80027e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e6:	4a0f      	ldr	r2, [pc, #60]	; (8002824 <HAL_MspInit+0x4c>)
 80027e8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027ec:	6453      	str	r3, [r2, #68]	; 0x44
 80027ee:	4b0d      	ldr	r3, [pc, #52]	; (8002824 <HAL_MspInit+0x4c>)
 80027f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027f2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027fa:	2300      	movs	r3, #0
 80027fc:	603b      	str	r3, [r7, #0]
 80027fe:	4b09      	ldr	r3, [pc, #36]	; (8002824 <HAL_MspInit+0x4c>)
 8002800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002802:	4a08      	ldr	r2, [pc, #32]	; (8002824 <HAL_MspInit+0x4c>)
 8002804:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002808:	6413      	str	r3, [r2, #64]	; 0x40
 800280a:	4b06      	ldr	r3, [pc, #24]	; (8002824 <HAL_MspInit+0x4c>)
 800280c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002812:	603b      	str	r3, [r7, #0]
 8002814:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002816:	bf00      	nop
 8002818:	370c      	adds	r7, #12
 800281a:	46bd      	mov	sp, r7
 800281c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002820:	4770      	bx	lr
 8002822:	bf00      	nop
 8002824:	40023800 	.word	0x40023800

08002828 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08a      	sub	sp, #40	; 0x28
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 0314 	add.w	r3, r7, #20
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a19      	ldr	r2, [pc, #100]	; (80028ac <HAL_I2C_MspInit+0x84>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d12b      	bne.n	80028a2 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	613b      	str	r3, [r7, #16]
 800284e:	4b18      	ldr	r3, [pc, #96]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002852:	4a17      	ldr	r2, [pc, #92]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002854:	f043 0302 	orr.w	r3, r3, #2
 8002858:	6313      	str	r3, [r2, #48]	; 0x30
 800285a:	4b15      	ldr	r3, [pc, #84]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 800285c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800285e:	f003 0302 	and.w	r3, r3, #2
 8002862:	613b      	str	r3, [r7, #16]
 8002864:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 8002866:	23c0      	movs	r3, #192	; 0xc0
 8002868:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800286a:	2312      	movs	r3, #18
 800286c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002872:	2303      	movs	r3, #3
 8002874:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002876:	2304      	movs	r3, #4
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	480c      	ldr	r0, [pc, #48]	; (80028b4 <HAL_I2C_MspInit+0x8c>)
 8002882:	f001 f871 	bl	8003968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b09      	ldr	r3, [pc, #36]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 800288c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800288e:	4a08      	ldr	r2, [pc, #32]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002890:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002894:	6413      	str	r3, [r2, #64]	; 0x40
 8002896:	4b06      	ldr	r3, [pc, #24]	; (80028b0 <HAL_I2C_MspInit+0x88>)
 8002898:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800289a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80028a2:	bf00      	nop
 80028a4:	3728      	adds	r7, #40	; 0x28
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}
 80028aa:	bf00      	nop
 80028ac:	40005400 	.word	0x40005400
 80028b0:	40023800 	.word	0x40023800
 80028b4:	40020400 	.word	0x40020400

080028b8 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  if(hrtc->Instance==RTC)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	4a05      	ldr	r2, [pc, #20]	; (80028dc <HAL_RTC_MspInit+0x24>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d102      	bne.n	80028d0 <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80028ca:	4b05      	ldr	r3, [pc, #20]	; (80028e0 <HAL_RTC_MspInit+0x28>)
 80028cc:	2201      	movs	r2, #1
 80028ce:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr
 80028dc:	40002800 	.word	0x40002800
 80028e0:	42470e3c 	.word	0x42470e3c

080028e4 <HAL_SD_MspInit>:
* This function configures the hardware resources used in this example
* @param hsd: SD handle pointer
* @retval None
*/
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b08a      	sub	sp, #40	; 0x28
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028ec:	f107 0314 	add.w	r3, r7, #20
 80028f0:	2200      	movs	r2, #0
 80028f2:	601a      	str	r2, [r3, #0]
 80028f4:	605a      	str	r2, [r3, #4]
 80028f6:	609a      	str	r2, [r3, #8]
 80028f8:	60da      	str	r2, [r3, #12]
 80028fa:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	4a70      	ldr	r2, [pc, #448]	; (8002ac4 <HAL_SD_MspInit+0x1e0>)
 8002902:	4293      	cmp	r3, r2
 8002904:	f040 80da 	bne.w	8002abc <HAL_SD_MspInit+0x1d8>
  {
  /* USER CODE BEGIN SDIO_MspInit 0 */

  /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8002908:	2300      	movs	r3, #0
 800290a:	613b      	str	r3, [r7, #16]
 800290c:	4b6e      	ldr	r3, [pc, #440]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 800290e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002910:	4a6d      	ldr	r2, [pc, #436]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 8002912:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002916:	6453      	str	r3, [r2, #68]	; 0x44
 8002918:	4b6b      	ldr	r3, [pc, #428]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 800291a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002920:	613b      	str	r3, [r7, #16]
 8002922:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002924:	2300      	movs	r3, #0
 8002926:	60fb      	str	r3, [r7, #12]
 8002928:	4b67      	ldr	r3, [pc, #412]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 800292a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292c:	4a66      	ldr	r2, [pc, #408]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	6313      	str	r3, [r2, #48]	; 0x30
 8002934:	4b64      	ldr	r3, [pc, #400]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 8002936:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002940:	2300      	movs	r3, #0
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	4b60      	ldr	r3, [pc, #384]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 8002946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002948:	4a5f      	ldr	r2, [pc, #380]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 800294a:	f043 0308 	orr.w	r3, r3, #8
 800294e:	6313      	str	r3, [r2, #48]	; 0x30
 8002950:	4b5d      	ldr	r3, [pc, #372]	; (8002ac8 <HAL_SD_MspInit+0x1e4>)
 8002952:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002954:	f003 0308 	and.w	r3, r3, #8
 8002958:	60bb      	str	r3, [r7, #8]
 800295a:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 800295c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002960:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002962:	2302      	movs	r3, #2
 8002964:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002966:	2301      	movs	r3, #1
 8002968:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800296a:	2303      	movs	r3, #3
 800296c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800296e:	230c      	movs	r3, #12
 8002970:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002972:	f107 0314 	add.w	r3, r7, #20
 8002976:	4619      	mov	r1, r3
 8002978:	4854      	ldr	r0, [pc, #336]	; (8002acc <HAL_SD_MspInit+0x1e8>)
 800297a:	f000 fff5 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800297e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002982:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002984:	2302      	movs	r3, #2
 8002986:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002988:	2300      	movs	r3, #0
 800298a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800298c:	2303      	movs	r3, #3
 800298e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8002990:	230c      	movs	r3, #12
 8002992:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002994:	f107 0314 	add.w	r3, r7, #20
 8002998:	4619      	mov	r1, r3
 800299a:	484c      	ldr	r0, [pc, #304]	; (8002acc <HAL_SD_MspInit+0x1e8>)
 800299c:	f000 ffe4 	bl	8003968 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80029a0:	2304      	movs	r3, #4
 80029a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a4:	2302      	movs	r3, #2
 80029a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029a8:	2301      	movs	r3, #1
 80029aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ac:	2303      	movs	r3, #3
 80029ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 80029b0:	230c      	movs	r3, #12
 80029b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80029b4:	f107 0314 	add.w	r3, r7, #20
 80029b8:	4619      	mov	r1, r3
 80029ba:	4845      	ldr	r0, [pc, #276]	; (8002ad0 <HAL_SD_MspInit+0x1ec>)
 80029bc:	f000 ffd4 	bl	8003968 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 80029c0:	4b44      	ldr	r3, [pc, #272]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029c2:	4a45      	ldr	r2, [pc, #276]	; (8002ad8 <HAL_SD_MspInit+0x1f4>)
 80029c4:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 80029c6:	4b43      	ldr	r3, [pc, #268]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029c8:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80029cc:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80029ce:	4b41      	ldr	r3, [pc, #260]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029d0:	2200      	movs	r2, #0
 80029d2:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80029d4:	4b3f      	ldr	r3, [pc, #252]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029d6:	2200      	movs	r2, #0
 80029d8:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 80029da:	4b3e      	ldr	r3, [pc, #248]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029dc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80029e0:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80029e2:	4b3c      	ldr	r3, [pc, #240]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80029e8:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80029ea:	4b3a      	ldr	r3, [pc, #232]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029ec:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80029f0:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80029f2:	4b38      	ldr	r3, [pc, #224]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029f4:	2220      	movs	r2, #32
 80029f6:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029f8:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 80029fa:	2200      	movs	r2, #0
 80029fc:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80029fe:	4b35      	ldr	r3, [pc, #212]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a00:	2204      	movs	r2, #4
 8002a02:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002a04:	4b33      	ldr	r3, [pc, #204]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a06:	2203      	movs	r2, #3
 8002a08:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8002a0a:	4b32      	ldr	r3, [pc, #200]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a0c:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a10:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002a12:	4b30      	ldr	r3, [pc, #192]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a14:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002a18:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8002a1a:	482e      	ldr	r0, [pc, #184]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a1c:	f000 fc08 	bl	8003230 <HAL_DMA_Init>
 8002a20:	4603      	mov	r3, r0
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d001      	beq.n	8002a2a <HAL_SD_MspInit+0x146>
    {
      Error_Handler();
 8002a26:	f7ff fecf 	bl	80027c8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	4a29      	ldr	r2, [pc, #164]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a2e:	641a      	str	r2, [r3, #64]	; 0x40
 8002a30:	4a28      	ldr	r2, [pc, #160]	; (8002ad4 <HAL_SD_MspInit+0x1f0>)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8002a36:	4b29      	ldr	r3, [pc, #164]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a38:	4a29      	ldr	r2, [pc, #164]	; (8002ae0 <HAL_SD_MspInit+0x1fc>)
 8002a3a:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8002a3c:	4b27      	ldr	r3, [pc, #156]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a3e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002a42:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a44:	4b25      	ldr	r3, [pc, #148]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a46:	2240      	movs	r2, #64	; 0x40
 8002a48:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a4a:	4b24      	ldr	r3, [pc, #144]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a50:	4b22      	ldr	r3, [pc, #136]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a52:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a56:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a58:	4b20      	ldr	r3, [pc, #128]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a5a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a5e:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a60:	4b1e      	ldr	r3, [pc, #120]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a66:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8002a68:	4b1c      	ldr	r3, [pc, #112]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a6a:	2220      	movs	r2, #32
 8002a6c:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a6e:	4b1b      	ldr	r3, [pc, #108]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8002a74:	4b19      	ldr	r3, [pc, #100]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a76:	2204      	movs	r2, #4
 8002a78:	625a      	str	r2, [r3, #36]	; 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8002a7a:	4b18      	ldr	r3, [pc, #96]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a7c:	2203      	movs	r2, #3
 8002a7e:	629a      	str	r2, [r3, #40]	; 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8002a80:	4b16      	ldr	r3, [pc, #88]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a82:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8002a86:	62da      	str	r2, [r3, #44]	; 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8002a88:	4b14      	ldr	r3, [pc, #80]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a8a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002a8e:	631a      	str	r2, [r3, #48]	; 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8002a90:	4812      	ldr	r0, [pc, #72]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002a92:	f000 fbcd 	bl	8003230 <HAL_DMA_Init>
 8002a96:	4603      	mov	r3, r0
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d001      	beq.n	8002aa0 <HAL_SD_MspInit+0x1bc>
    {
      Error_Handler();
 8002a9c:	f7ff fe94 	bl	80027c8 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a0e      	ldr	r2, [pc, #56]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002aa4:	63da      	str	r2, [r3, #60]	; 0x3c
 8002aa6:	4a0d      	ldr	r2, [pc, #52]	; (8002adc <HAL_SD_MspInit+0x1f8>)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	6393      	str	r3, [r2, #56]	; 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8002aac:	2200      	movs	r2, #0
 8002aae:	2100      	movs	r1, #0
 8002ab0:	2031      	movs	r0, #49	; 0x31
 8002ab2:	f000 fb86 	bl	80031c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8002ab6:	2031      	movs	r0, #49	; 0x31
 8002ab8:	f000 fb9f 	bl	80031fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SDIO_MspInit 1 */

  /* USER CODE END SDIO_MspInit 1 */
  }

}
 8002abc:	bf00      	nop
 8002abe:	3728      	adds	r7, #40	; 0x28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	bd80      	pop	{r7, pc}
 8002ac4:	40012c00 	.word	0x40012c00
 8002ac8:	40023800 	.word	0x40023800
 8002acc:	40020800 	.word	0x40020800
 8002ad0:	40020c00 	.word	0x40020c00
 8002ad4:	20000c0c 	.word	0x20000c0c
 8002ad8:	40026458 	.word	0x40026458
 8002adc:	20000de0 	.word	0x20000de0
 8002ae0:	400264a0 	.word	0x400264a0

08002ae4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002ae4:	b580      	push	{r7, lr}
 8002ae6:	b08a      	sub	sp, #40	; 0x28
 8002ae8:	af00      	add	r7, sp, #0
 8002aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aec:	f107 0314 	add.w	r3, r7, #20
 8002af0:	2200      	movs	r2, #0
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	605a      	str	r2, [r3, #4]
 8002af6:	609a      	str	r2, [r3, #8]
 8002af8:	60da      	str	r2, [r3, #12]
 8002afa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	4a19      	ldr	r2, [pc, #100]	; (8002b68 <HAL_SPI_MspInit+0x84>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d12b      	bne.n	8002b5e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
 8002b0a:	4b18      	ldr	r3, [pc, #96]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0e:	4a17      	ldr	r2, [pc, #92]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002b14:	6453      	str	r3, [r2, #68]	; 0x44
 8002b16:	4b15      	ldr	r3, [pc, #84]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002b1e:	613b      	str	r3, [r7, #16]
 8002b20:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b22:	2300      	movs	r3, #0
 8002b24:	60fb      	str	r3, [r7, #12]
 8002b26:	4b11      	ldr	r3, [pc, #68]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2a:	4a10      	ldr	r2, [pc, #64]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b2c:	f043 0302 	orr.w	r3, r3, #2
 8002b30:	6313      	str	r3, [r2, #48]	; 0x30
 8002b32:	4b0e      	ldr	r3, [pc, #56]	; (8002b6c <HAL_SPI_MspInit+0x88>)
 8002b34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b36:	f003 0302 	and.w	r3, r3, #2
 8002b3a:	60fb      	str	r3, [r7, #12]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration    
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = LR_SCK_Pin|LR_MISO_Pin|LR_MOSI_Pin;
 8002b3e:	2338      	movs	r3, #56	; 0x38
 8002b40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b42:	2302      	movs	r3, #2
 8002b44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b46:	2300      	movs	r3, #0
 8002b48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b4a:	2303      	movs	r3, #3
 8002b4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002b4e:	2305      	movs	r3, #5
 8002b50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b52:	f107 0314 	add.w	r3, r7, #20
 8002b56:	4619      	mov	r1, r3
 8002b58:	4805      	ldr	r0, [pc, #20]	; (8002b70 <HAL_SPI_MspInit+0x8c>)
 8002b5a:	f000 ff05 	bl	8003968 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002b5e:	bf00      	nop
 8002b60:	3728      	adds	r7, #40	; 0x28
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}
 8002b66:	bf00      	nop
 8002b68:	40013000 	.word	0x40013000
 8002b6c:	40023800 	.word	0x40023800
 8002b70:	40020400 	.word	0x40020400

08002b74 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b086      	sub	sp, #24
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b84:	d10e      	bne.n	8002ba4 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	617b      	str	r3, [r7, #20]
 8002b8a:	4b2a      	ldr	r3, [pc, #168]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b8e:	4a29      	ldr	r2, [pc, #164]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002b90:	f043 0301 	orr.w	r3, r3, #1
 8002b94:	6413      	str	r3, [r2, #64]	; 0x40
 8002b96:	4b27      	ldr	r3, [pc, #156]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b9a:	f003 0301 	and.w	r3, r3, #1
 8002b9e:	617b      	str	r3, [r7, #20]
 8002ba0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8002ba2:	e042      	b.n	8002c2a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM3)
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a23      	ldr	r2, [pc, #140]	; (8002c38 <HAL_TIM_Base_MspInit+0xc4>)
 8002baa:	4293      	cmp	r3, r2
 8002bac:	d116      	bne.n	8002bdc <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002bae:	2300      	movs	r3, #0
 8002bb0:	613b      	str	r3, [r7, #16]
 8002bb2:	4b20      	ldr	r3, [pc, #128]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bb6:	4a1f      	ldr	r2, [pc, #124]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bb8:	f043 0302 	orr.w	r3, r3, #2
 8002bbc:	6413      	str	r3, [r2, #64]	; 0x40
 8002bbe:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bc2:	f003 0302 	and.w	r3, r3, #2
 8002bc6:	613b      	str	r3, [r7, #16]
 8002bc8:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002bca:	2200      	movs	r2, #0
 8002bcc:	2100      	movs	r1, #0
 8002bce:	201d      	movs	r0, #29
 8002bd0:	f000 faf7 	bl	80031c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002bd4:	201d      	movs	r0, #29
 8002bd6:	f000 fb10 	bl	80031fa <HAL_NVIC_EnableIRQ>
}
 8002bda:	e026      	b.n	8002c2a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM4)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a16      	ldr	r2, [pc, #88]	; (8002c3c <HAL_TIM_Base_MspInit+0xc8>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d10e      	bne.n	8002c04 <HAL_TIM_Base_MspInit+0x90>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002be6:	2300      	movs	r3, #0
 8002be8:	60fb      	str	r3, [r7, #12]
 8002bea:	4b12      	ldr	r3, [pc, #72]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bee:	4a11      	ldr	r2, [pc, #68]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bf0:	f043 0304 	orr.w	r3, r3, #4
 8002bf4:	6413      	str	r3, [r2, #64]	; 0x40
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	60fb      	str	r3, [r7, #12]
 8002c00:	68fb      	ldr	r3, [r7, #12]
}
 8002c02:	e012      	b.n	8002c2a <HAL_TIM_Base_MspInit+0xb6>
  else if(htim_base->Instance==TIM5)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	4a0d      	ldr	r2, [pc, #52]	; (8002c40 <HAL_TIM_Base_MspInit+0xcc>)
 8002c0a:	4293      	cmp	r3, r2
 8002c0c:	d10d      	bne.n	8002c2a <HAL_TIM_Base_MspInit+0xb6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002c0e:	2300      	movs	r3, #0
 8002c10:	60bb      	str	r3, [r7, #8]
 8002c12:	4b08      	ldr	r3, [pc, #32]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	4a07      	ldr	r2, [pc, #28]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002c18:	f043 0308 	orr.w	r3, r3, #8
 8002c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8002c1e:	4b05      	ldr	r3, [pc, #20]	; (8002c34 <HAL_TIM_Base_MspInit+0xc0>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	f003 0308 	and.w	r3, r3, #8
 8002c26:	60bb      	str	r3, [r7, #8]
 8002c28:	68bb      	ldr	r3, [r7, #8]
}
 8002c2a:	bf00      	nop
 8002c2c:	3718      	adds	r7, #24
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}
 8002c32:	bf00      	nop
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40000400 	.word	0x40000400
 8002c3c:	40000800 	.word	0x40000800
 8002c40:	40000c00 	.word	0x40000c00

08002c44 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b08a      	sub	sp, #40	; 0x28
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c4c:	f107 0314 	add.w	r3, r7, #20
 8002c50:	2200      	movs	r2, #0
 8002c52:	601a      	str	r2, [r3, #0]
 8002c54:	605a      	str	r2, [r3, #4]
 8002c56:	609a      	str	r2, [r3, #8]
 8002c58:	60da      	str	r2, [r3, #12]
 8002c5a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c64:	d11e      	bne.n	8002ca4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c66:	2300      	movs	r3, #0
 8002c68:	613b      	str	r3, [r7, #16]
 8002c6a:	4b22      	ldr	r3, [pc, #136]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	4a21      	ldr	r2, [pc, #132]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002c70:	f043 0301 	orr.w	r3, r3, #1
 8002c74:	6313      	str	r3, [r2, #48]	; 0x30
 8002c76:	4b1f      	ldr	r3, [pc, #124]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c7a:	f003 0301 	and.w	r3, r3, #1
 8002c7e:	613b      	str	r3, [r7, #16]
 8002c80:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration    
    PA3     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = EN_R_Pin;
 8002c82:	2308      	movs	r3, #8
 8002c84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c86:	2302      	movs	r3, #2
 8002c88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002c92:	2301      	movs	r3, #1
 8002c94:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(EN_R_GPIO_Port, &GPIO_InitStruct);
 8002c96:	f107 0314 	add.w	r3, r7, #20
 8002c9a:	4619      	mov	r1, r3
 8002c9c:	4816      	ldr	r0, [pc, #88]	; (8002cf8 <HAL_TIM_MspPostInit+0xb4>)
 8002c9e:	f000 fe63 	bl	8003968 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002ca2:	e022      	b.n	8002cea <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	4a14      	ldr	r2, [pc, #80]	; (8002cfc <HAL_TIM_MspPostInit+0xb8>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d11d      	bne.n	8002cea <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002cae:	2300      	movs	r3, #0
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	4b10      	ldr	r3, [pc, #64]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002cb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cb6:	4a0f      	ldr	r2, [pc, #60]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002cb8:	f043 0302 	orr.w	r3, r3, #2
 8002cbc:	6313      	str	r3, [r2, #48]	; 0x30
 8002cbe:	4b0d      	ldr	r3, [pc, #52]	; (8002cf4 <HAL_TIM_MspPostInit+0xb0>)
 8002cc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	60fb      	str	r3, [r7, #12]
 8002cc8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = P6_Pin;
 8002cca:	2301      	movs	r3, #1
 8002ccc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cce:	2302      	movs	r3, #2
 8002cd0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002cd6:	2300      	movs	r3, #0
 8002cd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002cda:	2302      	movs	r3, #2
 8002cdc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(P6_GPIO_Port, &GPIO_InitStruct);
 8002cde:	f107 0314 	add.w	r3, r7, #20
 8002ce2:	4619      	mov	r1, r3
 8002ce4:	4806      	ldr	r0, [pc, #24]	; (8002d00 <HAL_TIM_MspPostInit+0xbc>)
 8002ce6:	f000 fe3f 	bl	8003968 <HAL_GPIO_Init>
}
 8002cea:	bf00      	nop
 8002cec:	3728      	adds	r7, #40	; 0x28
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	40020000 	.word	0x40020000
 8002cfc:	40000400 	.word	0x40000400
 8002d00:	40020400 	.word	0x40020400

08002d04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b08a      	sub	sp, #40	; 0x28
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d0c:	f107 0314 	add.w	r3, r7, #20
 8002d10:	2200      	movs	r2, #0
 8002d12:	601a      	str	r2, [r3, #0]
 8002d14:	605a      	str	r2, [r3, #4]
 8002d16:	609a      	str	r2, [r3, #8]
 8002d18:	60da      	str	r2, [r3, #12]
 8002d1a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a19      	ldr	r2, [pc, #100]	; (8002d88 <HAL_UART_MspInit+0x84>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d12c      	bne.n	8002d80 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8002d26:	2300      	movs	r3, #0
 8002d28:	613b      	str	r3, [r7, #16]
 8002d2a:	4b18      	ldr	r3, [pc, #96]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d2e:	4a17      	ldr	r2, [pc, #92]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d30:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d34:	6413      	str	r3, [r2, #64]	; 0x40
 8002d36:	4b15      	ldr	r3, [pc, #84]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d3a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d3e:	613b      	str	r3, [r7, #16]
 8002d40:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d42:	2300      	movs	r3, #0
 8002d44:	60fb      	str	r3, [r7, #12]
 8002d46:	4b11      	ldr	r3, [pc, #68]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d4a:	4a10      	ldr	r2, [pc, #64]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d4c:	f043 0302 	orr.w	r3, r3, #2
 8002d50:	6313      	str	r3, [r2, #48]	; 0x30
 8002d52:	4b0e      	ldr	r3, [pc, #56]	; (8002d8c <HAL_UART_MspInit+0x88>)
 8002d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	60fb      	str	r3, [r7, #12]
 8002d5c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPS_RX_Pin|GPS_TX_Pin;
 8002d5e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8002d62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002d64:	2302      	movs	r3, #2
 8002d66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d68:	2300      	movs	r3, #0
 8002d6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002d70:	2307      	movs	r3, #7
 8002d72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002d74:	f107 0314 	add.w	r3, r7, #20
 8002d78:	4619      	mov	r1, r3
 8002d7a:	4805      	ldr	r0, [pc, #20]	; (8002d90 <HAL_UART_MspInit+0x8c>)
 8002d7c:	f000 fdf4 	bl	8003968 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8002d80:	bf00      	nop
 8002d82:	3728      	adds	r7, #40	; 0x28
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}
 8002d88:	40004800 	.word	0x40004800
 8002d8c:	40023800 	.word	0x40023800
 8002d90:	40020400 	.word	0x40020400

08002d94 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002d98:	bf00      	nop
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da0:	4770      	bx	lr

08002da2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002da2:	b480      	push	{r7}
 8002da4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002da6:	e7fe      	b.n	8002da6 <HardFault_Handler+0x4>

08002da8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002da8:	b480      	push	{r7}
 8002daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dac:	e7fe      	b.n	8002dac <MemManage_Handler+0x4>

08002dae <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dae:	b480      	push	{r7}
 8002db0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002db2:	e7fe      	b.n	8002db2 <BusFault_Handler+0x4>

08002db4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002db8:	e7fe      	b.n	8002db8 <UsageFault_Handler+0x4>

08002dba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002dbe:	bf00      	nop
 8002dc0:	46bd      	mov	sp, r7
 8002dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc6:	4770      	bx	lr

08002dc8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002dc8:	b480      	push	{r7}
 8002dca:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002dcc:	bf00      	nop
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dd4:	4770      	bx	lr

08002dd6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002dd6:	b480      	push	{r7}
 8002dd8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002dda:	bf00      	nop
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002de4:	b580      	push	{r7, lr}
 8002de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002de8:	f000 f8ce 	bl	8002f88 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002dec:	bf00      	nop
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8002df4:	2040      	movs	r0, #64	; 0x40
 8002df6:	f000 ff83 	bl	8003d00 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002dfa:	bf00      	nop
 8002dfc:	bd80      	pop	{r7, pc}
	...

08002e00 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002e04:	4802      	ldr	r0, [pc, #8]	; (8002e10 <TIM3_IRQHandler+0x10>)
 8002e06:	f005 f9ad 	bl	8008164 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002e0a:	bf00      	nop
 8002e0c:	bd80      	pop	{r7, pc}
 8002e0e:	bf00      	nop
 8002e10:	20000d80 	.word	0x20000d80

08002e14 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8002e14:	b580      	push	{r7, lr}
 8002e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8002e18:	4802      	ldr	r0, [pc, #8]	; (8002e24 <SDIO_IRQHandler+0x10>)
 8002e1a:	f003 fc3b 	bl	8006694 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8002e1e:	bf00      	nop
 8002e20:	bd80      	pop	{r7, pc}
 8002e22:	bf00      	nop
 8002e24:	20000e40 	.word	0x20000e40

08002e28 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8002e2c:	4802      	ldr	r0, [pc, #8]	; (8002e38 <DMA2_Stream3_IRQHandler+0x10>)
 8002e2e:	f000 fb27 	bl	8003480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002e32:	bf00      	nop
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	20000c0c 	.word	0x20000c0c

08002e3c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002e40:	4802      	ldr	r0, [pc, #8]	; (8002e4c <OTG_FS_IRQHandler+0x10>)
 8002e42:	f001 f9fd 	bl	8004240 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002e46:	bf00      	nop
 8002e48:	bd80      	pop	{r7, pc}
 8002e4a:	bf00      	nop
 8002e4c:	20002864 	.word	0x20002864

08002e50 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8002e54:	4802      	ldr	r0, [pc, #8]	; (8002e60 <DMA2_Stream6_IRQHandler+0x10>)
 8002e56:	f000 fb13 	bl	8003480 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8002e5a:	bf00      	nop
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	20000de0 	.word	0x20000de0

08002e64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e64:	b480      	push	{r7}
 8002e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002e68:	4b08      	ldr	r3, [pc, #32]	; (8002e8c <SystemInit+0x28>)
 8002e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e6e:	4a07      	ldr	r2, [pc, #28]	; (8002e8c <SystemInit+0x28>)
 8002e70:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002e74:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002e78:	4b04      	ldr	r3, [pc, #16]	; (8002e8c <SystemInit+0x28>)
 8002e7a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002e7e:	609a      	str	r2, [r3, #8]
#endif
}
 8002e80:	bf00      	nop
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	e000ed00 	.word	0xe000ed00

08002e90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002e90:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ec8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002e94:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002e96:	e003      	b.n	8002ea0 <LoopCopyDataInit>

08002e98 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002e98:	4b0c      	ldr	r3, [pc, #48]	; (8002ecc <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002e9a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002e9c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002e9e:	3104      	adds	r1, #4

08002ea0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002ea0:	480b      	ldr	r0, [pc, #44]	; (8002ed0 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002ea2:	4b0c      	ldr	r3, [pc, #48]	; (8002ed4 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002ea4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002ea6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002ea8:	d3f6      	bcc.n	8002e98 <CopyDataInit>
  ldr  r2, =_sbss
 8002eaa:	4a0b      	ldr	r2, [pc, #44]	; (8002ed8 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002eac:	e002      	b.n	8002eb4 <LoopFillZerobss>

08002eae <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002eae:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002eb0:	f842 3b04 	str.w	r3, [r2], #4

08002eb4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002eb4:	4b09      	ldr	r3, [pc, #36]	; (8002edc <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002eb6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002eb8:	d3f9      	bcc.n	8002eae <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002eba:	f7ff ffd3 	bl	8002e64 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002ebe:	f00a ff1f 	bl	800dd00 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002ec2:	f7fe fff7 	bl	8001eb4 <main>
  bx  lr    
 8002ec6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002ec8:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002ecc:	08012298 	.word	0x08012298
  ldr  r0, =_sdata
 8002ed0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002ed4:	20000354 	.word	0x20000354
  ldr  r2, =_sbss
 8002ed8:	20000354 	.word	0x20000354
  ldr  r3, = _ebss
 8002edc:	20002c70 	.word	0x20002c70

08002ee0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002ee0:	e7fe      	b.n	8002ee0 <ADC_IRQHandler>
	...

08002ee4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ee8:	4b0e      	ldr	r3, [pc, #56]	; (8002f24 <HAL_Init+0x40>)
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	4a0d      	ldr	r2, [pc, #52]	; (8002f24 <HAL_Init+0x40>)
 8002eee:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002ef2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ef4:	4b0b      	ldr	r3, [pc, #44]	; (8002f24 <HAL_Init+0x40>)
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	4a0a      	ldr	r2, [pc, #40]	; (8002f24 <HAL_Init+0x40>)
 8002efa:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002efe:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002f00:	4b08      	ldr	r3, [pc, #32]	; (8002f24 <HAL_Init+0x40>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a07      	ldr	r2, [pc, #28]	; (8002f24 <HAL_Init+0x40>)
 8002f06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f0a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002f0c:	2003      	movs	r0, #3
 8002f0e:	f000 f94d 	bl	80031ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002f12:	2000      	movs	r0, #0
 8002f14:	f000 f808 	bl	8002f28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002f18:	f7ff fc5e 	bl	80027d8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002f1c:	2300      	movs	r3, #0
}
 8002f1e:	4618      	mov	r0, r3
 8002f20:	bd80      	pop	{r7, pc}
 8002f22:	bf00      	nop
 8002f24:	40023c00 	.word	0x40023c00

08002f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b082      	sub	sp, #8
 8002f2c:	af00      	add	r7, sp, #0
 8002f2e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002f30:	4b12      	ldr	r3, [pc, #72]	; (8002f7c <HAL_InitTick+0x54>)
 8002f32:	681a      	ldr	r2, [r3, #0]
 8002f34:	4b12      	ldr	r3, [pc, #72]	; (8002f80 <HAL_InitTick+0x58>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	4619      	mov	r1, r3
 8002f3a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f3e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002f42:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f46:	4618      	mov	r0, r3
 8002f48:	f000 f965 	bl	8003216 <HAL_SYSTICK_Config>
 8002f4c:	4603      	mov	r3, r0
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e00e      	b.n	8002f74 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2b0f      	cmp	r3, #15
 8002f5a:	d80a      	bhi.n	8002f72 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	6879      	ldr	r1, [r7, #4]
 8002f60:	f04f 30ff 	mov.w	r0, #4294967295
 8002f64:	f000 f92d 	bl	80031c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002f68:	4a06      	ldr	r2, [pc, #24]	; (8002f84 <HAL_InitTick+0x5c>)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002f6e:	2300      	movs	r3, #0
 8002f70:	e000      	b.n	8002f74 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3708      	adds	r7, #8
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}
 8002f7c:	20000008 	.word	0x20000008
 8002f80:	20000010 	.word	0x20000010
 8002f84:	2000000c 	.word	0x2000000c

08002f88 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002f8c:	4b06      	ldr	r3, [pc, #24]	; (8002fa8 <HAL_IncTick+0x20>)
 8002f8e:	781b      	ldrb	r3, [r3, #0]
 8002f90:	461a      	mov	r2, r3
 8002f92:	4b06      	ldr	r3, [pc, #24]	; (8002fac <HAL_IncTick+0x24>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	4413      	add	r3, r2
 8002f98:	4a04      	ldr	r2, [pc, #16]	; (8002fac <HAL_IncTick+0x24>)
 8002f9a:	6013      	str	r3, [r2, #0]
}
 8002f9c:	bf00      	nop
 8002f9e:	46bd      	mov	sp, r7
 8002fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa4:	4770      	bx	lr
 8002fa6:	bf00      	nop
 8002fa8:	20000010 	.word	0x20000010
 8002fac:	20000f5c 	.word	0x20000f5c

08002fb0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  return uwTick;
 8002fb4:	4b03      	ldr	r3, [pc, #12]	; (8002fc4 <HAL_GetTick+0x14>)
 8002fb6:	681b      	ldr	r3, [r3, #0]
}
 8002fb8:	4618      	mov	r0, r3
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
 8002fc2:	bf00      	nop
 8002fc4:	20000f5c 	.word	0x20000f5c

08002fc8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b084      	sub	sp, #16
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002fd0:	f7ff ffee 	bl	8002fb0 <HAL_GetTick>
 8002fd4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002fe0:	d005      	beq.n	8002fee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002fe2:	4b09      	ldr	r3, [pc, #36]	; (8003008 <HAL_Delay+0x40>)
 8002fe4:	781b      	ldrb	r3, [r3, #0]
 8002fe6:	461a      	mov	r2, r3
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	4413      	add	r3, r2
 8002fec:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002fee:	bf00      	nop
 8002ff0:	f7ff ffde 	bl	8002fb0 <HAL_GetTick>
 8002ff4:	4602      	mov	r2, r0
 8002ff6:	68bb      	ldr	r3, [r7, #8]
 8002ff8:	1ad3      	subs	r3, r2, r3
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	d8f7      	bhi.n	8002ff0 <HAL_Delay+0x28>
  {
  }
}
 8003000:	bf00      	nop
 8003002:	3710      	adds	r7, #16
 8003004:	46bd      	mov	sp, r7
 8003006:	bd80      	pop	{r7, pc}
 8003008:	20000010 	.word	0x20000010

0800300c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800300c:	b480      	push	{r7}
 800300e:	b085      	sub	sp, #20
 8003010:	af00      	add	r7, sp, #0
 8003012:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	f003 0307 	and.w	r3, r3, #7
 800301a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800301c:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <__NVIC_SetPriorityGrouping+0x44>)
 800301e:	68db      	ldr	r3, [r3, #12]
 8003020:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003022:	68ba      	ldr	r2, [r7, #8]
 8003024:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003028:	4013      	ands	r3, r2
 800302a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800302c:	68fb      	ldr	r3, [r7, #12]
 800302e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003034:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003038:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800303c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800303e:	4a04      	ldr	r2, [pc, #16]	; (8003050 <__NVIC_SetPriorityGrouping+0x44>)
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	60d3      	str	r3, [r2, #12]
}
 8003044:	bf00      	nop
 8003046:	3714      	adds	r7, #20
 8003048:	46bd      	mov	sp, r7
 800304a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304e:	4770      	bx	lr
 8003050:	e000ed00 	.word	0xe000ed00

08003054 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003054:	b480      	push	{r7}
 8003056:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003058:	4b04      	ldr	r3, [pc, #16]	; (800306c <__NVIC_GetPriorityGrouping+0x18>)
 800305a:	68db      	ldr	r3, [r3, #12]
 800305c:	0a1b      	lsrs	r3, r3, #8
 800305e:	f003 0307 	and.w	r3, r3, #7
}
 8003062:	4618      	mov	r0, r3
 8003064:	46bd      	mov	sp, r7
 8003066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306a:	4770      	bx	lr
 800306c:	e000ed00 	.word	0xe000ed00

08003070 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800307a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800307e:	2b00      	cmp	r3, #0
 8003080:	db0b      	blt.n	800309a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003082:	79fb      	ldrb	r3, [r7, #7]
 8003084:	f003 021f 	and.w	r2, r3, #31
 8003088:	4907      	ldr	r1, [pc, #28]	; (80030a8 <__NVIC_EnableIRQ+0x38>)
 800308a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800308e:	095b      	lsrs	r3, r3, #5
 8003090:	2001      	movs	r0, #1
 8003092:	fa00 f202 	lsl.w	r2, r0, r2
 8003096:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800309a:	bf00      	nop
 800309c:	370c      	adds	r7, #12
 800309e:	46bd      	mov	sp, r7
 80030a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a4:	4770      	bx	lr
 80030a6:	bf00      	nop
 80030a8:	e000e100 	.word	0xe000e100

080030ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	4603      	mov	r3, r0
 80030b4:	6039      	str	r1, [r7, #0]
 80030b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80030b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030bc:	2b00      	cmp	r3, #0
 80030be:	db0a      	blt.n	80030d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	b2da      	uxtb	r2, r3
 80030c4:	490c      	ldr	r1, [pc, #48]	; (80030f8 <__NVIC_SetPriority+0x4c>)
 80030c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030ca:	0112      	lsls	r2, r2, #4
 80030cc:	b2d2      	uxtb	r2, r2
 80030ce:	440b      	add	r3, r1
 80030d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80030d4:	e00a      	b.n	80030ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	b2da      	uxtb	r2, r3
 80030da:	4908      	ldr	r1, [pc, #32]	; (80030fc <__NVIC_SetPriority+0x50>)
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	f003 030f 	and.w	r3, r3, #15
 80030e2:	3b04      	subs	r3, #4
 80030e4:	0112      	lsls	r2, r2, #4
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	440b      	add	r3, r1
 80030ea:	761a      	strb	r2, [r3, #24]
}
 80030ec:	bf00      	nop
 80030ee:	370c      	adds	r7, #12
 80030f0:	46bd      	mov	sp, r7
 80030f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f6:	4770      	bx	lr
 80030f8:	e000e100 	.word	0xe000e100
 80030fc:	e000ed00 	.word	0xe000ed00

08003100 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003100:	b480      	push	{r7}
 8003102:	b089      	sub	sp, #36	; 0x24
 8003104:	af00      	add	r7, sp, #0
 8003106:	60f8      	str	r0, [r7, #12]
 8003108:	60b9      	str	r1, [r7, #8]
 800310a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	f003 0307 	and.w	r3, r3, #7
 8003112:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	f1c3 0307 	rsb	r3, r3, #7
 800311a:	2b04      	cmp	r3, #4
 800311c:	bf28      	it	cs
 800311e:	2304      	movcs	r3, #4
 8003120:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003122:	69fb      	ldr	r3, [r7, #28]
 8003124:	3304      	adds	r3, #4
 8003126:	2b06      	cmp	r3, #6
 8003128:	d902      	bls.n	8003130 <NVIC_EncodePriority+0x30>
 800312a:	69fb      	ldr	r3, [r7, #28]
 800312c:	3b03      	subs	r3, #3
 800312e:	e000      	b.n	8003132 <NVIC_EncodePriority+0x32>
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003134:	f04f 32ff 	mov.w	r2, #4294967295
 8003138:	69bb      	ldr	r3, [r7, #24]
 800313a:	fa02 f303 	lsl.w	r3, r2, r3
 800313e:	43da      	mvns	r2, r3
 8003140:	68bb      	ldr	r3, [r7, #8]
 8003142:	401a      	ands	r2, r3
 8003144:	697b      	ldr	r3, [r7, #20]
 8003146:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003148:	f04f 31ff 	mov.w	r1, #4294967295
 800314c:	697b      	ldr	r3, [r7, #20]
 800314e:	fa01 f303 	lsl.w	r3, r1, r3
 8003152:	43d9      	mvns	r1, r3
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003158:	4313      	orrs	r3, r2
         );
}
 800315a:	4618      	mov	r0, r3
 800315c:	3724      	adds	r7, #36	; 0x24
 800315e:	46bd      	mov	sp, r7
 8003160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003164:	4770      	bx	lr
	...

08003168 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b082      	sub	sp, #8
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	3b01      	subs	r3, #1
 8003174:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003178:	d301      	bcc.n	800317e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800317a:	2301      	movs	r3, #1
 800317c:	e00f      	b.n	800319e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800317e:	4a0a      	ldr	r2, [pc, #40]	; (80031a8 <SysTick_Config+0x40>)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	3b01      	subs	r3, #1
 8003184:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003186:	210f      	movs	r1, #15
 8003188:	f04f 30ff 	mov.w	r0, #4294967295
 800318c:	f7ff ff8e 	bl	80030ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003190:	4b05      	ldr	r3, [pc, #20]	; (80031a8 <SysTick_Config+0x40>)
 8003192:	2200      	movs	r2, #0
 8003194:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003196:	4b04      	ldr	r3, [pc, #16]	; (80031a8 <SysTick_Config+0x40>)
 8003198:	2207      	movs	r2, #7
 800319a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800319c:	2300      	movs	r3, #0
}
 800319e:	4618      	mov	r0, r3
 80031a0:	3708      	adds	r7, #8
 80031a2:	46bd      	mov	sp, r7
 80031a4:	bd80      	pop	{r7, pc}
 80031a6:	bf00      	nop
 80031a8:	e000e010 	.word	0xe000e010

080031ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80031b4:	6878      	ldr	r0, [r7, #4]
 80031b6:	f7ff ff29 	bl	800300c <__NVIC_SetPriorityGrouping>
}
 80031ba:	bf00      	nop
 80031bc:	3708      	adds	r7, #8
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd80      	pop	{r7, pc}

080031c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80031c2:	b580      	push	{r7, lr}
 80031c4:	b086      	sub	sp, #24
 80031c6:	af00      	add	r7, sp, #0
 80031c8:	4603      	mov	r3, r0
 80031ca:	60b9      	str	r1, [r7, #8]
 80031cc:	607a      	str	r2, [r7, #4]
 80031ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80031d0:	2300      	movs	r3, #0
 80031d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80031d4:	f7ff ff3e 	bl	8003054 <__NVIC_GetPriorityGrouping>
 80031d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80031da:	687a      	ldr	r2, [r7, #4]
 80031dc:	68b9      	ldr	r1, [r7, #8]
 80031de:	6978      	ldr	r0, [r7, #20]
 80031e0:	f7ff ff8e 	bl	8003100 <NVIC_EncodePriority>
 80031e4:	4602      	mov	r2, r0
 80031e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80031ea:	4611      	mov	r1, r2
 80031ec:	4618      	mov	r0, r3
 80031ee:	f7ff ff5d 	bl	80030ac <__NVIC_SetPriority>
}
 80031f2:	bf00      	nop
 80031f4:	3718      	adds	r7, #24
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	4603      	mov	r3, r0
 8003202:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003204:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff31 	bl	8003070 <__NVIC_EnableIRQ>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}

08003216 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003216:	b580      	push	{r7, lr}
 8003218:	b082      	sub	sp, #8
 800321a:	af00      	add	r7, sp, #0
 800321c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800321e:	6878      	ldr	r0, [r7, #4]
 8003220:	f7ff ffa2 	bl	8003168 <SysTick_Config>
 8003224:	4603      	mov	r3, r0
}
 8003226:	4618      	mov	r0, r3
 8003228:	3708      	adds	r7, #8
 800322a:	46bd      	mov	sp, r7
 800322c:	bd80      	pop	{r7, pc}
	...

08003230 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003230:	b580      	push	{r7, lr}
 8003232:	b086      	sub	sp, #24
 8003234:	af00      	add	r7, sp, #0
 8003236:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800323c:	f7ff feb8 	bl	8002fb0 <HAL_GetTick>
 8003240:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d101      	bne.n	800324c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003248:	2301      	movs	r3, #1
 800324a:	e099      	b.n	8003380 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	2200      	movs	r2, #0
 8003250:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	2202      	movs	r2, #2
 8003258:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	681a      	ldr	r2, [r3, #0]
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f022 0201 	bic.w	r2, r2, #1
 800326a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800326c:	e00f      	b.n	800328e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800326e:	f7ff fe9f 	bl	8002fb0 <HAL_GetTick>
 8003272:	4602      	mov	r2, r0
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	2b05      	cmp	r3, #5
 800327a:	d908      	bls.n	800328e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	2220      	movs	r2, #32
 8003280:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2203      	movs	r2, #3
 8003286:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800328a:	2303      	movs	r3, #3
 800328c:	e078      	b.n	8003380 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	f003 0301 	and.w	r3, r3, #1
 8003298:	2b00      	cmp	r3, #0
 800329a:	d1e8      	bne.n	800326e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80032a4:	697a      	ldr	r2, [r7, #20]
 80032a6:	4b38      	ldr	r3, [pc, #224]	; (8003388 <HAL_DMA_Init+0x158>)
 80032a8:	4013      	ands	r3, r2
 80032aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	685a      	ldr	r2, [r3, #4]
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	691b      	ldr	r3, [r3, #16]
 80032c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80032c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	699b      	ldr	r3, [r3, #24]
 80032cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80032d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6a1b      	ldr	r3, [r3, #32]
 80032d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80032da:	697a      	ldr	r2, [r7, #20]
 80032dc:	4313      	orrs	r3, r2
 80032de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e4:	2b04      	cmp	r3, #4
 80032e6:	d107      	bne.n	80032f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032f0:	4313      	orrs	r3, r2
 80032f2:	697a      	ldr	r2, [r7, #20]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	697a      	ldr	r2, [r7, #20]
 80032fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003308:	697b      	ldr	r3, [r7, #20]
 800330a:	f023 0307 	bic.w	r3, r3, #7
 800330e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003314:	697a      	ldr	r2, [r7, #20]
 8003316:	4313      	orrs	r3, r2
 8003318:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800331e:	2b04      	cmp	r3, #4
 8003320:	d117      	bne.n	8003352 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003326:	697a      	ldr	r2, [r7, #20]
 8003328:	4313      	orrs	r3, r2
 800332a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003330:	2b00      	cmp	r3, #0
 8003332:	d00e      	beq.n	8003352 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 fa9d 	bl	8003874 <DMA_CheckFifoParam>
 800333a:	4603      	mov	r3, r0
 800333c:	2b00      	cmp	r3, #0
 800333e:	d008      	beq.n	8003352 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	2240      	movs	r2, #64	; 0x40
 8003344:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800334e:	2301      	movs	r3, #1
 8003350:	e016      	b.n	8003380 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	697a      	ldr	r2, [r7, #20]
 8003358:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800335a:	6878      	ldr	r0, [r7, #4]
 800335c:	f000 fa54 	bl	8003808 <DMA_CalcBaseAndBitshift>
 8003360:	4603      	mov	r3, r0
 8003362:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003368:	223f      	movs	r2, #63	; 0x3f
 800336a:	409a      	lsls	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2200      	movs	r2, #0
 8003374:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800337e:	2300      	movs	r3, #0
}
 8003380:	4618      	mov	r0, r3
 8003382:	3718      	adds	r7, #24
 8003384:	46bd      	mov	sp, r7
 8003386:	bd80      	pop	{r7, pc}
 8003388:	f010803f 	.word	0xf010803f

0800338c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b086      	sub	sp, #24
 8003390:	af00      	add	r7, sp, #0
 8003392:	60f8      	str	r0, [r7, #12]
 8003394:	60b9      	str	r1, [r7, #8]
 8003396:	607a      	str	r2, [r7, #4]
 8003398:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800339a:	2300      	movs	r3, #0
 800339c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80033aa:	2b01      	cmp	r3, #1
 80033ac:	d101      	bne.n	80033b2 <HAL_DMA_Start_IT+0x26>
 80033ae:	2302      	movs	r3, #2
 80033b0:	e040      	b.n	8003434 <HAL_DMA_Start_IT+0xa8>
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	2201      	movs	r2, #1
 80033b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80033c0:	b2db      	uxtb	r3, r3
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d12f      	bne.n	8003426 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	2202      	movs	r2, #2
 80033ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	2200      	movs	r2, #0
 80033d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	687a      	ldr	r2, [r7, #4]
 80033d8:	68b9      	ldr	r1, [r7, #8]
 80033da:	68f8      	ldr	r0, [r7, #12]
 80033dc:	f000 f9e6 	bl	80037ac <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033e4:	223f      	movs	r2, #63	; 0x3f
 80033e6:	409a      	lsls	r2, r3
 80033e8:	693b      	ldr	r3, [r7, #16]
 80033ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	681a      	ldr	r2, [r3, #0]
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f042 0216 	orr.w	r2, r2, #22
 80033fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003400:	2b00      	cmp	r3, #0
 8003402:	d007      	beq.n	8003414 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	681a      	ldr	r2, [r3, #0]
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f042 0208 	orr.w	r2, r2, #8
 8003412:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	681a      	ldr	r2, [r3, #0]
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f042 0201 	orr.w	r2, r2, #1
 8003422:	601a      	str	r2, [r3, #0]
 8003424:	e005      	b.n	8003432 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	2200      	movs	r2, #0
 800342a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800342e:	2302      	movs	r3, #2
 8003430:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003432:	7dfb      	ldrb	r3, [r7, #23]
}
 8003434:	4618      	mov	r0, r3
 8003436:	3718      	adds	r7, #24
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800344a:	b2db      	uxtb	r3, r3
 800344c:	2b02      	cmp	r3, #2
 800344e:	d004      	beq.n	800345a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2280      	movs	r2, #128	; 0x80
 8003454:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003456:	2301      	movs	r3, #1
 8003458:	e00c      	b.n	8003474 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2205      	movs	r2, #5
 800345e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f022 0201 	bic.w	r2, r2, #1
 8003470:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	370c      	adds	r7, #12
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr

08003480 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	b086      	sub	sp, #24
 8003484:	af00      	add	r7, sp, #0
 8003486:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003488:	2300      	movs	r3, #0
 800348a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800348c:	4b92      	ldr	r3, [pc, #584]	; (80036d8 <HAL_DMA_IRQHandler+0x258>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a92      	ldr	r2, [pc, #584]	; (80036dc <HAL_DMA_IRQHandler+0x25c>)
 8003492:	fba2 2303 	umull	r2, r3, r2, r3
 8003496:	0a9b      	lsrs	r3, r3, #10
 8003498:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800349e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034aa:	2208      	movs	r2, #8
 80034ac:	409a      	lsls	r2, r3
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	4013      	ands	r3, r2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d01a      	beq.n	80034ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f003 0304 	and.w	r3, r3, #4
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d013      	beq.n	80034ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f022 0204 	bic.w	r2, r2, #4
 80034d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d8:	2208      	movs	r2, #8
 80034da:	409a      	lsls	r2, r3
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034e4:	f043 0201 	orr.w	r2, r3, #1
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f0:	2201      	movs	r2, #1
 80034f2:	409a      	lsls	r2, r3
 80034f4:	68fb      	ldr	r3, [r7, #12]
 80034f6:	4013      	ands	r3, r2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d012      	beq.n	8003522 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	695b      	ldr	r3, [r3, #20]
 8003502:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800350e:	2201      	movs	r2, #1
 8003510:	409a      	lsls	r2, r3
 8003512:	693b      	ldr	r3, [r7, #16]
 8003514:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800351a:	f043 0202 	orr.w	r2, r3, #2
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003526:	2204      	movs	r2, #4
 8003528:	409a      	lsls	r2, r3
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	4013      	ands	r3, r2
 800352e:	2b00      	cmp	r3, #0
 8003530:	d012      	beq.n	8003558 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d00b      	beq.n	8003558 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003544:	2204      	movs	r2, #4
 8003546:	409a      	lsls	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003550:	f043 0204 	orr.w	r2, r3, #4
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800355c:	2210      	movs	r2, #16
 800355e:	409a      	lsls	r2, r3
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	4013      	ands	r3, r2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d043      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f003 0308 	and.w	r3, r3, #8
 8003572:	2b00      	cmp	r3, #0
 8003574:	d03c      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357a:	2210      	movs	r2, #16
 800357c:	409a      	lsls	r2, r3
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d018      	beq.n	80035c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d108      	bne.n	80035b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d024      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	4798      	blx	r3
 80035ae:	e01f      	b.n	80035f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d01b      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
 80035c0:	e016      	b.n	80035f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d107      	bne.n	80035e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0208 	bic.w	r2, r2, #8
 80035de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d003      	beq.n	80035f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ec:	6878      	ldr	r0, [r7, #4]
 80035ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80035f4:	2220      	movs	r2, #32
 80035f6:	409a      	lsls	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	4013      	ands	r3, r2
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	f000 808e 	beq.w	800371e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f003 0310 	and.w	r3, r3, #16
 800360c:	2b00      	cmp	r3, #0
 800360e:	f000 8086 	beq.w	800371e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003616:	2220      	movs	r2, #32
 8003618:	409a      	lsls	r2, r3
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003624:	b2db      	uxtb	r3, r3
 8003626:	2b05      	cmp	r3, #5
 8003628:	d136      	bne.n	8003698 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	681a      	ldr	r2, [r3, #0]
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f022 0216 	bic.w	r2, r2, #22
 8003638:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	695a      	ldr	r2, [r3, #20]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003648:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800364e:	2b00      	cmp	r3, #0
 8003650:	d103      	bne.n	800365a <HAL_DMA_IRQHandler+0x1da>
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003656:	2b00      	cmp	r3, #0
 8003658:	d007      	beq.n	800366a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	681a      	ldr	r2, [r3, #0]
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f022 0208 	bic.w	r2, r2, #8
 8003668:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800366e:	223f      	movs	r2, #63	; 0x3f
 8003670:	409a      	lsls	r2, r3
 8003672:	693b      	ldr	r3, [r7, #16]
 8003674:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2200      	movs	r2, #0
 800367a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2201      	movs	r2, #1
 8003682:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800368a:	2b00      	cmp	r3, #0
 800368c:	d07d      	beq.n	800378a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003692:	6878      	ldr	r0, [r7, #4]
 8003694:	4798      	blx	r3
        }
        return;
 8003696:	e078      	b.n	800378a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d01c      	beq.n	80036e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d108      	bne.n	80036c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d030      	beq.n	800371e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036c0:	6878      	ldr	r0, [r7, #4]
 80036c2:	4798      	blx	r3
 80036c4:	e02b      	b.n	800371e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d027      	beq.n	800371e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	4798      	blx	r3
 80036d6:	e022      	b.n	800371e <HAL_DMA_IRQHandler+0x29e>
 80036d8:	20000008 	.word	0x20000008
 80036dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d10f      	bne.n	800370e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f022 0210 	bic.w	r2, r2, #16
 80036fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2200      	movs	r2, #0
 8003702:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	2201      	movs	r2, #1
 800370a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003712:	2b00      	cmp	r3, #0
 8003714:	d003      	beq.n	800371e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003722:	2b00      	cmp	r3, #0
 8003724:	d032      	beq.n	800378c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800372a:	f003 0301 	and.w	r3, r3, #1
 800372e:	2b00      	cmp	r3, #0
 8003730:	d022      	beq.n	8003778 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	2205      	movs	r2, #5
 8003736:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	681a      	ldr	r2, [r3, #0]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f022 0201 	bic.w	r2, r2, #1
 8003748:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	3301      	adds	r3, #1
 800374e:	60bb      	str	r3, [r7, #8]
 8003750:	697a      	ldr	r2, [r7, #20]
 8003752:	429a      	cmp	r2, r3
 8003754:	d307      	bcc.n	8003766 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 0301 	and.w	r3, r3, #1
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f2      	bne.n	800374a <HAL_DMA_IRQHandler+0x2ca>
 8003764:	e000      	b.n	8003768 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003766:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2200      	movs	r2, #0
 800376c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800377c:	2b00      	cmp	r3, #0
 800377e:	d005      	beq.n	800378c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	4798      	blx	r3
 8003788:	e000      	b.n	800378c <HAL_DMA_IRQHandler+0x30c>
        return;
 800378a:	bf00      	nop
    }
  }
}
 800378c:	3718      	adds	r7, #24
 800378e:	46bd      	mov	sp, r7
 8003790:	bd80      	pop	{r7, pc}
 8003792:	bf00      	nop

08003794 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b085      	sub	sp, #20
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	60f8      	str	r0, [r7, #12]
 80037b4:	60b9      	str	r1, [r7, #8]
 80037b6:	607a      	str	r2, [r7, #4]
 80037b8:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80037c8:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	683a      	ldr	r2, [r7, #0]
 80037d0:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	2b40      	cmp	r3, #64	; 0x40
 80037d8:	d108      	bne.n	80037ec <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80037da:	68fb      	ldr	r3, [r7, #12]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	68ba      	ldr	r2, [r7, #8]
 80037e8:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80037ea:	e007      	b.n	80037fc <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68ba      	ldr	r2, [r7, #8]
 80037f2:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	60da      	str	r2, [r3, #12]
}
 80037fc:	bf00      	nop
 80037fe:	3714      	adds	r7, #20
 8003800:	46bd      	mov	sp, r7
 8003802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003806:	4770      	bx	lr

08003808 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003808:	b480      	push	{r7}
 800380a:	b085      	sub	sp, #20
 800380c:	af00      	add	r7, sp, #0
 800380e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	b2db      	uxtb	r3, r3
 8003816:	3b10      	subs	r3, #16
 8003818:	4a14      	ldr	r2, [pc, #80]	; (800386c <DMA_CalcBaseAndBitshift+0x64>)
 800381a:	fba2 2303 	umull	r2, r3, r2, r3
 800381e:	091b      	lsrs	r3, r3, #4
 8003820:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003822:	4a13      	ldr	r2, [pc, #76]	; (8003870 <DMA_CalcBaseAndBitshift+0x68>)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4413      	add	r3, r2
 8003828:	781b      	ldrb	r3, [r3, #0]
 800382a:	461a      	mov	r2, r3
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	2b03      	cmp	r3, #3
 8003834:	d909      	bls.n	800384a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800383e:	f023 0303 	bic.w	r3, r3, #3
 8003842:	1d1a      	adds	r2, r3, #4
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	659a      	str	r2, [r3, #88]	; 0x58
 8003848:	e007      	b.n	800385a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003852:	f023 0303 	bic.w	r3, r3, #3
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800385e:	4618      	mov	r0, r3
 8003860:	3714      	adds	r7, #20
 8003862:	46bd      	mov	sp, r7
 8003864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003868:	4770      	bx	lr
 800386a:	bf00      	nop
 800386c:	aaaaaaab 	.word	0xaaaaaaab
 8003870:	08011fb4 	.word	0x08011fb4

08003874 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003874:	b480      	push	{r7}
 8003876:	b085      	sub	sp, #20
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800387c:	2300      	movs	r3, #0
 800387e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003884:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	699b      	ldr	r3, [r3, #24]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d11f      	bne.n	80038ce <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800388e:	68bb      	ldr	r3, [r7, #8]
 8003890:	2b03      	cmp	r3, #3
 8003892:	d855      	bhi.n	8003940 <DMA_CheckFifoParam+0xcc>
 8003894:	a201      	add	r2, pc, #4	; (adr r2, 800389c <DMA_CheckFifoParam+0x28>)
 8003896:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389a:	bf00      	nop
 800389c:	080038ad 	.word	0x080038ad
 80038a0:	080038bf 	.word	0x080038bf
 80038a4:	080038ad 	.word	0x080038ad
 80038a8:	08003941 	.word	0x08003941
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038b0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d045      	beq.n	8003944 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80038b8:	2301      	movs	r3, #1
 80038ba:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038bc:	e042      	b.n	8003944 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038c2:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80038c6:	d13f      	bne.n	8003948 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80038c8:	2301      	movs	r3, #1
 80038ca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80038cc:	e03c      	b.n	8003948 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	699b      	ldr	r3, [r3, #24]
 80038d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80038d6:	d121      	bne.n	800391c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80038d8:	68bb      	ldr	r3, [r7, #8]
 80038da:	2b03      	cmp	r3, #3
 80038dc:	d836      	bhi.n	800394c <DMA_CheckFifoParam+0xd8>
 80038de:	a201      	add	r2, pc, #4	; (adr r2, 80038e4 <DMA_CheckFifoParam+0x70>)
 80038e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038e4:	080038f5 	.word	0x080038f5
 80038e8:	080038fb 	.word	0x080038fb
 80038ec:	080038f5 	.word	0x080038f5
 80038f0:	0800390d 	.word	0x0800390d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
      break;
 80038f8:	e02f      	b.n	800395a <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038fe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003902:	2b00      	cmp	r3, #0
 8003904:	d024      	beq.n	8003950 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8003906:	2301      	movs	r3, #1
 8003908:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800390a:	e021      	b.n	8003950 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003910:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003914:	d11e      	bne.n	8003954 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800391a:	e01b      	b.n	8003954 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	2b02      	cmp	r3, #2
 8003920:	d902      	bls.n	8003928 <DMA_CheckFifoParam+0xb4>
 8003922:	2b03      	cmp	r3, #3
 8003924:	d003      	beq.n	800392e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003926:	e018      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8003928:	2301      	movs	r3, #1
 800392a:	73fb      	strb	r3, [r7, #15]
      break;
 800392c:	e015      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003932:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d00e      	beq.n	8003958 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	73fb      	strb	r3, [r7, #15]
      break;
 800393e:	e00b      	b.n	8003958 <DMA_CheckFifoParam+0xe4>
      break;
 8003940:	bf00      	nop
 8003942:	e00a      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 8003944:	bf00      	nop
 8003946:	e008      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 8003948:	bf00      	nop
 800394a:	e006      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 800394c:	bf00      	nop
 800394e:	e004      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 8003950:	bf00      	nop
 8003952:	e002      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;   
 8003954:	bf00      	nop
 8003956:	e000      	b.n	800395a <DMA_CheckFifoParam+0xe6>
      break;
 8003958:	bf00      	nop
    }
  } 
  
  return status; 
 800395a:	7bfb      	ldrb	r3, [r7, #15]
}
 800395c:	4618      	mov	r0, r3
 800395e:	3714      	adds	r7, #20
 8003960:	46bd      	mov	sp, r7
 8003962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003966:	4770      	bx	lr

08003968 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003968:	b480      	push	{r7}
 800396a:	b089      	sub	sp, #36	; 0x24
 800396c:	af00      	add	r7, sp, #0
 800396e:	6078      	str	r0, [r7, #4]
 8003970:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003972:	2300      	movs	r3, #0
 8003974:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003976:	2300      	movs	r3, #0
 8003978:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800397a:	2300      	movs	r3, #0
 800397c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800397e:	2300      	movs	r3, #0
 8003980:	61fb      	str	r3, [r7, #28]
 8003982:	e16b      	b.n	8003c5c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003984:	2201      	movs	r2, #1
 8003986:	69fb      	ldr	r3, [r7, #28]
 8003988:	fa02 f303 	lsl.w	r3, r2, r3
 800398c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	697a      	ldr	r2, [r7, #20]
 8003994:	4013      	ands	r3, r2
 8003996:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003998:	693a      	ldr	r2, [r7, #16]
 800399a:	697b      	ldr	r3, [r7, #20]
 800399c:	429a      	cmp	r2, r3
 800399e:	f040 815a 	bne.w	8003c56 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	685b      	ldr	r3, [r3, #4]
 80039a6:	2b01      	cmp	r3, #1
 80039a8:	d00b      	beq.n	80039c2 <HAL_GPIO_Init+0x5a>
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	685b      	ldr	r3, [r3, #4]
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d007      	beq.n	80039c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039b2:	683b      	ldr	r3, [r7, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80039b6:	2b11      	cmp	r3, #17
 80039b8:	d003      	beq.n	80039c2 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	2b12      	cmp	r3, #18
 80039c0:	d130      	bne.n	8003a24 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80039c8:	69fb      	ldr	r3, [r7, #28]
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	2203      	movs	r2, #3
 80039ce:	fa02 f303 	lsl.w	r3, r2, r3
 80039d2:	43db      	mvns	r3, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4013      	ands	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	68da      	ldr	r2, [r3, #12]
 80039de:	69fb      	ldr	r3, [r7, #28]
 80039e0:	005b      	lsls	r3, r3, #1
 80039e2:	fa02 f303 	lsl.w	r3, r2, r3
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	69ba      	ldr	r2, [r7, #24]
 80039f0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80039f8:	2201      	movs	r2, #1
 80039fa:	69fb      	ldr	r3, [r7, #28]
 80039fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003a00:	43db      	mvns	r3, r3
 8003a02:	69ba      	ldr	r2, [r7, #24]
 8003a04:	4013      	ands	r3, r2
 8003a06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	091b      	lsrs	r3, r3, #4
 8003a0e:	f003 0201 	and.w	r2, r3, #1
 8003a12:	69fb      	ldr	r3, [r7, #28]
 8003a14:	fa02 f303 	lsl.w	r3, r2, r3
 8003a18:	69ba      	ldr	r2, [r7, #24]
 8003a1a:	4313      	orrs	r3, r2
 8003a1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	69ba      	ldr	r2, [r7, #24]
 8003a22:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003a2a:	69fb      	ldr	r3, [r7, #28]
 8003a2c:	005b      	lsls	r3, r3, #1
 8003a2e:	2203      	movs	r2, #3
 8003a30:	fa02 f303 	lsl.w	r3, r2, r3
 8003a34:	43db      	mvns	r3, r3
 8003a36:	69ba      	ldr	r2, [r7, #24]
 8003a38:	4013      	ands	r3, r2
 8003a3a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003a3c:	683b      	ldr	r3, [r7, #0]
 8003a3e:	689a      	ldr	r2, [r3, #8]
 8003a40:	69fb      	ldr	r3, [r7, #28]
 8003a42:	005b      	lsls	r3, r3, #1
 8003a44:	fa02 f303 	lsl.w	r3, r2, r3
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	69ba      	ldr	r2, [r7, #24]
 8003a52:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003a54:	683b      	ldr	r3, [r7, #0]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	2b02      	cmp	r3, #2
 8003a5a:	d003      	beq.n	8003a64 <HAL_GPIO_Init+0xfc>
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	2b12      	cmp	r3, #18
 8003a62:	d123      	bne.n	8003aac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003a64:	69fb      	ldr	r3, [r7, #28]
 8003a66:	08da      	lsrs	r2, r3, #3
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	3208      	adds	r2, #8
 8003a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003a70:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	f003 0307 	and.w	r3, r3, #7
 8003a78:	009b      	lsls	r3, r3, #2
 8003a7a:	220f      	movs	r2, #15
 8003a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003a80:	43db      	mvns	r3, r3
 8003a82:	69ba      	ldr	r2, [r7, #24]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003a88:	683b      	ldr	r3, [r7, #0]
 8003a8a:	691a      	ldr	r2, [r3, #16]
 8003a8c:	69fb      	ldr	r3, [r7, #28]
 8003a8e:	f003 0307 	and.w	r3, r3, #7
 8003a92:	009b      	lsls	r3, r3, #2
 8003a94:	fa02 f303 	lsl.w	r3, r2, r3
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003a9e:	69fb      	ldr	r3, [r7, #28]
 8003aa0:	08da      	lsrs	r2, r3, #3
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	3208      	adds	r2, #8
 8003aa6:	69b9      	ldr	r1, [r7, #24]
 8003aa8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ab2:	69fb      	ldr	r3, [r7, #28]
 8003ab4:	005b      	lsls	r3, r3, #1
 8003ab6:	2203      	movs	r2, #3
 8003ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8003abc:	43db      	mvns	r3, r3
 8003abe:	69ba      	ldr	r2, [r7, #24]
 8003ac0:	4013      	ands	r3, r2
 8003ac2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	685b      	ldr	r3, [r3, #4]
 8003ac8:	f003 0203 	and.w	r2, r3, #3
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	005b      	lsls	r3, r3, #1
 8003ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ad4:	69ba      	ldr	r2, [r7, #24]
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	69ba      	ldr	r2, [r7, #24]
 8003ade:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	f000 80b4 	beq.w	8003c56 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003aee:	2300      	movs	r3, #0
 8003af0:	60fb      	str	r3, [r7, #12]
 8003af2:	4b5f      	ldr	r3, [pc, #380]	; (8003c70 <HAL_GPIO_Init+0x308>)
 8003af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af6:	4a5e      	ldr	r2, [pc, #376]	; (8003c70 <HAL_GPIO_Init+0x308>)
 8003af8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003afc:	6453      	str	r3, [r2, #68]	; 0x44
 8003afe:	4b5c      	ldr	r3, [pc, #368]	; (8003c70 <HAL_GPIO_Init+0x308>)
 8003b00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b02:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003b06:	60fb      	str	r3, [r7, #12]
 8003b08:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003b0a:	4a5a      	ldr	r2, [pc, #360]	; (8003c74 <HAL_GPIO_Init+0x30c>)
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	089b      	lsrs	r3, r3, #2
 8003b10:	3302      	adds	r3, #2
 8003b12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003b16:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003b18:	69fb      	ldr	r3, [r7, #28]
 8003b1a:	f003 0303 	and.w	r3, r3, #3
 8003b1e:	009b      	lsls	r3, r3, #2
 8003b20:	220f      	movs	r2, #15
 8003b22:	fa02 f303 	lsl.w	r3, r2, r3
 8003b26:	43db      	mvns	r3, r3
 8003b28:	69ba      	ldr	r2, [r7, #24]
 8003b2a:	4013      	ands	r3, r2
 8003b2c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	4a51      	ldr	r2, [pc, #324]	; (8003c78 <HAL_GPIO_Init+0x310>)
 8003b32:	4293      	cmp	r3, r2
 8003b34:	d02b      	beq.n	8003b8e <HAL_GPIO_Init+0x226>
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4a50      	ldr	r2, [pc, #320]	; (8003c7c <HAL_GPIO_Init+0x314>)
 8003b3a:	4293      	cmp	r3, r2
 8003b3c:	d025      	beq.n	8003b8a <HAL_GPIO_Init+0x222>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	4a4f      	ldr	r2, [pc, #316]	; (8003c80 <HAL_GPIO_Init+0x318>)
 8003b42:	4293      	cmp	r3, r2
 8003b44:	d01f      	beq.n	8003b86 <HAL_GPIO_Init+0x21e>
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	4a4e      	ldr	r2, [pc, #312]	; (8003c84 <HAL_GPIO_Init+0x31c>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d019      	beq.n	8003b82 <HAL_GPIO_Init+0x21a>
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	4a4d      	ldr	r2, [pc, #308]	; (8003c88 <HAL_GPIO_Init+0x320>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d013      	beq.n	8003b7e <HAL_GPIO_Init+0x216>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	4a4c      	ldr	r2, [pc, #304]	; (8003c8c <HAL_GPIO_Init+0x324>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d00d      	beq.n	8003b7a <HAL_GPIO_Init+0x212>
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a4b      	ldr	r2, [pc, #300]	; (8003c90 <HAL_GPIO_Init+0x328>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d007      	beq.n	8003b76 <HAL_GPIO_Init+0x20e>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a4a      	ldr	r2, [pc, #296]	; (8003c94 <HAL_GPIO_Init+0x32c>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d101      	bne.n	8003b72 <HAL_GPIO_Init+0x20a>
 8003b6e:	2307      	movs	r3, #7
 8003b70:	e00e      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b72:	2308      	movs	r3, #8
 8003b74:	e00c      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b76:	2306      	movs	r3, #6
 8003b78:	e00a      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b7a:	2305      	movs	r3, #5
 8003b7c:	e008      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b7e:	2304      	movs	r3, #4
 8003b80:	e006      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b82:	2303      	movs	r3, #3
 8003b84:	e004      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b86:	2302      	movs	r3, #2
 8003b88:	e002      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e000      	b.n	8003b90 <HAL_GPIO_Init+0x228>
 8003b8e:	2300      	movs	r3, #0
 8003b90:	69fa      	ldr	r2, [r7, #28]
 8003b92:	f002 0203 	and.w	r2, r2, #3
 8003b96:	0092      	lsls	r2, r2, #2
 8003b98:	4093      	lsls	r3, r2
 8003b9a:	69ba      	ldr	r2, [r7, #24]
 8003b9c:	4313      	orrs	r3, r2
 8003b9e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003ba0:	4934      	ldr	r1, [pc, #208]	; (8003c74 <HAL_GPIO_Init+0x30c>)
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	089b      	lsrs	r3, r3, #2
 8003ba6:	3302      	adds	r3, #2
 8003ba8:	69ba      	ldr	r2, [r7, #24]
 8003baa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003bae:	4b3a      	ldr	r3, [pc, #232]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bb4:	693b      	ldr	r3, [r7, #16]
 8003bb6:	43db      	mvns	r3, r3
 8003bb8:	69ba      	ldr	r2, [r7, #24]
 8003bba:	4013      	ands	r3, r2
 8003bbc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d003      	beq.n	8003bd2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003bca:	69ba      	ldr	r2, [r7, #24]
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	4313      	orrs	r3, r2
 8003bd0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003bd2:	4a31      	ldr	r2, [pc, #196]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003bd4:	69bb      	ldr	r3, [r7, #24]
 8003bd6:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003bd8:	4b2f      	ldr	r3, [pc, #188]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003bda:	685b      	ldr	r3, [r3, #4]
 8003bdc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	43db      	mvns	r3, r3
 8003be2:	69ba      	ldr	r2, [r7, #24]
 8003be4:	4013      	ands	r3, r2
 8003be6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	685b      	ldr	r3, [r3, #4]
 8003bec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d003      	beq.n	8003bfc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003bf4:	69ba      	ldr	r2, [r7, #24]
 8003bf6:	693b      	ldr	r3, [r7, #16]
 8003bf8:	4313      	orrs	r3, r2
 8003bfa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003bfc:	4a26      	ldr	r2, [pc, #152]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003c02:	4b25      	ldr	r3, [pc, #148]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003c04:	689b      	ldr	r3, [r3, #8]
 8003c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	43db      	mvns	r3, r3
 8003c0c:	69ba      	ldr	r2, [r7, #24]
 8003c0e:	4013      	ands	r3, r2
 8003c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c12:	683b      	ldr	r3, [r7, #0]
 8003c14:	685b      	ldr	r3, [r3, #4]
 8003c16:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003c1e:	69ba      	ldr	r2, [r7, #24]
 8003c20:	693b      	ldr	r3, [r7, #16]
 8003c22:	4313      	orrs	r3, r2
 8003c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003c26:	4a1c      	ldr	r2, [pc, #112]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003c28:	69bb      	ldr	r3, [r7, #24]
 8003c2a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003c2c:	4b1a      	ldr	r3, [pc, #104]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003c2e:	68db      	ldr	r3, [r3, #12]
 8003c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	43db      	mvns	r3, r3
 8003c36:	69ba      	ldr	r2, [r7, #24]
 8003c38:	4013      	ands	r3, r2
 8003c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c3c:	683b      	ldr	r3, [r7, #0]
 8003c3e:	685b      	ldr	r3, [r3, #4]
 8003c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d003      	beq.n	8003c50 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003c48:	69ba      	ldr	r2, [r7, #24]
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003c50:	4a11      	ldr	r2, [pc, #68]	; (8003c98 <HAL_GPIO_Init+0x330>)
 8003c52:	69bb      	ldr	r3, [r7, #24]
 8003c54:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003c56:	69fb      	ldr	r3, [r7, #28]
 8003c58:	3301      	adds	r3, #1
 8003c5a:	61fb      	str	r3, [r7, #28]
 8003c5c:	69fb      	ldr	r3, [r7, #28]
 8003c5e:	2b0f      	cmp	r3, #15
 8003c60:	f67f ae90 	bls.w	8003984 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003c64:	bf00      	nop
 8003c66:	3724      	adds	r7, #36	; 0x24
 8003c68:	46bd      	mov	sp, r7
 8003c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6e:	4770      	bx	lr
 8003c70:	40023800 	.word	0x40023800
 8003c74:	40013800 	.word	0x40013800
 8003c78:	40020000 	.word	0x40020000
 8003c7c:	40020400 	.word	0x40020400
 8003c80:	40020800 	.word	0x40020800
 8003c84:	40020c00 	.word	0x40020c00
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	40021400 	.word	0x40021400
 8003c90:	40021800 	.word	0x40021800
 8003c94:	40021c00 	.word	0x40021c00
 8003c98:	40013c00 	.word	0x40013c00

08003c9c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b085      	sub	sp, #20
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	691a      	ldr	r2, [r3, #16]
 8003cac:	887b      	ldrh	r3, [r7, #2]
 8003cae:	4013      	ands	r3, r2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d002      	beq.n	8003cba <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	73fb      	strb	r3, [r7, #15]
 8003cb8:	e001      	b.n	8003cbe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003cba:	2300      	movs	r3, #0
 8003cbc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003cbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3714      	adds	r7, #20
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr

08003ccc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b083      	sub	sp, #12
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	807b      	strh	r3, [r7, #2]
 8003cd8:	4613      	mov	r3, r2
 8003cda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003cdc:	787b      	ldrb	r3, [r7, #1]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d003      	beq.n	8003cea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003ce2:	887a      	ldrh	r2, [r7, #2]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003ce8:	e003      	b.n	8003cf2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003cea:	887b      	ldrh	r3, [r7, #2]
 8003cec:	041a      	lsls	r2, r3, #16
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	619a      	str	r2, [r3, #24]
}
 8003cf2:	bf00      	nop
 8003cf4:	370c      	adds	r7, #12
 8003cf6:	46bd      	mov	sp, r7
 8003cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfc:	4770      	bx	lr
	...

08003d00 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b082      	sub	sp, #8
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	4603      	mov	r3, r0
 8003d08:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003d0a:	4b08      	ldr	r3, [pc, #32]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d0c:	695a      	ldr	r2, [r3, #20]
 8003d0e:	88fb      	ldrh	r3, [r7, #6]
 8003d10:	4013      	ands	r3, r2
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d006      	beq.n	8003d24 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003d16:	4a05      	ldr	r2, [pc, #20]	; (8003d2c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003d18:	88fb      	ldrh	r3, [r7, #6]
 8003d1a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003d1c:	88fb      	ldrh	r3, [r7, #6]
 8003d1e:	4618      	mov	r0, r3
 8003d20:	f7fe fd32 	bl	8002788 <HAL_GPIO_EXTI_Callback>
  }
}
 8003d24:	bf00      	nop
 8003d26:	3708      	adds	r7, #8
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}
 8003d2c:	40013c00 	.word	0x40013c00

08003d30 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003d30:	b580      	push	{r7, lr}
 8003d32:	b084      	sub	sp, #16
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e11f      	b.n	8003f82 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d48:	b2db      	uxtb	r3, r3
 8003d4a:	2b00      	cmp	r3, #0
 8003d4c:	d106      	bne.n	8003d5c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2200      	movs	r2, #0
 8003d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003d56:	6878      	ldr	r0, [r7, #4]
 8003d58:	f7fe fd66 	bl	8002828 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2224      	movs	r2, #36	; 0x24
 8003d60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	681a      	ldr	r2, [r3, #0]
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f022 0201 	bic.w	r2, r2, #1
 8003d72:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	681a      	ldr	r2, [r3, #0]
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003d82:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	681a      	ldr	r2, [r3, #0]
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003d92:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003d94:	f001 fea2 	bl	8005adc <HAL_RCC_GetPCLK1Freq>
 8003d98:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	4a7b      	ldr	r2, [pc, #492]	; (8003f8c <HAL_I2C_Init+0x25c>)
 8003da0:	4293      	cmp	r3, r2
 8003da2:	d807      	bhi.n	8003db4 <HAL_I2C_Init+0x84>
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	4a7a      	ldr	r2, [pc, #488]	; (8003f90 <HAL_I2C_Init+0x260>)
 8003da8:	4293      	cmp	r3, r2
 8003daa:	bf94      	ite	ls
 8003dac:	2301      	movls	r3, #1
 8003dae:	2300      	movhi	r3, #0
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	e006      	b.n	8003dc2 <HAL_I2C_Init+0x92>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	4a77      	ldr	r2, [pc, #476]	; (8003f94 <HAL_I2C_Init+0x264>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	bf94      	ite	ls
 8003dbc:	2301      	movls	r3, #1
 8003dbe:	2300      	movhi	r3, #0
 8003dc0:	b2db      	uxtb	r3, r3
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003dc6:	2301      	movs	r3, #1
 8003dc8:	e0db      	b.n	8003f82 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	4a72      	ldr	r2, [pc, #456]	; (8003f98 <HAL_I2C_Init+0x268>)
 8003dce:	fba2 2303 	umull	r2, r3, r2, r3
 8003dd2:	0c9b      	lsrs	r3, r3, #18
 8003dd4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	68ba      	ldr	r2, [r7, #8]
 8003de6:	430a      	orrs	r2, r1
 8003de8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	6a1b      	ldr	r3, [r3, #32]
 8003df0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	4a64      	ldr	r2, [pc, #400]	; (8003f8c <HAL_I2C_Init+0x25c>)
 8003dfa:	4293      	cmp	r3, r2
 8003dfc:	d802      	bhi.n	8003e04 <HAL_I2C_Init+0xd4>
 8003dfe:	68bb      	ldr	r3, [r7, #8]
 8003e00:	3301      	adds	r3, #1
 8003e02:	e009      	b.n	8003e18 <HAL_I2C_Init+0xe8>
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003e0a:	fb02 f303 	mul.w	r3, r2, r3
 8003e0e:	4a63      	ldr	r2, [pc, #396]	; (8003f9c <HAL_I2C_Init+0x26c>)
 8003e10:	fba2 2303 	umull	r2, r3, r2, r3
 8003e14:	099b      	lsrs	r3, r3, #6
 8003e16:	3301      	adds	r3, #1
 8003e18:	687a      	ldr	r2, [r7, #4]
 8003e1a:	6812      	ldr	r2, [r2, #0]
 8003e1c:	430b      	orrs	r3, r1
 8003e1e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	69db      	ldr	r3, [r3, #28]
 8003e26:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003e2a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	4956      	ldr	r1, [pc, #344]	; (8003f8c <HAL_I2C_Init+0x25c>)
 8003e34:	428b      	cmp	r3, r1
 8003e36:	d80d      	bhi.n	8003e54 <HAL_I2C_Init+0x124>
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	1e59      	subs	r1, r3, #1
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	fbb1 f3f3 	udiv	r3, r1, r3
 8003e46:	3301      	adds	r3, #1
 8003e48:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e4c:	2b04      	cmp	r3, #4
 8003e4e:	bf38      	it	cc
 8003e50:	2304      	movcc	r3, #4
 8003e52:	e04f      	b.n	8003ef4 <HAL_I2C_Init+0x1c4>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	689b      	ldr	r3, [r3, #8]
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d111      	bne.n	8003e80 <HAL_I2C_Init+0x150>
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	1e58      	subs	r0, r3, #1
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	6859      	ldr	r1, [r3, #4]
 8003e64:	460b      	mov	r3, r1
 8003e66:	005b      	lsls	r3, r3, #1
 8003e68:	440b      	add	r3, r1
 8003e6a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e6e:	3301      	adds	r3, #1
 8003e70:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	e012      	b.n	8003ea6 <HAL_I2C_Init+0x176>
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	1e58      	subs	r0, r3, #1
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6859      	ldr	r1, [r3, #4]
 8003e88:	460b      	mov	r3, r1
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	440b      	add	r3, r1
 8003e8e:	0099      	lsls	r1, r3, #2
 8003e90:	440b      	add	r3, r1
 8003e92:	fbb0 f3f3 	udiv	r3, r0, r3
 8003e96:	3301      	adds	r3, #1
 8003e98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	bf0c      	ite	eq
 8003ea0:	2301      	moveq	r3, #1
 8003ea2:	2300      	movne	r3, #0
 8003ea4:	b2db      	uxtb	r3, r3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d001      	beq.n	8003eae <HAL_I2C_Init+0x17e>
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e022      	b.n	8003ef4 <HAL_I2C_Init+0x1c4>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d10e      	bne.n	8003ed4 <HAL_I2C_Init+0x1a4>
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	1e58      	subs	r0, r3, #1
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	6859      	ldr	r1, [r3, #4]
 8003ebe:	460b      	mov	r3, r1
 8003ec0:	005b      	lsls	r3, r3, #1
 8003ec2:	440b      	add	r3, r1
 8003ec4:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ec8:	3301      	adds	r3, #1
 8003eca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ece:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ed2:	e00f      	b.n	8003ef4 <HAL_I2C_Init+0x1c4>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e58      	subs	r0, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	0099      	lsls	r1, r3, #2
 8003ee4:	440b      	add	r3, r1
 8003ee6:	fbb0 f3f3 	udiv	r3, r0, r3
 8003eea:	3301      	adds	r3, #1
 8003eec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ef0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003ef4:	6879      	ldr	r1, [r7, #4]
 8003ef6:	6809      	ldr	r1, [r1, #0]
 8003ef8:	4313      	orrs	r3, r2
 8003efa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	69da      	ldr	r2, [r3, #28]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	6a1b      	ldr	r3, [r3, #32]
 8003f0e:	431a      	orrs	r2, r3
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	430a      	orrs	r2, r1
 8003f16:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f26:	687a      	ldr	r2, [r7, #4]
 8003f28:	6911      	ldr	r1, [r2, #16]
 8003f2a:	687a      	ldr	r2, [r7, #4]
 8003f2c:	68d2      	ldr	r2, [r2, #12]
 8003f2e:	4311      	orrs	r1, r2
 8003f30:	687a      	ldr	r2, [r7, #4]
 8003f32:	6812      	ldr	r2, [r2, #0]
 8003f34:	430b      	orrs	r3, r1
 8003f36:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	695a      	ldr	r2, [r3, #20]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	431a      	orrs	r2, r3
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	430a      	orrs	r2, r1
 8003f52:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f042 0201 	orr.w	r2, r2, #1
 8003f62:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	2200      	movs	r2, #0
 8003f68:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	2200      	movs	r2, #0
 8003f7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003f80:	2300      	movs	r3, #0
}
 8003f82:	4618      	mov	r0, r3
 8003f84:	3710      	adds	r7, #16
 8003f86:	46bd      	mov	sp, r7
 8003f88:	bd80      	pop	{r7, pc}
 8003f8a:	bf00      	nop
 8003f8c:	000186a0 	.word	0x000186a0
 8003f90:	001e847f 	.word	0x001e847f
 8003f94:	003d08ff 	.word	0x003d08ff
 8003f98:	431bde83 	.word	0x431bde83
 8003f9c:	10624dd3 	.word	0x10624dd3

08003fa0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003fa2:	b08f      	sub	sp, #60	; 0x3c
 8003fa4:	af0a      	add	r7, sp, #40	; 0x28
 8003fa6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e10f      	b.n	80041d2 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d106      	bne.n	8003fd2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2200      	movs	r2, #0
 8003fc8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003fcc:	6878      	ldr	r0, [r7, #4]
 8003fce:	f009 fb97 	bl	800d700 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	2203      	movs	r2, #3
 8003fd6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003fde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d102      	bne.n	8003fec <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	f006 f948 	bl	800a286 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	603b      	str	r3, [r7, #0]
 8003ffc:	687e      	ldr	r6, [r7, #4]
 8003ffe:	466d      	mov	r5, sp
 8004000:	f106 0410 	add.w	r4, r6, #16
 8004004:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004006:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004008:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800400a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800400c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004010:	e885 0003 	stmia.w	r5, {r0, r1}
 8004014:	1d33      	adds	r3, r6, #4
 8004016:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004018:	6838      	ldr	r0, [r7, #0]
 800401a:	f006 f81f 	bl	800a05c <USB_CoreInit>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2202      	movs	r2, #2
 8004028:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	e0d0      	b.n	80041d2 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2100      	movs	r1, #0
 8004036:	4618      	mov	r0, r3
 8004038:	f006 f936 	bl	800a2a8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800403c:	2300      	movs	r3, #0
 800403e:	73fb      	strb	r3, [r7, #15]
 8004040:	e04a      	b.n	80040d8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004042:	7bfa      	ldrb	r2, [r7, #15]
 8004044:	6879      	ldr	r1, [r7, #4]
 8004046:	4613      	mov	r3, r2
 8004048:	00db      	lsls	r3, r3, #3
 800404a:	1a9b      	subs	r3, r3, r2
 800404c:	009b      	lsls	r3, r3, #2
 800404e:	440b      	add	r3, r1
 8004050:	333d      	adds	r3, #61	; 0x3d
 8004052:	2201      	movs	r2, #1
 8004054:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004056:	7bfa      	ldrb	r2, [r7, #15]
 8004058:	6879      	ldr	r1, [r7, #4]
 800405a:	4613      	mov	r3, r2
 800405c:	00db      	lsls	r3, r3, #3
 800405e:	1a9b      	subs	r3, r3, r2
 8004060:	009b      	lsls	r3, r3, #2
 8004062:	440b      	add	r3, r1
 8004064:	333c      	adds	r3, #60	; 0x3c
 8004066:	7bfa      	ldrb	r2, [r7, #15]
 8004068:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800406a:	7bfa      	ldrb	r2, [r7, #15]
 800406c:	7bfb      	ldrb	r3, [r7, #15]
 800406e:	b298      	uxth	r0, r3
 8004070:	6879      	ldr	r1, [r7, #4]
 8004072:	4613      	mov	r3, r2
 8004074:	00db      	lsls	r3, r3, #3
 8004076:	1a9b      	subs	r3, r3, r2
 8004078:	009b      	lsls	r3, r3, #2
 800407a:	440b      	add	r3, r1
 800407c:	3342      	adds	r3, #66	; 0x42
 800407e:	4602      	mov	r2, r0
 8004080:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004082:	7bfa      	ldrb	r2, [r7, #15]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	333f      	adds	r3, #63	; 0x3f
 8004092:	2200      	movs	r2, #0
 8004094:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004096:	7bfa      	ldrb	r2, [r7, #15]
 8004098:	6879      	ldr	r1, [r7, #4]
 800409a:	4613      	mov	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	1a9b      	subs	r3, r3, r2
 80040a0:	009b      	lsls	r3, r3, #2
 80040a2:	440b      	add	r3, r1
 80040a4:	3344      	adds	r3, #68	; 0x44
 80040a6:	2200      	movs	r2, #0
 80040a8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80040aa:	7bfa      	ldrb	r2, [r7, #15]
 80040ac:	6879      	ldr	r1, [r7, #4]
 80040ae:	4613      	mov	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	1a9b      	subs	r3, r3, r2
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	440b      	add	r3, r1
 80040b8:	3348      	adds	r3, #72	; 0x48
 80040ba:	2200      	movs	r2, #0
 80040bc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80040be:	7bfa      	ldrb	r2, [r7, #15]
 80040c0:	6879      	ldr	r1, [r7, #4]
 80040c2:	4613      	mov	r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	1a9b      	subs	r3, r3, r2
 80040c8:	009b      	lsls	r3, r3, #2
 80040ca:	440b      	add	r3, r1
 80040cc:	3350      	adds	r3, #80	; 0x50
 80040ce:	2200      	movs	r2, #0
 80040d0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040d2:	7bfb      	ldrb	r3, [r7, #15]
 80040d4:	3301      	adds	r3, #1
 80040d6:	73fb      	strb	r3, [r7, #15]
 80040d8:	7bfa      	ldrb	r2, [r7, #15]
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	685b      	ldr	r3, [r3, #4]
 80040de:	429a      	cmp	r2, r3
 80040e0:	d3af      	bcc.n	8004042 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80040e2:	2300      	movs	r3, #0
 80040e4:	73fb      	strb	r3, [r7, #15]
 80040e6:	e044      	b.n	8004172 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80040e8:	7bfa      	ldrb	r2, [r7, #15]
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	4613      	mov	r3, r2
 80040ee:	00db      	lsls	r3, r3, #3
 80040f0:	1a9b      	subs	r3, r3, r2
 80040f2:	009b      	lsls	r3, r3, #2
 80040f4:	440b      	add	r3, r1
 80040f6:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 80040fa:	2200      	movs	r2, #0
 80040fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80040fe:	7bfa      	ldrb	r2, [r7, #15]
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	4613      	mov	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	440b      	add	r3, r1
 800410c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004110:	7bfa      	ldrb	r2, [r7, #15]
 8004112:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004114:	7bfa      	ldrb	r2, [r7, #15]
 8004116:	6879      	ldr	r1, [r7, #4]
 8004118:	4613      	mov	r3, r2
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	1a9b      	subs	r3, r3, r2
 800411e:	009b      	lsls	r3, r3, #2
 8004120:	440b      	add	r3, r1
 8004122:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004126:	2200      	movs	r2, #0
 8004128:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800412a:	7bfa      	ldrb	r2, [r7, #15]
 800412c:	6879      	ldr	r1, [r7, #4]
 800412e:	4613      	mov	r3, r2
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	1a9b      	subs	r3, r3, r2
 8004134:	009b      	lsls	r3, r3, #2
 8004136:	440b      	add	r3, r1
 8004138:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800413c:	2200      	movs	r2, #0
 800413e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004140:	7bfa      	ldrb	r2, [r7, #15]
 8004142:	6879      	ldr	r1, [r7, #4]
 8004144:	4613      	mov	r3, r2
 8004146:	00db      	lsls	r3, r3, #3
 8004148:	1a9b      	subs	r3, r3, r2
 800414a:	009b      	lsls	r3, r3, #2
 800414c:	440b      	add	r3, r1
 800414e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004152:	2200      	movs	r2, #0
 8004154:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004156:	7bfa      	ldrb	r2, [r7, #15]
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	1a9b      	subs	r3, r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004168:	2200      	movs	r2, #0
 800416a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800416c:	7bfb      	ldrb	r3, [r7, #15]
 800416e:	3301      	adds	r3, #1
 8004170:	73fb      	strb	r3, [r7, #15]
 8004172:	7bfa      	ldrb	r2, [r7, #15]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	685b      	ldr	r3, [r3, #4]
 8004178:	429a      	cmp	r2, r3
 800417a:	d3b5      	bcc.n	80040e8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	603b      	str	r3, [r7, #0]
 8004182:	687e      	ldr	r6, [r7, #4]
 8004184:	466d      	mov	r5, sp
 8004186:	f106 0410 	add.w	r4, r6, #16
 800418a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800418c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800418e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004190:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004192:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004196:	e885 0003 	stmia.w	r5, {r0, r1}
 800419a:	1d33      	adds	r3, r6, #4
 800419c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800419e:	6838      	ldr	r0, [r7, #0]
 80041a0:	f006 f8ac 	bl	800a2fc <USB_DevInit>
 80041a4:	4603      	mov	r3, r0
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d005      	beq.n	80041b6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2202      	movs	r2, #2
 80041ae:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80041b2:	2301      	movs	r3, #1
 80041b4:	e00d      	b.n	80041d2 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	2200      	movs	r2, #0
 80041ba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2201      	movs	r2, #1
 80041c2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
  #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f007 f8a1 	bl	800b312 <USB_DevDisconnect>

  return HAL_OK;
 80041d0:	2300      	movs	r3, #0
}
 80041d2:	4618      	mov	r0, r3
 80041d4:	3714      	adds	r7, #20
 80041d6:	46bd      	mov	sp, r7
 80041d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080041da <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80041da:	b580      	push	{r7, lr}
 80041dc:	b084      	sub	sp, #16
 80041de:	af00      	add	r7, sp, #0
 80041e0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_LOCK(hpcd);
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80041ee:	2b01      	cmp	r3, #1
 80041f0:	d101      	bne.n	80041f6 <HAL_PCD_Start+0x1c>
 80041f2:	2302      	movs	r3, #2
 80041f4:	e020      	b.n	8004238 <HAL_PCD_Start+0x5e>
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004202:	2b01      	cmp	r3, #1
 8004204:	d109      	bne.n	800421a <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 800420a:	2b01      	cmp	r3, #1
 800420c:	d005      	beq.n	800421a <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004212:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */
  (void)USB_DevConnect(hpcd->Instance);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	4618      	mov	r0, r3
 8004220:	f007 f85f 	bl	800b2e2 <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	4618      	mov	r0, r3
 800422a:	f006 f81b 	bl	800a264 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004236:	2300      	movs	r3, #0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004240:	b590      	push	{r4, r7, lr}
 8004242:	b08d      	sub	sp, #52	; 0x34
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800424e:	6a3b      	ldr	r3, [r7, #32]
 8004250:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	4618      	mov	r0, r3
 8004258:	f007 f906 	bl	800b468 <USB_GetMode>
 800425c:	4603      	mov	r3, r0
 800425e:	2b00      	cmp	r3, #0
 8004260:	f040 838e 	bne.w	8004980 <HAL_PCD_IRQHandler+0x740>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	4618      	mov	r0, r3
 800426a:	f007 f86a 	bl	800b342 <USB_ReadInterrupts>
 800426e:	4603      	mov	r3, r0
 8004270:	2b00      	cmp	r3, #0
 8004272:	f000 8384 	beq.w	800497e <HAL_PCD_IRQHandler+0x73e>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	4618      	mov	r0, r3
 800427c:	f007 f861 	bl	800b342 <USB_ReadInterrupts>
 8004280:	4603      	mov	r3, r0
 8004282:	f003 0302 	and.w	r3, r3, #2
 8004286:	2b02      	cmp	r3, #2
 8004288:	d107      	bne.n	800429a <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	695a      	ldr	r2, [r3, #20]
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	f002 0202 	and.w	r2, r2, #2
 8004298:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	4618      	mov	r0, r3
 80042a0:	f007 f84f 	bl	800b342 <USB_ReadInterrupts>
 80042a4:	4603      	mov	r3, r0
 80042a6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80042aa:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80042ae:	d17b      	bne.n	80043a8 <HAL_PCD_IRQHandler+0x168>
    {
      epnum = 0U;
 80042b0:	2300      	movs	r3, #0
 80042b2:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	4618      	mov	r0, r3
 80042ba:	f007 f855 	bl	800b368 <USB_ReadDevAllOutEpInterrupt>
 80042be:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80042c0:	e06f      	b.n	80043a2 <HAL_PCD_IRQHandler+0x162>
      {
        if ((ep_intr & 0x1U) != 0U)
 80042c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042c4:	f003 0301 	and.w	r3, r3, #1
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d064      	beq.n	8004396 <HAL_PCD_IRQHandler+0x156>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042d2:	b2d2      	uxtb	r2, r2
 80042d4:	4611      	mov	r1, r2
 80042d6:	4618      	mov	r0, r3
 80042d8:	f007 f87a 	bl	800b3d0 <USB_ReadDevOutEPInterrupt>
 80042dc:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80042de:	69bb      	ldr	r3, [r7, #24]
 80042e0:	f003 0301 	and.w	r3, r3, #1
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d00c      	beq.n	8004302 <HAL_PCD_IRQHandler+0xc2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80042e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042ea:	015a      	lsls	r2, r3, #5
 80042ec:	69fb      	ldr	r3, [r7, #28]
 80042ee:	4413      	add	r3, r2
 80042f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80042f4:	461a      	mov	r2, r3
 80042f6:	2301      	movs	r3, #1
 80042f8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80042fa:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042fc:	6878      	ldr	r0, [r7, #4]
 80042fe:	f000 fe0d 	bl	8004f1c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004302:	69bb      	ldr	r3, [r7, #24]
 8004304:	f003 0308 	and.w	r3, r3, #8
 8004308:	2b00      	cmp	r3, #0
 800430a:	d00c      	beq.n	8004326 <HAL_PCD_IRQHandler+0xe6>
          {
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 800430c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800430e:	6878      	ldr	r0, [r7, #4]
 8004310:	f000 ff0c 	bl	800512c <PCD_EP_OutSetupPacket_int>
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004316:	015a      	lsls	r2, r3, #5
 8004318:	69fb      	ldr	r3, [r7, #28]
 800431a:	4413      	add	r3, r2
 800431c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004320:	461a      	mov	r2, r3
 8004322:	2308      	movs	r3, #8
 8004324:	6093      	str	r3, [r2, #8]
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	f003 0310 	and.w	r3, r3, #16
 800432c:	2b00      	cmp	r3, #0
 800432e:	d008      	beq.n	8004342 <HAL_PCD_IRQHandler+0x102>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004330:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004332:	015a      	lsls	r2, r3, #5
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	4413      	add	r3, r2
 8004338:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800433c:	461a      	mov	r2, r3
 800433e:	2310      	movs	r3, #16
 8004340:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004342:	69bb      	ldr	r3, [r7, #24]
 8004344:	f003 0320 	and.w	r3, r3, #32
 8004348:	2b00      	cmp	r3, #0
 800434a:	d015      	beq.n	8004378 <HAL_PCD_IRQHandler+0x138>
          {
            if (hpcd->Init.dma_enable == 1U)
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	691b      	ldr	r3, [r3, #16]
 8004350:	2b01      	cmp	r3, #1
 8004352:	d108      	bne.n	8004366 <HAL_PCD_IRQHandler+0x126>
            {
              (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6818      	ldr	r0, [r3, #0]
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800435e:	461a      	mov	r2, r3
 8004360:	2101      	movs	r1, #1
 8004362:	f007 f8c5 	bl	800b4f0 <USB_EP0_OutStart>
            }
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004368:	015a      	lsls	r2, r3, #5
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	4413      	add	r3, r2
 800436e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004372:	461a      	mov	r2, r3
 8004374:	2320      	movs	r3, #32
 8004376:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004378:	69bb      	ldr	r3, [r7, #24]
 800437a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800437e:	2b00      	cmp	r3, #0
 8004380:	d009      	beq.n	8004396 <HAL_PCD_IRQHandler+0x156>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004382:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004384:	015a      	lsls	r2, r3, #5
 8004386:	69fb      	ldr	r3, [r7, #28]
 8004388:	4413      	add	r3, r2
 800438a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800438e:	461a      	mov	r2, r3
 8004390:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004394:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004398:	3301      	adds	r3, #1
 800439a:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800439c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800439e:	085b      	lsrs	r3, r3, #1
 80043a0:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80043a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d18c      	bne.n	80042c2 <HAL_PCD_IRQHandler+0x82>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f006 ffc8 	bl	800b342 <USB_ReadInterrupts>
 80043b2:	4603      	mov	r3, r0
 80043b4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80043b8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80043bc:	f040 80c4 	bne.w	8004548 <HAL_PCD_IRQHandler+0x308>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	4618      	mov	r0, r3
 80043c6:	f006 ffe9 	bl	800b39c <USB_ReadDevAllInEpInterrupt>
 80043ca:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80043cc:	2300      	movs	r3, #0
 80043ce:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80043d0:	e0b6      	b.n	8004540 <HAL_PCD_IRQHandler+0x300>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80043d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043d4:	f003 0301 	and.w	r3, r3, #1
 80043d8:	2b00      	cmp	r3, #0
 80043da:	f000 80ab 	beq.w	8004534 <HAL_PCD_IRQHandler+0x2f4>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043e4:	b2d2      	uxtb	r2, r2
 80043e6:	4611      	mov	r1, r2
 80043e8:	4618      	mov	r0, r3
 80043ea:	f007 f80f 	bl	800b40c <USB_ReadDevInEPInterrupt>
 80043ee:	61b8      	str	r0, [r7, #24]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	f003 0301 	and.w	r3, r3, #1
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d05b      	beq.n	80044b2 <HAL_PCD_IRQHandler+0x272>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80043fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fc:	f003 030f 	and.w	r3, r3, #15
 8004400:	2201      	movs	r2, #1
 8004402:	fa02 f303 	lsl.w	r3, r2, r3
 8004406:	617b      	str	r3, [r7, #20]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800440e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004410:	697b      	ldr	r3, [r7, #20]
 8004412:	43db      	mvns	r3, r3
 8004414:	69f9      	ldr	r1, [r7, #28]
 8004416:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800441a:	4013      	ands	r3, r2
 800441c:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	015a      	lsls	r2, r3, #5
 8004422:	69fb      	ldr	r3, [r7, #28]
 8004424:	4413      	add	r3, r2
 8004426:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800442a:	461a      	mov	r2, r3
 800442c:	2301      	movs	r3, #1
 800442e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	691b      	ldr	r3, [r3, #16]
 8004434:	2b01      	cmp	r3, #1
 8004436:	d11b      	bne.n	8004470 <HAL_PCD_IRQHandler+0x230>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004438:	6879      	ldr	r1, [r7, #4]
 800443a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800443c:	4613      	mov	r3, r2
 800443e:	00db      	lsls	r3, r3, #3
 8004440:	1a9b      	subs	r3, r3, r2
 8004442:	009b      	lsls	r3, r3, #2
 8004444:	440b      	add	r3, r1
 8004446:	3348      	adds	r3, #72	; 0x48
 8004448:	6819      	ldr	r1, [r3, #0]
 800444a:	6878      	ldr	r0, [r7, #4]
 800444c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800444e:	4613      	mov	r3, r2
 8004450:	00db      	lsls	r3, r3, #3
 8004452:	1a9b      	subs	r3, r3, r2
 8004454:	009b      	lsls	r3, r3, #2
 8004456:	4403      	add	r3, r0
 8004458:	3344      	adds	r3, #68	; 0x44
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4419      	add	r1, r3
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004462:	4613      	mov	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	1a9b      	subs	r3, r3, r2
 8004468:	009b      	lsls	r3, r3, #2
 800446a:	4403      	add	r3, r0
 800446c:	3348      	adds	r3, #72	; 0x48
 800446e:	6019      	str	r1, [r3, #0]
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004470:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004472:	b2db      	uxtb	r3, r3
 8004474:	4619      	mov	r1, r3
 8004476:	6878      	ldr	r0, [r7, #4]
 8004478:	f009 f9c3 	bl	800d802 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

            if (hpcd->Init.dma_enable == 1U)
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	691b      	ldr	r3, [r3, #16]
 8004480:	2b01      	cmp	r3, #1
 8004482:	d116      	bne.n	80044b2 <HAL_PCD_IRQHandler+0x272>
            {
              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8004484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004486:	2b00      	cmp	r3, #0
 8004488:	d113      	bne.n	80044b2 <HAL_PCD_IRQHandler+0x272>
 800448a:	6879      	ldr	r1, [r7, #4]
 800448c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800448e:	4613      	mov	r3, r2
 8004490:	00db      	lsls	r3, r3, #3
 8004492:	1a9b      	subs	r3, r3, r2
 8004494:	009b      	lsls	r3, r3, #2
 8004496:	440b      	add	r3, r1
 8004498:	3350      	adds	r3, #80	; 0x50
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	2b00      	cmp	r3, #0
 800449e:	d108      	bne.n	80044b2 <HAL_PCD_IRQHandler+0x272>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	6818      	ldr	r0, [r3, #0]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80044aa:	461a      	mov	r2, r3
 80044ac:	2101      	movs	r1, #1
 80044ae:	f007 f81f 	bl	800b4f0 <USB_EP0_OutStart>
              }
            }
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80044b2:	69bb      	ldr	r3, [r7, #24]
 80044b4:	f003 0308 	and.w	r3, r3, #8
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d008      	beq.n	80044ce <HAL_PCD_IRQHandler+0x28e>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80044bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044be:	015a      	lsls	r2, r3, #5
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	4413      	add	r3, r2
 80044c4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044c8:	461a      	mov	r2, r3
 80044ca:	2308      	movs	r3, #8
 80044cc:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 80044ce:	69bb      	ldr	r3, [r7, #24]
 80044d0:	f003 0310 	and.w	r3, r3, #16
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d008      	beq.n	80044ea <HAL_PCD_IRQHandler+0x2aa>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 80044d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80044e4:	461a      	mov	r2, r3
 80044e6:	2310      	movs	r3, #16
 80044e8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80044ea:	69bb      	ldr	r3, [r7, #24]
 80044ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d008      	beq.n	8004506 <HAL_PCD_IRQHandler+0x2c6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80044f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044f6:	015a      	lsls	r2, r3, #5
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	4413      	add	r3, r2
 80044fc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004500:	461a      	mov	r2, r3
 8004502:	2340      	movs	r3, #64	; 0x40
 8004504:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	f003 0302 	and.w	r3, r3, #2
 800450c:	2b00      	cmp	r3, #0
 800450e:	d008      	beq.n	8004522 <HAL_PCD_IRQHandler+0x2e2>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004510:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004512:	015a      	lsls	r2, r3, #5
 8004514:	69fb      	ldr	r3, [r7, #28]
 8004516:	4413      	add	r3, r2
 8004518:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800451c:	461a      	mov	r2, r3
 800451e:	2302      	movs	r3, #2
 8004520:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004522:	69bb      	ldr	r3, [r7, #24]
 8004524:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004528:	2b00      	cmp	r3, #0
 800452a:	d003      	beq.n	8004534 <HAL_PCD_IRQHandler+0x2f4>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800452c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800452e:	6878      	ldr	r0, [r7, #4]
 8004530:	f000 fc67 	bl	8004e02 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004536:	3301      	adds	r3, #1
 8004538:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 800453a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800453c:	085b      	lsrs	r3, r3, #1
 800453e:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004540:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004542:	2b00      	cmp	r3, #0
 8004544:	f47f af45 	bne.w	80043d2 <HAL_PCD_IRQHandler+0x192>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f006 fef8 	bl	800b342 <USB_ReadInterrupts>
 8004552:	4603      	mov	r3, r0
 8004554:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004558:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800455c:	d122      	bne.n	80045a4 <HAL_PCD_IRQHandler+0x364>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800455e:	69fb      	ldr	r3, [r7, #28]
 8004560:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	69fa      	ldr	r2, [r7, #28]
 8004568:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800456c:	f023 0301 	bic.w	r3, r3, #1
 8004570:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004578:	2b01      	cmp	r3, #1
 800457a:	d108      	bne.n	800458e <HAL_PCD_IRQHandler+0x34e>
      {
        hpcd->LPM_State = LPM_L0;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2200      	movs	r2, #0
 8004580:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004584:	2100      	movs	r1, #0
 8004586:	6878      	ldr	r0, [r7, #4]
 8004588:	f000 fe88 	bl	800529c <HAL_PCDEx_LPM_Callback>
 800458c:	e002      	b.n	8004594 <HAL_PCD_IRQHandler+0x354>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f009 f9ae 	bl	800d8f0 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	695a      	ldr	r2, [r3, #20]
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 80045a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	4618      	mov	r0, r3
 80045aa:	f006 feca 	bl	800b342 <USB_ReadInterrupts>
 80045ae:	4603      	mov	r3, r0
 80045b0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80045b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80045b8:	d112      	bne.n	80045e0 <HAL_PCD_IRQHandler+0x3a0>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80045ba:	69fb      	ldr	r3, [r7, #28]
 80045bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045c0:	689b      	ldr	r3, [r3, #8]
 80045c2:	f003 0301 	and.w	r3, r3, #1
 80045c6:	2b01      	cmp	r3, #1
 80045c8:	d102      	bne.n	80045d0 <HAL_PCD_IRQHandler+0x390>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80045ca:	6878      	ldr	r0, [r7, #4]
 80045cc:	f009 f96a 	bl	800d8a4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	695a      	ldr	r2, [r3, #20]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80045de:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    #endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	4618      	mov	r0, r3
 80045e6:	f006 feac 	bl	800b342 <USB_ReadInterrupts>
 80045ea:	4603      	mov	r3, r0
 80045ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80045f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80045f4:	f040 80a7 	bne.w	8004746 <HAL_PCD_IRQHandler+0x506>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80045f8:	69fb      	ldr	r3, [r7, #28]
 80045fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	69fa      	ldr	r2, [r7, #28]
 8004602:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004606:	f023 0301 	bic.w	r3, r3, #1
 800460a:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	2110      	movs	r1, #16
 8004612:	4618      	mov	r0, r3
 8004614:	f005 ffe4 	bl	800a5e0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004618:	2300      	movs	r3, #0
 800461a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800461c:	e036      	b.n	800468c <HAL_PCD_IRQHandler+0x44c>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800461e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004620:	015a      	lsls	r2, r3, #5
 8004622:	69fb      	ldr	r3, [r7, #28]
 8004624:	4413      	add	r3, r2
 8004626:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800462a:	461a      	mov	r2, r3
 800462c:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004630:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004632:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004634:	015a      	lsls	r2, r3, #5
 8004636:	69fb      	ldr	r3, [r7, #28]
 8004638:	4413      	add	r3, r2
 800463a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004642:	0151      	lsls	r1, r2, #5
 8004644:	69fa      	ldr	r2, [r7, #28]
 8004646:	440a      	add	r2, r1
 8004648:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800464c:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004650:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004652:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004654:	015a      	lsls	r2, r3, #5
 8004656:	69fb      	ldr	r3, [r7, #28]
 8004658:	4413      	add	r3, r2
 800465a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800465e:	461a      	mov	r2, r3
 8004660:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004664:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004666:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004668:	015a      	lsls	r2, r3, #5
 800466a:	69fb      	ldr	r3, [r7, #28]
 800466c:	4413      	add	r3, r2
 800466e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004676:	0151      	lsls	r1, r2, #5
 8004678:	69fa      	ldr	r2, [r7, #28]
 800467a:	440a      	add	r2, r1
 800467c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004680:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004684:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004686:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004688:	3301      	adds	r3, #1
 800468a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004692:	429a      	cmp	r2, r3
 8004694:	d3c3      	bcc.n	800461e <HAL_PCD_IRQHandler+0x3de>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004696:	69fb      	ldr	r3, [r7, #28]
 8004698:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800469c:	69db      	ldr	r3, [r3, #28]
 800469e:	69fa      	ldr	r2, [r7, #28]
 80046a0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046a4:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80046a8:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d016      	beq.n	80046e0 <HAL_PCD_IRQHandler+0x4a0>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80046b2:	69fb      	ldr	r3, [r7, #28]
 80046b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046b8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80046bc:	69fa      	ldr	r2, [r7, #28]
 80046be:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046c2:	f043 030b 	orr.w	r3, r3, #11
 80046c6:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80046ca:	69fb      	ldr	r3, [r7, #28]
 80046cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046d2:	69fa      	ldr	r2, [r7, #28]
 80046d4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046d8:	f043 030b 	orr.w	r3, r3, #11
 80046dc:	6453      	str	r3, [r2, #68]	; 0x44
 80046de:	e015      	b.n	800470c <HAL_PCD_IRQHandler+0x4cc>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80046e0:	69fb      	ldr	r3, [r7, #28]
 80046e2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046e6:	695b      	ldr	r3, [r3, #20]
 80046e8:	69fa      	ldr	r2, [r7, #28]
 80046ea:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80046ee:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80046f2:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 80046f6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	69fa      	ldr	r2, [r7, #28]
 8004702:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004706:	f043 030b 	orr.w	r3, r3, #11
 800470a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800470c:	69fb      	ldr	r3, [r7, #28]
 800470e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69fa      	ldr	r2, [r7, #28]
 8004716:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800471a:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800471e:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	6818      	ldr	r0, [r3, #0]
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	691b      	ldr	r3, [r3, #16]
 8004728:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004730:	461a      	mov	r2, r3
 8004732:	f006 fedd 	bl	800b4f0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004744:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	4618      	mov	r0, r3
 800474c:	f006 fdf9 	bl	800b342 <USB_ReadInterrupts>
 8004750:	4603      	mov	r3, r0
 8004752:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004756:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800475a:	d124      	bne.n	80047a6 <HAL_PCD_IRQHandler+0x566>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4618      	mov	r0, r3
 8004762:	f006 fe8f 	bl	800b484 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4618      	mov	r0, r3
 800476c:	f005 ff99 	bl	800a6a2 <USB_GetDevSpeed>
 8004770:	4603      	mov	r3, r0
 8004772:	461a      	mov	r2, r3
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	681c      	ldr	r4, [r3, #0]
 800477c:	f001 f9a2 	bl	8005ac4 <HAL_RCC_GetHCLKFreq>
 8004780:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004786:	b2db      	uxtb	r3, r3
 8004788:	461a      	mov	r2, r3
 800478a:	4620      	mov	r0, r4
 800478c:	f005 fcc8 	bl	800a120 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004790:	6878      	ldr	r0, [r7, #4]
 8004792:	f009 f85e 	bl	800d852 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	695a      	ldr	r2, [r3, #20]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80047a4:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	4618      	mov	r0, r3
 80047ac:	f006 fdc9 	bl	800b342 <USB_ReadInterrupts>
 80047b0:	4603      	mov	r3, r0
 80047b2:	f003 0310 	and.w	r3, r3, #16
 80047b6:	2b10      	cmp	r3, #16
 80047b8:	d161      	bne.n	800487e <HAL_PCD_IRQHandler+0x63e>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	699a      	ldr	r2, [r3, #24]
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f022 0210 	bic.w	r2, r2, #16
 80047c8:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80047ca:	6a3b      	ldr	r3, [r7, #32]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	613b      	str	r3, [r7, #16]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80047d0:	693b      	ldr	r3, [r7, #16]
 80047d2:	f003 020f 	and.w	r2, r3, #15
 80047d6:	4613      	mov	r3, r2
 80047d8:	00db      	lsls	r3, r3, #3
 80047da:	1a9b      	subs	r3, r3, r2
 80047dc:	009b      	lsls	r3, r3, #2
 80047de:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80047e2:	687a      	ldr	r2, [r7, #4]
 80047e4:	4413      	add	r3, r2
 80047e6:	3304      	adds	r3, #4
 80047e8:	60fb      	str	r3, [r7, #12]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80047ea:	693b      	ldr	r3, [r7, #16]
 80047ec:	0c5b      	lsrs	r3, r3, #17
 80047ee:	f003 030f 	and.w	r3, r3, #15
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d124      	bne.n	8004840 <HAL_PCD_IRQHandler+0x600>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 80047f6:	693a      	ldr	r2, [r7, #16]
 80047f8:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80047fc:	4013      	ands	r3, r2
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d035      	beq.n	800486e <HAL_PCD_IRQHandler+0x62e>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	091b      	lsrs	r3, r3, #4
 800480a:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800480c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004810:	b29b      	uxth	r3, r3
 8004812:	461a      	mov	r2, r3
 8004814:	6a38      	ldr	r0, [r7, #32]
 8004816:	f006 fc41 	bl	800b09c <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	68da      	ldr	r2, [r3, #12]
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	091b      	lsrs	r3, r3, #4
 8004822:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004826:	441a      	add	r2, r3
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	699a      	ldr	r2, [r3, #24]
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	091b      	lsrs	r3, r3, #4
 8004834:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004838:	441a      	add	r2, r3
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	619a      	str	r2, [r3, #24]
 800483e:	e016      	b.n	800486e <HAL_PCD_IRQHandler+0x62e>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 8004840:	693b      	ldr	r3, [r7, #16]
 8004842:	0c5b      	lsrs	r3, r3, #17
 8004844:	f003 030f 	and.w	r3, r3, #15
 8004848:	2b06      	cmp	r3, #6
 800484a:	d110      	bne.n	800486e <HAL_PCD_IRQHandler+0x62e>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004852:	2208      	movs	r2, #8
 8004854:	4619      	mov	r1, r3
 8004856:	6a38      	ldr	r0, [r7, #32]
 8004858:	f006 fc20 	bl	800b09c <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	699a      	ldr	r2, [r3, #24]
 8004860:	693b      	ldr	r3, [r7, #16]
 8004862:	091b      	lsrs	r3, r3, #4
 8004864:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004868:	441a      	add	r2, r3
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	699a      	ldr	r2, [r3, #24]
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	f042 0210 	orr.w	r2, r2, #16
 800487c:	619a      	str	r2, [r3, #24]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	4618      	mov	r0, r3
 8004884:	f006 fd5d 	bl	800b342 <USB_ReadInterrupts>
 8004888:	4603      	mov	r3, r0
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b08      	cmp	r3, #8
 8004890:	d10a      	bne.n	80048a8 <HAL_PCD_IRQHandler+0x668>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004892:	6878      	ldr	r0, [r7, #4]
 8004894:	f008 ffcf 	bl	800d836 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	695a      	ldr	r2, [r3, #20]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f002 0208 	and.w	r2, r2, #8
 80048a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4618      	mov	r0, r3
 80048ae:	f006 fd48 	bl	800b342 <USB_ReadInterrupts>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048b8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80048bc:	d10f      	bne.n	80048de <HAL_PCD_IRQHandler+0x69e>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80048be:	2300      	movs	r3, #0
 80048c0:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80048c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048c4:	b2db      	uxtb	r3, r3
 80048c6:	4619      	mov	r1, r3
 80048c8:	6878      	ldr	r0, [r7, #4]
 80048ca:	f009 f831 	bl	800d930 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	695a      	ldr	r2, [r3, #20]
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80048dc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f006 fd2d 	bl	800b342 <USB_ReadInterrupts>
 80048e8:	4603      	mov	r3, r0
 80048ea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048ee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80048f2:	d10f      	bne.n	8004914 <HAL_PCD_IRQHandler+0x6d4>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 80048f4:	2300      	movs	r3, #0
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 80048f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048fa:	b2db      	uxtb	r3, r3
 80048fc:	4619      	mov	r1, r3
 80048fe:	6878      	ldr	r0, [r7, #4]
 8004900:	f009 f804 	bl	800d90c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	695a      	ldr	r2, [r3, #20]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004912:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	4618      	mov	r0, r3
 800491a:	f006 fd12 	bl	800b342 <USB_ReadInterrupts>
 800491e:	4603      	mov	r3, r0
 8004920:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004924:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004928:	d10a      	bne.n	8004940 <HAL_PCD_IRQHandler+0x700>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f009 f812 	bl	800d954 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	695a      	ldr	r2, [r3, #20]
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800493e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4618      	mov	r0, r3
 8004946:	f006 fcfc 	bl	800b342 <USB_ReadInterrupts>
 800494a:	4603      	mov	r3, r0
 800494c:	f003 0304 	and.w	r3, r3, #4
 8004950:	2b04      	cmp	r3, #4
 8004952:	d115      	bne.n	8004980 <HAL_PCD_IRQHandler+0x740>
    {
      temp = hpcd->Instance->GOTGINT;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	685b      	ldr	r3, [r3, #4]
 800495a:	613b      	str	r3, [r7, #16]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800495c:	693b      	ldr	r3, [r7, #16]
 800495e:	f003 0304 	and.w	r3, r3, #4
 8004962:	2b00      	cmp	r3, #0
 8004964:	d002      	beq.n	800496c <HAL_PCD_IRQHandler+0x72c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004966:	6878      	ldr	r0, [r7, #4]
 8004968:	f009 f802 	bl	800d970 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	6859      	ldr	r1, [r3, #4]
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	693a      	ldr	r2, [r7, #16]
 8004978:	430a      	orrs	r2, r1
 800497a:	605a      	str	r2, [r3, #4]
 800497c:	e000      	b.n	8004980 <HAL_PCD_IRQHandler+0x740>
      return;
 800497e:	bf00      	nop
    }
  }
}
 8004980:	3734      	adds	r7, #52	; 0x34
 8004982:	46bd      	mov	sp, r7
 8004984:	bd90      	pop	{r4, r7, pc}

08004986 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004986:	b580      	push	{r7, lr}
 8004988:	b082      	sub	sp, #8
 800498a:	af00      	add	r7, sp, #0
 800498c:	6078      	str	r0, [r7, #4]
 800498e:	460b      	mov	r3, r1
 8004990:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004998:	2b01      	cmp	r3, #1
 800499a:	d101      	bne.n	80049a0 <HAL_PCD_SetAddress+0x1a>
 800499c:	2302      	movs	r3, #2
 800499e:	e013      	b.n	80049c8 <HAL_PCD_SetAddress+0x42>
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2201      	movs	r2, #1
 80049a4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	78fa      	ldrb	r2, [r7, #3]
 80049ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	78fa      	ldrb	r2, [r7, #3]
 80049b6:	4611      	mov	r1, r2
 80049b8:	4618      	mov	r0, r3
 80049ba:	f006 fc6c 	bl	800b296 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	2200      	movs	r2, #0
 80049c2:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 80049c6:	2300      	movs	r3, #0
}
 80049c8:	4618      	mov	r0, r3
 80049ca:	3708      	adds	r7, #8
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}

080049d0 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b084      	sub	sp, #16
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	4608      	mov	r0, r1
 80049da:	4611      	mov	r1, r2
 80049dc:	461a      	mov	r2, r3
 80049de:	4603      	mov	r3, r0
 80049e0:	70fb      	strb	r3, [r7, #3]
 80049e2:	460b      	mov	r3, r1
 80049e4:	803b      	strh	r3, [r7, #0]
 80049e6:	4613      	mov	r3, r2
 80049e8:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80049ea:	2300      	movs	r3, #0
 80049ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80049ee:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	da0f      	bge.n	8004a16 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80049f6:	78fb      	ldrb	r3, [r7, #3]
 80049f8:	f003 020f 	and.w	r2, r3, #15
 80049fc:	4613      	mov	r3, r2
 80049fe:	00db      	lsls	r3, r3, #3
 8004a00:	1a9b      	subs	r3, r3, r2
 8004a02:	009b      	lsls	r3, r3, #2
 8004a04:	3338      	adds	r3, #56	; 0x38
 8004a06:	687a      	ldr	r2, [r7, #4]
 8004a08:	4413      	add	r3, r2
 8004a0a:	3304      	adds	r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2201      	movs	r2, #1
 8004a12:	705a      	strb	r2, [r3, #1]
 8004a14:	e00f      	b.n	8004a36 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a16:	78fb      	ldrb	r3, [r7, #3]
 8004a18:	f003 020f 	and.w	r2, r3, #15
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	00db      	lsls	r3, r3, #3
 8004a20:	1a9b      	subs	r3, r3, r2
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004a28:	687a      	ldr	r2, [r7, #4]
 8004a2a:	4413      	add	r3, r2
 8004a2c:	3304      	adds	r3, #4
 8004a2e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	2200      	movs	r2, #0
 8004a34:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004a36:	78fb      	ldrb	r3, [r7, #3]
 8004a38:	f003 030f 	and.w	r3, r3, #15
 8004a3c:	b2da      	uxtb	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004a42:	883a      	ldrh	r2, [r7, #0]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	78ba      	ldrb	r2, [r7, #2]
 8004a4c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	785b      	ldrb	r3, [r3, #1]
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d004      	beq.n	8004a60 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	781b      	ldrb	r3, [r3, #0]
 8004a5a:	b29a      	uxth	r2, r3
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8004a60:	78bb      	ldrb	r3, [r7, #2]
 8004a62:	2b02      	cmp	r3, #2
 8004a64:	d102      	bne.n	8004a6c <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004a72:	2b01      	cmp	r3, #1
 8004a74:	d101      	bne.n	8004a7a <HAL_PCD_EP_Open+0xaa>
 8004a76:	2302      	movs	r3, #2
 8004a78:	e00e      	b.n	8004a98 <HAL_PCD_EP_Open+0xc8>
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2201      	movs	r2, #1
 8004a7e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	68f9      	ldr	r1, [r7, #12]
 8004a88:	4618      	mov	r0, r3
 8004a8a:	f005 fe2f 	bl	800a6ec <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 8004a96:	7afb      	ldrb	r3, [r7, #11]
}
 8004a98:	4618      	mov	r0, r3
 8004a9a:	3710      	adds	r7, #16
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	bd80      	pop	{r7, pc}

08004aa0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004aac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	da0f      	bge.n	8004ad4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ab4:	78fb      	ldrb	r3, [r7, #3]
 8004ab6:	f003 020f 	and.w	r2, r3, #15
 8004aba:	4613      	mov	r3, r2
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	1a9b      	subs	r3, r3, r2
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	3338      	adds	r3, #56	; 0x38
 8004ac4:	687a      	ldr	r2, [r7, #4]
 8004ac6:	4413      	add	r3, r2
 8004ac8:	3304      	adds	r3, #4
 8004aca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	2201      	movs	r2, #1
 8004ad0:	705a      	strb	r2, [r3, #1]
 8004ad2:	e00f      	b.n	8004af4 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ad4:	78fb      	ldrb	r3, [r7, #3]
 8004ad6:	f003 020f 	and.w	r2, r3, #15
 8004ada:	4613      	mov	r3, r2
 8004adc:	00db      	lsls	r3, r3, #3
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ae6:	687a      	ldr	r2, [r7, #4]
 8004ae8:	4413      	add	r3, r2
 8004aea:	3304      	adds	r3, #4
 8004aec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2200      	movs	r2, #0
 8004af2:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004af4:	78fb      	ldrb	r3, [r7, #3]
 8004af6:	f003 030f 	and.w	r3, r3, #15
 8004afa:	b2da      	uxtb	r2, r3
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004b06:	2b01      	cmp	r3, #1
 8004b08:	d101      	bne.n	8004b0e <HAL_PCD_EP_Close+0x6e>
 8004b0a:	2302      	movs	r3, #2
 8004b0c:	e00e      	b.n	8004b2c <HAL_PCD_EP_Close+0x8c>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2201      	movs	r2, #1
 8004b12:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	68f9      	ldr	r1, [r7, #12]
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f005 fe6d 	bl	800a7fc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
}
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3710      	adds	r7, #16
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b086      	sub	sp, #24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	60f8      	str	r0, [r7, #12]
 8004b3c:	607a      	str	r2, [r7, #4]
 8004b3e:	603b      	str	r3, [r7, #0]
 8004b40:	460b      	mov	r3, r1
 8004b42:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004b44:	7afb      	ldrb	r3, [r7, #11]
 8004b46:	f003 020f 	and.w	r2, r3, #15
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	00db      	lsls	r3, r3, #3
 8004b4e:	1a9b      	subs	r3, r3, r2
 8004b50:	009b      	lsls	r3, r3, #2
 8004b52:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004b56:	68fa      	ldr	r2, [r7, #12]
 8004b58:	4413      	add	r3, r2
 8004b5a:	3304      	adds	r3, #4
 8004b5c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004b64:	697b      	ldr	r3, [r7, #20]
 8004b66:	683a      	ldr	r2, [r7, #0]
 8004b68:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	2200      	movs	r2, #0
 8004b74:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b76:	7afb      	ldrb	r3, [r7, #11]
 8004b78:	f003 030f 	and.w	r3, r3, #15
 8004b7c:	b2da      	uxtb	r2, r3
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	691b      	ldr	r3, [r3, #16]
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d102      	bne.n	8004b90 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004b8a:	687a      	ldr	r2, [r7, #4]
 8004b8c:	697b      	ldr	r3, [r7, #20]
 8004b8e:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004b90:	7afb      	ldrb	r3, [r7, #11]
 8004b92:	f003 030f 	and.w	r3, r3, #15
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d109      	bne.n	8004bae <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6818      	ldr	r0, [r3, #0]
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	b2db      	uxtb	r3, r3
 8004ba4:	461a      	mov	r2, r3
 8004ba6:	6979      	ldr	r1, [r7, #20]
 8004ba8:	f006 f8f0 	bl	800ad8c <USB_EP0StartXfer>
 8004bac:	e008      	b.n	8004bc0 <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	6818      	ldr	r0, [r3, #0]
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	691b      	ldr	r3, [r3, #16]
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	461a      	mov	r2, r3
 8004bba:	6979      	ldr	r1, [r7, #20]
 8004bbc:	f005 fea2 	bl	800a904 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004bc0:	2300      	movs	r3, #0
}
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	3718      	adds	r7, #24
 8004bc6:	46bd      	mov	sp, r7
 8004bc8:	bd80      	pop	{r7, pc}

08004bca <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bca:	b480      	push	{r7}
 8004bcc:	b083      	sub	sp, #12
 8004bce:	af00      	add	r7, sp, #0
 8004bd0:	6078      	str	r0, [r7, #4]
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004bd6:	78fb      	ldrb	r3, [r7, #3]
 8004bd8:	f003 020f 	and.w	r2, r3, #15
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	4613      	mov	r3, r2
 8004be0:	00db      	lsls	r3, r3, #3
 8004be2:	1a9b      	subs	r3, r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	440b      	add	r3, r1
 8004be8:	f503 7305 	add.w	r3, r3, #532	; 0x214
 8004bec:	681b      	ldr	r3, [r3, #0]
}
 8004bee:	4618      	mov	r0, r3
 8004bf0:	370c      	adds	r7, #12
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf8:	4770      	bx	lr

08004bfa <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b086      	sub	sp, #24
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	60f8      	str	r0, [r7, #12]
 8004c02:	607a      	str	r2, [r7, #4]
 8004c04:	603b      	str	r3, [r7, #0]
 8004c06:	460b      	mov	r3, r1
 8004c08:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c0a:	7afb      	ldrb	r3, [r7, #11]
 8004c0c:	f003 020f 	and.w	r2, r3, #15
 8004c10:	4613      	mov	r3, r2
 8004c12:	00db      	lsls	r3, r3, #3
 8004c14:	1a9b      	subs	r3, r3, r2
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	3338      	adds	r3, #56	; 0x38
 8004c1a:	68fa      	ldr	r2, [r7, #12]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	3304      	adds	r3, #4
 8004c20:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004c22:	697b      	ldr	r3, [r7, #20]
 8004c24:	687a      	ldr	r2, [r7, #4]
 8004c26:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004c28:	697b      	ldr	r3, [r7, #20]
 8004c2a:	683a      	ldr	r2, [r7, #0]
 8004c2c:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8004c2e:	697b      	ldr	r3, [r7, #20]
 8004c30:	2200      	movs	r2, #0
 8004c32:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	2201      	movs	r2, #1
 8004c38:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c3a:	7afb      	ldrb	r3, [r7, #11]
 8004c3c:	f003 030f 	and.w	r3, r3, #15
 8004c40:	b2da      	uxtb	r2, r3
 8004c42:	697b      	ldr	r3, [r7, #20]
 8004c44:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	691b      	ldr	r3, [r3, #16]
 8004c4a:	2b01      	cmp	r3, #1
 8004c4c:	d102      	bne.n	8004c54 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004c4e:	687a      	ldr	r2, [r7, #4]
 8004c50:	697b      	ldr	r3, [r7, #20]
 8004c52:	611a      	str	r2, [r3, #16]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004c54:	7afb      	ldrb	r3, [r7, #11]
 8004c56:	f003 030f 	and.w	r3, r3, #15
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d109      	bne.n	8004c72 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	6818      	ldr	r0, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	b2db      	uxtb	r3, r3
 8004c68:	461a      	mov	r2, r3
 8004c6a:	6979      	ldr	r1, [r7, #20]
 8004c6c:	f006 f88e 	bl	800ad8c <USB_EP0StartXfer>
 8004c70:	e008      	b.n	8004c84 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	6818      	ldr	r0, [r3, #0]
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	b2db      	uxtb	r3, r3
 8004c7c:	461a      	mov	r2, r3
 8004c7e:	6979      	ldr	r1, [r7, #20]
 8004c80:	f005 fe40 	bl	800a904 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004c84:	2300      	movs	r3, #0
}
 8004c86:	4618      	mov	r0, r3
 8004c88:	3718      	adds	r7, #24
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	bd80      	pop	{r7, pc}

08004c8e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c8e:	b580      	push	{r7, lr}
 8004c90:	b084      	sub	sp, #16
 8004c92:	af00      	add	r7, sp, #0
 8004c94:	6078      	str	r0, [r7, #4]
 8004c96:	460b      	mov	r3, r1
 8004c98:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004c9a:	78fb      	ldrb	r3, [r7, #3]
 8004c9c:	f003 020f 	and.w	r2, r3, #15
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	429a      	cmp	r2, r3
 8004ca6:	d901      	bls.n	8004cac <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e050      	b.n	8004d4e <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004cac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	da0f      	bge.n	8004cd4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004cb4:	78fb      	ldrb	r3, [r7, #3]
 8004cb6:	f003 020f 	and.w	r2, r3, #15
 8004cba:	4613      	mov	r3, r2
 8004cbc:	00db      	lsls	r3, r3, #3
 8004cbe:	1a9b      	subs	r3, r3, r2
 8004cc0:	009b      	lsls	r3, r3, #2
 8004cc2:	3338      	adds	r3, #56	; 0x38
 8004cc4:	687a      	ldr	r2, [r7, #4]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	3304      	adds	r3, #4
 8004cca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	705a      	strb	r2, [r3, #1]
 8004cd2:	e00d      	b.n	8004cf0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004cd4:	78fa      	ldrb	r2, [r7, #3]
 8004cd6:	4613      	mov	r3, r2
 8004cd8:	00db      	lsls	r3, r3, #3
 8004cda:	1a9b      	subs	r3, r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004ce2:	687a      	ldr	r2, [r7, #4]
 8004ce4:	4413      	add	r3, r2
 8004ce6:	3304      	adds	r3, #4
 8004ce8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2200      	movs	r2, #0
 8004cee:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	2201      	movs	r2, #1
 8004cf4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004cf6:	78fb      	ldrb	r3, [r7, #3]
 8004cf8:	f003 030f 	and.w	r3, r3, #15
 8004cfc:	b2da      	uxtb	r2, r3
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004d08:	2b01      	cmp	r3, #1
 8004d0a:	d101      	bne.n	8004d10 <HAL_PCD_EP_SetStall+0x82>
 8004d0c:	2302      	movs	r3, #2
 8004d0e:	e01e      	b.n	8004d4e <HAL_PCD_EP_SetStall+0xc0>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2201      	movs	r2, #1
 8004d14:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68f9      	ldr	r1, [r7, #12]
 8004d1e:	4618      	mov	r0, r3
 8004d20:	f006 f9e5 	bl	800b0ee <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004d24:	78fb      	ldrb	r3, [r7, #3]
 8004d26:	f003 030f 	and.w	r3, r3, #15
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10a      	bne.n	8004d44 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	6818      	ldr	r0, [r3, #0]
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	691b      	ldr	r3, [r3, #16]
 8004d36:	b2d9      	uxtb	r1, r3
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004d3e:	461a      	mov	r2, r3
 8004d40:	f006 fbd6 	bl	800b4f0 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2200      	movs	r2, #0
 8004d48:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004d4c:	2300      	movs	r3, #0
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3710      	adds	r7, #16
 8004d52:	46bd      	mov	sp, r7
 8004d54:	bd80      	pop	{r7, pc}

08004d56 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004d56:	b580      	push	{r7, lr}
 8004d58:	b084      	sub	sp, #16
 8004d5a:	af00      	add	r7, sp, #0
 8004d5c:	6078      	str	r0, [r7, #4]
 8004d5e:	460b      	mov	r3, r1
 8004d60:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004d62:	78fb      	ldrb	r3, [r7, #3]
 8004d64:	f003 020f 	and.w	r2, r3, #15
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	685b      	ldr	r3, [r3, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d901      	bls.n	8004d74 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004d70:	2301      	movs	r3, #1
 8004d72:	e042      	b.n	8004dfa <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004d74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	da0f      	bge.n	8004d9c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004d7c:	78fb      	ldrb	r3, [r7, #3]
 8004d7e:	f003 020f 	and.w	r2, r3, #15
 8004d82:	4613      	mov	r3, r2
 8004d84:	00db      	lsls	r3, r3, #3
 8004d86:	1a9b      	subs	r3, r3, r2
 8004d88:	009b      	lsls	r3, r3, #2
 8004d8a:	3338      	adds	r3, #56	; 0x38
 8004d8c:	687a      	ldr	r2, [r7, #4]
 8004d8e:	4413      	add	r3, r2
 8004d90:	3304      	adds	r3, #4
 8004d92:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2201      	movs	r2, #1
 8004d98:	705a      	strb	r2, [r3, #1]
 8004d9a:	e00f      	b.n	8004dbc <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004d9c:	78fb      	ldrb	r3, [r7, #3]
 8004d9e:	f003 020f 	and.w	r2, r3, #15
 8004da2:	4613      	mov	r3, r2
 8004da4:	00db      	lsls	r3, r3, #3
 8004da6:	1a9b      	subs	r3, r3, r2
 8004da8:	009b      	lsls	r3, r3, #2
 8004daa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8004dae:	687a      	ldr	r2, [r7, #4]
 8004db0:	4413      	add	r3, r2
 8004db2:	3304      	adds	r3, #4
 8004db4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004db6:	68fb      	ldr	r3, [r7, #12]
 8004db8:	2200      	movs	r2, #0
 8004dba:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004dc2:	78fb      	ldrb	r3, [r7, #3]
 8004dc4:	f003 030f 	and.w	r3, r3, #15
 8004dc8:	b2da      	uxtb	r2, r3
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004dd4:	2b01      	cmp	r3, #1
 8004dd6:	d101      	bne.n	8004ddc <HAL_PCD_EP_ClrStall+0x86>
 8004dd8:	2302      	movs	r3, #2
 8004dda:	e00e      	b.n	8004dfa <HAL_PCD_EP_ClrStall+0xa4>
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2201      	movs	r2, #1
 8004de0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	68f9      	ldr	r1, [r7, #12]
 8004dea:	4618      	mov	r0, r3
 8004dec:	f006 f9ed 	bl	800b1ca <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004df8:	2300      	movs	r3, #0
}
 8004dfa:	4618      	mov	r0, r3
 8004dfc:	3710      	adds	r7, #16
 8004dfe:	46bd      	mov	sp, r7
 8004e00:	bd80      	pop	{r7, pc}

08004e02 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e02:	b580      	push	{r7, lr}
 8004e04:	b08a      	sub	sp, #40	; 0x28
 8004e06:	af02      	add	r7, sp, #8
 8004e08:	6078      	str	r0, [r7, #4]
 8004e0a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004e16:	683a      	ldr	r2, [r7, #0]
 8004e18:	4613      	mov	r3, r2
 8004e1a:	00db      	lsls	r3, r3, #3
 8004e1c:	1a9b      	subs	r3, r3, r2
 8004e1e:	009b      	lsls	r3, r3, #2
 8004e20:	3338      	adds	r3, #56	; 0x38
 8004e22:	687a      	ldr	r2, [r7, #4]
 8004e24:	4413      	add	r3, r2
 8004e26:	3304      	adds	r3, #4
 8004e28:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	699a      	ldr	r2, [r3, #24]
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	695b      	ldr	r3, [r3, #20]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d901      	bls.n	8004e3a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e06c      	b.n	8004f14 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	695a      	ldr	r2, [r3, #20]
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	699b      	ldr	r3, [r3, #24]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	69fa      	ldr	r2, [r7, #28]
 8004e4c:	429a      	cmp	r2, r3
 8004e4e:	d902      	bls.n	8004e56 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	689b      	ldr	r3, [r3, #8]
 8004e54:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004e56:	69fb      	ldr	r3, [r7, #28]
 8004e58:	3303      	adds	r3, #3
 8004e5a:	089b      	lsrs	r3, r3, #2
 8004e5c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004e5e:	e02b      	b.n	8004eb8 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	695a      	ldr	r2, [r3, #20]
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	699b      	ldr	r3, [r3, #24]
 8004e68:	1ad3      	subs	r3, r2, r3
 8004e6a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	69fa      	ldr	r2, [r7, #28]
 8004e72:	429a      	cmp	r2, r3
 8004e74:	d902      	bls.n	8004e7c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	689b      	ldr	r3, [r3, #8]
 8004e7a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004e7c:	69fb      	ldr	r3, [r7, #28]
 8004e7e:	3303      	adds	r3, #3
 8004e80:	089b      	lsrs	r3, r3, #2
 8004e82:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	68d9      	ldr	r1, [r3, #12]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	b2da      	uxtb	r2, r3
 8004e8c:	69fb      	ldr	r3, [r7, #28]
 8004e8e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004e94:	b2db      	uxtb	r3, r3
 8004e96:	9300      	str	r3, [sp, #0]
 8004e98:	4603      	mov	r3, r0
 8004e9a:	6978      	ldr	r0, [r7, #20]
 8004e9c:	f006 f8c9 	bl	800b032 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	68da      	ldr	r2, [r3, #12]
 8004ea4:	69fb      	ldr	r3, [r7, #28]
 8004ea6:	441a      	add	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	699a      	ldr	r2, [r3, #24]
 8004eb0:	69fb      	ldr	r3, [r7, #28]
 8004eb2:	441a      	add	r2, r3
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	015a      	lsls	r2, r3, #5
 8004ebc:	693b      	ldr	r3, [r7, #16]
 8004ebe:	4413      	add	r3, r2
 8004ec0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004ec4:	699b      	ldr	r3, [r3, #24]
 8004ec6:	b29b      	uxth	r3, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	429a      	cmp	r2, r3
 8004ecc:	d809      	bhi.n	8004ee2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	699a      	ldr	r2, [r3, #24]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004ed6:	429a      	cmp	r2, r3
 8004ed8:	d203      	bcs.n	8004ee2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	695b      	ldr	r3, [r3, #20]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d1be      	bne.n	8004e60 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	695a      	ldr	r2, [r3, #20]
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	699b      	ldr	r3, [r3, #24]
 8004eea:	429a      	cmp	r2, r3
 8004eec:	d811      	bhi.n	8004f12 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	f003 030f 	and.w	r3, r3, #15
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8004efa:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004efc:	693b      	ldr	r3, [r7, #16]
 8004efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004f02:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004f04:	68bb      	ldr	r3, [r7, #8]
 8004f06:	43db      	mvns	r3, r3
 8004f08:	6939      	ldr	r1, [r7, #16]
 8004f0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004f0e:	4013      	ands	r3, r2
 8004f10:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004f12:	2300      	movs	r3, #0
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3720      	adds	r7, #32
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}

08004f1c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	b086      	sub	sp, #24
 8004f20:	af00      	add	r7, sp, #0
 8004f22:	6078      	str	r0, [r7, #4]
 8004f24:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f2c:	697b      	ldr	r3, [r7, #20]
 8004f2e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	333c      	adds	r3, #60	; 0x3c
 8004f34:	3304      	adds	r3, #4
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004f3a:	683b      	ldr	r3, [r7, #0]
 8004f3c:	015a      	lsls	r2, r3, #5
 8004f3e:	693b      	ldr	r3, [r7, #16]
 8004f40:	4413      	add	r3, r2
 8004f42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f46:	689b      	ldr	r3, [r3, #8]
 8004f48:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	691b      	ldr	r3, [r3, #16]
 8004f4e:	2b01      	cmp	r3, #1
 8004f50:	f040 80b3 	bne.w	80050ba <PCD_EP_OutXfrComplete_int+0x19e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004f54:	68bb      	ldr	r3, [r7, #8]
 8004f56:	f003 0308 	and.w	r3, r3, #8
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d028      	beq.n	8004fb0 <PCD_EP_OutXfrComplete_int+0x94>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	4a70      	ldr	r2, [pc, #448]	; (8005124 <PCD_EP_OutXfrComplete_int+0x208>)
 8004f62:	4293      	cmp	r3, r2
 8004f64:	d90e      	bls.n	8004f84 <PCD_EP_OutXfrComplete_int+0x68>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004f66:	68bb      	ldr	r3, [r7, #8]
 8004f68:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d009      	beq.n	8004f84 <PCD_EP_OutXfrComplete_int+0x68>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f70:	683b      	ldr	r3, [r7, #0]
 8004f72:	015a      	lsls	r2, r3, #5
 8004f74:	693b      	ldr	r3, [r7, #16]
 8004f76:	4413      	add	r3, r2
 8004f78:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f7c:	461a      	mov	r2, r3
 8004f7e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f82:	6093      	str	r3, [r2, #8]

      /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SetupStageCallback(hpcd);
#else
      HAL_PCD_SetupStageCallback(hpcd);
 8004f84:	6878      	ldr	r0, [r7, #4]
 8004f86:	f008 fc0f 	bl	800d7a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6818      	ldr	r0, [r3, #0]
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004f94:	461a      	mov	r2, r3
 8004f96:	2101      	movs	r1, #1
 8004f98:	f006 faaa 	bl	800b4f0 <USB_EP0_OutStart>
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	015a      	lsls	r2, r3, #5
 8004fa0:	693b      	ldr	r3, [r7, #16]
 8004fa2:	4413      	add	r3, r2
 8004fa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fa8:	461a      	mov	r2, r3
 8004faa:	2308      	movs	r3, #8
 8004fac:	6093      	str	r3, [r2, #8]
 8004fae:	e0b3      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f003 0320 	and.w	r3, r3, #32
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d009      	beq.n	8004fce <PCD_EP_OutXfrComplete_int+0xb2>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	015a      	lsls	r2, r3, #5
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004fc6:	461a      	mov	r2, r3
 8004fc8:	2320      	movs	r3, #32
 8004fca:	6093      	str	r3, [r2, #8]
 8004fcc:	e0a4      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	f040 809f 	bne.w	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	4a51      	ldr	r2, [pc, #324]	; (8005124 <PCD_EP_OutXfrComplete_int+0x208>)
 8004fde:	4293      	cmp	r3, r2
 8004fe0:	d90f      	bls.n	8005002 <PCD_EP_OutXfrComplete_int+0xe6>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004fe2:	68bb      	ldr	r3, [r7, #8]
 8004fe4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d00a      	beq.n	8005002 <PCD_EP_OutXfrComplete_int+0xe6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004fec:	683b      	ldr	r3, [r7, #0]
 8004fee:	015a      	lsls	r2, r3, #5
 8004ff0:	693b      	ldr	r3, [r7, #16]
 8004ff2:	4413      	add	r3, r2
 8004ff4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004ffe:	6093      	str	r3, [r2, #8]
 8005000:	e08a      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        /* out data packet received over EP0 */
        hpcd->OUT_ep[epnum].xfer_count =
          hpcd->OUT_ep[epnum].maxpacket -
 8005002:	6879      	ldr	r1, [r7, #4]
 8005004:	683a      	ldr	r2, [r7, #0]
 8005006:	4613      	mov	r3, r2
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	1a9b      	subs	r3, r3, r2
 800500c:	009b      	lsls	r3, r3, #2
 800500e:	440b      	add	r3, r1
 8005010:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005014:	681a      	ldr	r2, [r3, #0]
          (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	0159      	lsls	r1, r3, #5
 800501a:	693b      	ldr	r3, [r7, #16]
 800501c:	440b      	add	r3, r1
 800501e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005022:	691b      	ldr	r3, [r3, #16]
 8005024:	f3c3 0312 	ubfx	r3, r3, #0, #19
          hpcd->OUT_ep[epnum].maxpacket -
 8005028:	1ad1      	subs	r1, r2, r3
        hpcd->OUT_ep[epnum].xfer_count =
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	683a      	ldr	r2, [r7, #0]
 800502e:	4613      	mov	r3, r2
 8005030:	00db      	lsls	r3, r3, #3
 8005032:	1a9b      	subs	r3, r3, r2
 8005034:	009b      	lsls	r3, r3, #2
 8005036:	4403      	add	r3, r0
 8005038:	f503 7305 	add.w	r3, r3, #532	; 0x214
 800503c:	6019      	str	r1, [r3, #0]

        hpcd->OUT_ep[epnum].xfer_buff += hpcd->OUT_ep[epnum].maxpacket;
 800503e:	6879      	ldr	r1, [r7, #4]
 8005040:	683a      	ldr	r2, [r7, #0]
 8005042:	4613      	mov	r3, r2
 8005044:	00db      	lsls	r3, r3, #3
 8005046:	1a9b      	subs	r3, r3, r2
 8005048:	009b      	lsls	r3, r3, #2
 800504a:	440b      	add	r3, r1
 800504c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8005050:	6819      	ldr	r1, [r3, #0]
 8005052:	6878      	ldr	r0, [r7, #4]
 8005054:	683a      	ldr	r2, [r7, #0]
 8005056:	4613      	mov	r3, r2
 8005058:	00db      	lsls	r3, r3, #3
 800505a:	1a9b      	subs	r3, r3, r2
 800505c:	009b      	lsls	r3, r3, #2
 800505e:	4403      	add	r3, r0
 8005060:	f503 7301 	add.w	r3, r3, #516	; 0x204
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4419      	add	r1, r3
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	4613      	mov	r3, r2
 800506e:	00db      	lsls	r3, r3, #3
 8005070:	1a9b      	subs	r3, r3, r2
 8005072:	009b      	lsls	r3, r3, #2
 8005074:	4403      	add	r3, r0
 8005076:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800507a:	6019      	str	r1, [r3, #0]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	b2db      	uxtb	r3, r3
 8005080:	4619      	mov	r1, r3
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f008 fba2 	bl	800d7cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d144      	bne.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
 800508e:	6879      	ldr	r1, [r7, #4]
 8005090:	683a      	ldr	r2, [r7, #0]
 8005092:	4613      	mov	r3, r2
 8005094:	00db      	lsls	r3, r3, #3
 8005096:	1a9b      	subs	r3, r3, r2
 8005098:	009b      	lsls	r3, r3, #2
 800509a:	440b      	add	r3, r1
 800509c:	f503 7304 	add.w	r3, r3, #528	; 0x210
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d138      	bne.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
        {
          /* this is ZLP, so prepare EP0 for next setup */
          (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	6818      	ldr	r0, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80050b0:	461a      	mov	r2, r3
 80050b2:	2101      	movs	r1, #1
 80050b4:	f006 fa1c 	bl	800b4f0 <USB_EP0_OutStart>
 80050b8:	e02e      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	4a1a      	ldr	r2, [pc, #104]	; (8005128 <PCD_EP_OutXfrComplete_int+0x20c>)
 80050be:	4293      	cmp	r3, r2
 80050c0:	d124      	bne.n	800510c <PCD_EP_OutXfrComplete_int+0x1f0>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d00a      	beq.n	80050e2 <PCD_EP_OutXfrComplete_int+0x1c6>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80050cc:	683b      	ldr	r3, [r7, #0]
 80050ce:	015a      	lsls	r2, r3, #5
 80050d0:	693b      	ldr	r3, [r7, #16]
 80050d2:	4413      	add	r3, r2
 80050d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050d8:	461a      	mov	r2, r3
 80050da:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80050de:	6093      	str	r3, [r2, #8]
 80050e0:	e01a      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80050e2:	68bb      	ldr	r3, [r7, #8]
 80050e4:	f003 0320 	and.w	r3, r3, #32
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d008      	beq.n	80050fe <PCD_EP_OutXfrComplete_int+0x1e2>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	015a      	lsls	r2, r3, #5
 80050f0:	693b      	ldr	r3, [r7, #16]
 80050f2:	4413      	add	r3, r2
 80050f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80050f8:	461a      	mov	r2, r3
 80050fa:	2320      	movs	r3, #32
 80050fc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	b2db      	uxtb	r3, r3
 8005102:	4619      	mov	r1, r3
 8005104:	6878      	ldr	r0, [r7, #4]
 8005106:	f008 fb61 	bl	800d7cc <HAL_PCD_DataOutStageCallback>
 800510a:	e005      	b.n	8005118 <PCD_EP_OutXfrComplete_int+0x1fc>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	b2db      	uxtb	r3, r3
 8005110:	4619      	mov	r1, r3
 8005112:	6878      	ldr	r0, [r7, #4]
 8005114:	f008 fb5a 	bl	800d7cc <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8005118:	2300      	movs	r3, #0
}
 800511a:	4618      	mov	r0, r3
 800511c:	3718      	adds	r7, #24
 800511e:	46bd      	mov	sp, r7
 8005120:	bd80      	pop	{r7, pc}
 8005122:	bf00      	nop
 8005124:	4f54300a 	.word	0x4f54300a
 8005128:	4f54310a 	.word	0x4f54310a

0800512c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b086      	sub	sp, #24
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
 8005134:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005140:	697b      	ldr	r3, [r7, #20]
 8005142:	333c      	adds	r3, #60	; 0x3c
 8005144:	3304      	adds	r3, #4
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800514a:	683b      	ldr	r3, [r7, #0]
 800514c:	015a      	lsls	r2, r3, #5
 800514e:	693b      	ldr	r3, [r7, #16]
 8005150:	4413      	add	r3, r2
 8005152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	60bb      	str	r3, [r7, #8]

  if (hpcd->Init.dma_enable == 1U)
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	2b01      	cmp	r3, #1
 8005160:	d113      	bne.n	800518a <PCD_EP_OutSetupPacket_int+0x5e>
  {
    /* StupPktRcvd = 1 pending setup packet int */
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	4a1f      	ldr	r2, [pc, #124]	; (80051e4 <PCD_EP_OutSetupPacket_int+0xb8>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d922      	bls.n	80051b0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005170:	2b00      	cmp	r3, #0
 8005172:	d01d      	beq.n	80051b0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	015a      	lsls	r2, r3, #5
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	4413      	add	r3, r2
 800517c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005180:	461a      	mov	r2, r3
 8005182:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005186:	6093      	str	r3, [r2, #8]
 8005188:	e012      	b.n	80051b0 <PCD_EP_OutSetupPacket_int+0x84>
    }
  }
  else
  {
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	4a16      	ldr	r2, [pc, #88]	; (80051e8 <PCD_EP_OutSetupPacket_int+0xbc>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d10e      	bne.n	80051b0 <PCD_EP_OutSetupPacket_int+0x84>
        ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
    if ((gSNPSiD == USB_OTG_CORE_ID_310A) &&
 8005198:	2b00      	cmp	r3, #0
 800519a:	d009      	beq.n	80051b0 <PCD_EP_OutSetupPacket_int+0x84>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	015a      	lsls	r2, r3, #5
 80051a0:	693b      	ldr	r3, [r7, #16]
 80051a2:	4413      	add	r3, r2
 80051a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80051a8:	461a      	mov	r2, r3
 80051aa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80051ae:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80051b0:	6878      	ldr	r0, [r7, #4]
 80051b2:	f008 faf9 	bl	800d7a8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	4a0a      	ldr	r2, [pc, #40]	; (80051e4 <PCD_EP_OutSetupPacket_int+0xb8>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d90c      	bls.n	80051d8 <PCD_EP_OutSetupPacket_int+0xac>
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	691b      	ldr	r3, [r3, #16]
 80051c2:	2b01      	cmp	r3, #1
 80051c4:	d108      	bne.n	80051d8 <PCD_EP_OutSetupPacket_int+0xac>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6818      	ldr	r0, [r3, #0]
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 80051d0:	461a      	mov	r2, r3
 80051d2:	2101      	movs	r1, #1
 80051d4:	f006 f98c 	bl	800b4f0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 80051d8:	2300      	movs	r3, #0
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3718      	adds	r7, #24
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}
 80051e2:	bf00      	nop
 80051e4:	4f54300a 	.word	0x4f54300a
 80051e8:	4f54310a 	.word	0x4f54310a

080051ec <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80051ec:	b480      	push	{r7}
 80051ee:	b085      	sub	sp, #20
 80051f0:	af00      	add	r7, sp, #0
 80051f2:	6078      	str	r0, [r7, #4]
 80051f4:	460b      	mov	r3, r1
 80051f6:	70fb      	strb	r3, [r7, #3]
 80051f8:	4613      	mov	r3, r2
 80051fa:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005202:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005204:	78fb      	ldrb	r3, [r7, #3]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d107      	bne.n	800521a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 800520a:	883b      	ldrh	r3, [r7, #0]
 800520c:	0419      	lsls	r1, r3, #16
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	430a      	orrs	r2, r1
 8005216:	629a      	str	r2, [r3, #40]	; 0x28
 8005218:	e028      	b.n	800526c <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005220:	0c1b      	lsrs	r3, r3, #16
 8005222:	68ba      	ldr	r2, [r7, #8]
 8005224:	4413      	add	r3, r2
 8005226:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005228:	2300      	movs	r3, #0
 800522a:	73fb      	strb	r3, [r7, #15]
 800522c:	e00d      	b.n	800524a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	7bfb      	ldrb	r3, [r7, #15]
 8005234:	3340      	adds	r3, #64	; 0x40
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	0c1b      	lsrs	r3, r3, #16
 800523e:	68ba      	ldr	r2, [r7, #8]
 8005240:	4413      	add	r3, r2
 8005242:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005244:	7bfb      	ldrb	r3, [r7, #15]
 8005246:	3301      	adds	r3, #1
 8005248:	73fb      	strb	r3, [r7, #15]
 800524a:	7bfa      	ldrb	r2, [r7, #15]
 800524c:	78fb      	ldrb	r3, [r7, #3]
 800524e:	3b01      	subs	r3, #1
 8005250:	429a      	cmp	r2, r3
 8005252:	d3ec      	bcc.n	800522e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005254:	883b      	ldrh	r3, [r7, #0]
 8005256:	0418      	lsls	r0, r3, #16
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6819      	ldr	r1, [r3, #0]
 800525c:	78fb      	ldrb	r3, [r7, #3]
 800525e:	3b01      	subs	r3, #1
 8005260:	68ba      	ldr	r2, [r7, #8]
 8005262:	4302      	orrs	r2, r0
 8005264:	3340      	adds	r3, #64	; 0x40
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	440b      	add	r3, r1
 800526a:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 800526c:	2300      	movs	r3, #0
}
 800526e:	4618      	mov	r0, r3
 8005270:	3714      	adds	r7, #20
 8005272:	46bd      	mov	sp, r7
 8005274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005278:	4770      	bx	lr

0800527a <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 800527a:	b480      	push	{r7}
 800527c:	b083      	sub	sp, #12
 800527e:	af00      	add	r7, sp, #0
 8005280:	6078      	str	r0, [r7, #4]
 8005282:	460b      	mov	r3, r1
 8005284:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	887a      	ldrh	r2, [r7, #2]
 800528c:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800528e:	2300      	movs	r3, #0
}
 8005290:	4618      	mov	r0, r3
 8005292:	370c      	adds	r7, #12
 8005294:	46bd      	mov	sp, r7
 8005296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529a:	4770      	bx	lr

0800529c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800529c:	b480      	push	{r7}
 800529e:	b083      	sub	sp, #12
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	460b      	mov	r3, r1
 80052a6:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80052a8:	bf00      	nop
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b086      	sub	sp, #24
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	2b00      	cmp	r3, #0
 80052c0:	d101      	bne.n	80052c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052c2:	2301      	movs	r3, #1
 80052c4:	e25b      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0301 	and.w	r3, r3, #1
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d075      	beq.n	80053be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052d2:	4ba3      	ldr	r3, [pc, #652]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80052d4:	689b      	ldr	r3, [r3, #8]
 80052d6:	f003 030c 	and.w	r3, r3, #12
 80052da:	2b04      	cmp	r3, #4
 80052dc:	d00c      	beq.n	80052f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052de:	4ba0      	ldr	r3, [pc, #640]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80052e0:	689b      	ldr	r3, [r3, #8]
 80052e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80052e6:	2b08      	cmp	r3, #8
 80052e8:	d112      	bne.n	8005310 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80052ea:	4b9d      	ldr	r3, [pc, #628]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80052ec:	685b      	ldr	r3, [r3, #4]
 80052ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052f6:	d10b      	bne.n	8005310 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80052f8:	4b99      	ldr	r3, [pc, #612]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005300:	2b00      	cmp	r3, #0
 8005302:	d05b      	beq.n	80053bc <HAL_RCC_OscConfig+0x108>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	685b      	ldr	r3, [r3, #4]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d157      	bne.n	80053bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800530c:	2301      	movs	r3, #1
 800530e:	e236      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	685b      	ldr	r3, [r3, #4]
 8005314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005318:	d106      	bne.n	8005328 <HAL_RCC_OscConfig+0x74>
 800531a:	4b91      	ldr	r3, [pc, #580]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	4a90      	ldr	r2, [pc, #576]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005320:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005324:	6013      	str	r3, [r2, #0]
 8005326:	e01d      	b.n	8005364 <HAL_RCC_OscConfig+0xb0>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005330:	d10c      	bne.n	800534c <HAL_RCC_OscConfig+0x98>
 8005332:	4b8b      	ldr	r3, [pc, #556]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a8a      	ldr	r2, [pc, #552]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005338:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	4b88      	ldr	r3, [pc, #544]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	4a87      	ldr	r2, [pc, #540]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005344:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005348:	6013      	str	r3, [r2, #0]
 800534a:	e00b      	b.n	8005364 <HAL_RCC_OscConfig+0xb0>
 800534c:	4b84      	ldr	r3, [pc, #528]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a83      	ldr	r2, [pc, #524]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005356:	6013      	str	r3, [r2, #0]
 8005358:	4b81      	ldr	r3, [pc, #516]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	4a80      	ldr	r2, [pc, #512]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 800535e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005362:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	685b      	ldr	r3, [r3, #4]
 8005368:	2b00      	cmp	r3, #0
 800536a:	d013      	beq.n	8005394 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800536c:	f7fd fe20 	bl	8002fb0 <HAL_GetTick>
 8005370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005372:	e008      	b.n	8005386 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005374:	f7fd fe1c 	bl	8002fb0 <HAL_GetTick>
 8005378:	4602      	mov	r2, r0
 800537a:	693b      	ldr	r3, [r7, #16]
 800537c:	1ad3      	subs	r3, r2, r3
 800537e:	2b64      	cmp	r3, #100	; 0x64
 8005380:	d901      	bls.n	8005386 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005382:	2303      	movs	r3, #3
 8005384:	e1fb      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005386:	4b76      	ldr	r3, [pc, #472]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800538e:	2b00      	cmp	r3, #0
 8005390:	d0f0      	beq.n	8005374 <HAL_RCC_OscConfig+0xc0>
 8005392:	e014      	b.n	80053be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005394:	f7fd fe0c 	bl	8002fb0 <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800539c:	f7fd fe08 	bl	8002fb0 <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b64      	cmp	r3, #100	; 0x64
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e1e7      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80053ae:	4b6c      	ldr	r3, [pc, #432]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1f0      	bne.n	800539c <HAL_RCC_OscConfig+0xe8>
 80053ba:	e000      	b.n	80053be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f003 0302 	and.w	r3, r3, #2
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	d063      	beq.n	8005492 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053ca:	4b65      	ldr	r3, [pc, #404]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 030c 	and.w	r3, r3, #12
 80053d2:	2b00      	cmp	r3, #0
 80053d4:	d00b      	beq.n	80053ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053d6:	4b62      	ldr	r3, [pc, #392]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80053d8:	689b      	ldr	r3, [r3, #8]
 80053da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80053de:	2b08      	cmp	r3, #8
 80053e0:	d11c      	bne.n	800541c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80053e2:	4b5f      	ldr	r3, [pc, #380]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d116      	bne.n	800541c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80053ee:	4b5c      	ldr	r3, [pc, #368]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	f003 0302 	and.w	r3, r3, #2
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d005      	beq.n	8005406 <HAL_RCC_OscConfig+0x152>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	2b01      	cmp	r3, #1
 8005400:	d001      	beq.n	8005406 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005402:	2301      	movs	r3, #1
 8005404:	e1bb      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005406:	4b56      	ldr	r3, [pc, #344]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	00db      	lsls	r3, r3, #3
 8005414:	4952      	ldr	r1, [pc, #328]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005416:	4313      	orrs	r3, r2
 8005418:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800541a:	e03a      	b.n	8005492 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	68db      	ldr	r3, [r3, #12]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d020      	beq.n	8005466 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005424:	4b4f      	ldr	r3, [pc, #316]	; (8005564 <HAL_RCC_OscConfig+0x2b0>)
 8005426:	2201      	movs	r2, #1
 8005428:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800542a:	f7fd fdc1 	bl	8002fb0 <HAL_GetTick>
 800542e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005430:	e008      	b.n	8005444 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005432:	f7fd fdbd 	bl	8002fb0 <HAL_GetTick>
 8005436:	4602      	mov	r2, r0
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	1ad3      	subs	r3, r2, r3
 800543c:	2b02      	cmp	r3, #2
 800543e:	d901      	bls.n	8005444 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005440:	2303      	movs	r3, #3
 8005442:	e19c      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005444:	4b46      	ldr	r3, [pc, #280]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f003 0302 	and.w	r3, r3, #2
 800544c:	2b00      	cmp	r3, #0
 800544e:	d0f0      	beq.n	8005432 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005450:	4b43      	ldr	r3, [pc, #268]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	691b      	ldr	r3, [r3, #16]
 800545c:	00db      	lsls	r3, r3, #3
 800545e:	4940      	ldr	r1, [pc, #256]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005460:	4313      	orrs	r3, r2
 8005462:	600b      	str	r3, [r1, #0]
 8005464:	e015      	b.n	8005492 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005466:	4b3f      	ldr	r3, [pc, #252]	; (8005564 <HAL_RCC_OscConfig+0x2b0>)
 8005468:	2200      	movs	r2, #0
 800546a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800546c:	f7fd fda0 	bl	8002fb0 <HAL_GetTick>
 8005470:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005472:	e008      	b.n	8005486 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005474:	f7fd fd9c 	bl	8002fb0 <HAL_GetTick>
 8005478:	4602      	mov	r2, r0
 800547a:	693b      	ldr	r3, [r7, #16]
 800547c:	1ad3      	subs	r3, r2, r3
 800547e:	2b02      	cmp	r3, #2
 8005480:	d901      	bls.n	8005486 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005482:	2303      	movs	r3, #3
 8005484:	e17b      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005486:	4b36      	ldr	r3, [pc, #216]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	f003 0302 	and.w	r3, r3, #2
 800548e:	2b00      	cmp	r3, #0
 8005490:	d1f0      	bne.n	8005474 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f003 0308 	and.w	r3, r3, #8
 800549a:	2b00      	cmp	r3, #0
 800549c:	d030      	beq.n	8005500 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d016      	beq.n	80054d4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054a6:	4b30      	ldr	r3, [pc, #192]	; (8005568 <HAL_RCC_OscConfig+0x2b4>)
 80054a8:	2201      	movs	r2, #1
 80054aa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054ac:	f7fd fd80 	bl	8002fb0 <HAL_GetTick>
 80054b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054b2:	e008      	b.n	80054c6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054b4:	f7fd fd7c 	bl	8002fb0 <HAL_GetTick>
 80054b8:	4602      	mov	r2, r0
 80054ba:	693b      	ldr	r3, [r7, #16]
 80054bc:	1ad3      	subs	r3, r2, r3
 80054be:	2b02      	cmp	r3, #2
 80054c0:	d901      	bls.n	80054c6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80054c2:	2303      	movs	r3, #3
 80054c4:	e15b      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80054c6:	4b26      	ldr	r3, [pc, #152]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80054c8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054ca:	f003 0302 	and.w	r3, r3, #2
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	d0f0      	beq.n	80054b4 <HAL_RCC_OscConfig+0x200>
 80054d2:	e015      	b.n	8005500 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80054d4:	4b24      	ldr	r3, [pc, #144]	; (8005568 <HAL_RCC_OscConfig+0x2b4>)
 80054d6:	2200      	movs	r2, #0
 80054d8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80054da:	f7fd fd69 	bl	8002fb0 <HAL_GetTick>
 80054de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80054e2:	f7fd fd65 	bl	8002fb0 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e144      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80054f4:	4b1a      	ldr	r3, [pc, #104]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 80054f6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80054f8:	f003 0302 	and.w	r3, r3, #2
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d1f0      	bne.n	80054e2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 0304 	and.w	r3, r3, #4
 8005508:	2b00      	cmp	r3, #0
 800550a:	f000 80a0 	beq.w	800564e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800550e:	2300      	movs	r3, #0
 8005510:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005512:	4b13      	ldr	r3, [pc, #76]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005514:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005516:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d10f      	bne.n	800553e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800551e:	2300      	movs	r3, #0
 8005520:	60bb      	str	r3, [r7, #8]
 8005522:	4b0f      	ldr	r3, [pc, #60]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005526:	4a0e      	ldr	r2, [pc, #56]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005528:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800552c:	6413      	str	r3, [r2, #64]	; 0x40
 800552e:	4b0c      	ldr	r3, [pc, #48]	; (8005560 <HAL_RCC_OscConfig+0x2ac>)
 8005530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005532:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005536:	60bb      	str	r3, [r7, #8]
 8005538:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800553a:	2301      	movs	r3, #1
 800553c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800553e:	4b0b      	ldr	r3, [pc, #44]	; (800556c <HAL_RCC_OscConfig+0x2b8>)
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005546:	2b00      	cmp	r3, #0
 8005548:	d121      	bne.n	800558e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800554a:	4b08      	ldr	r3, [pc, #32]	; (800556c <HAL_RCC_OscConfig+0x2b8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a07      	ldr	r2, [pc, #28]	; (800556c <HAL_RCC_OscConfig+0x2b8>)
 8005550:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005554:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005556:	f7fd fd2b 	bl	8002fb0 <HAL_GetTick>
 800555a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800555c:	e011      	b.n	8005582 <HAL_RCC_OscConfig+0x2ce>
 800555e:	bf00      	nop
 8005560:	40023800 	.word	0x40023800
 8005564:	42470000 	.word	0x42470000
 8005568:	42470e80 	.word	0x42470e80
 800556c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005570:	f7fd fd1e 	bl	8002fb0 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	693b      	ldr	r3, [r7, #16]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d901      	bls.n	8005582 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	e0fd      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005582:	4b81      	ldr	r3, [pc, #516]	; (8005788 <HAL_RCC_OscConfig+0x4d4>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800558a:	2b00      	cmp	r3, #0
 800558c:	d0f0      	beq.n	8005570 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	689b      	ldr	r3, [r3, #8]
 8005592:	2b01      	cmp	r3, #1
 8005594:	d106      	bne.n	80055a4 <HAL_RCC_OscConfig+0x2f0>
 8005596:	4b7d      	ldr	r3, [pc, #500]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005598:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800559a:	4a7c      	ldr	r2, [pc, #496]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 800559c:	f043 0301 	orr.w	r3, r3, #1
 80055a0:	6713      	str	r3, [r2, #112]	; 0x70
 80055a2:	e01c      	b.n	80055de <HAL_RCC_OscConfig+0x32a>
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	689b      	ldr	r3, [r3, #8]
 80055a8:	2b05      	cmp	r3, #5
 80055aa:	d10c      	bne.n	80055c6 <HAL_RCC_OscConfig+0x312>
 80055ac:	4b77      	ldr	r3, [pc, #476]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055b0:	4a76      	ldr	r2, [pc, #472]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055b2:	f043 0304 	orr.w	r3, r3, #4
 80055b6:	6713      	str	r3, [r2, #112]	; 0x70
 80055b8:	4b74      	ldr	r3, [pc, #464]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055bc:	4a73      	ldr	r2, [pc, #460]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055be:	f043 0301 	orr.w	r3, r3, #1
 80055c2:	6713      	str	r3, [r2, #112]	; 0x70
 80055c4:	e00b      	b.n	80055de <HAL_RCC_OscConfig+0x32a>
 80055c6:	4b71      	ldr	r3, [pc, #452]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055ca:	4a70      	ldr	r2, [pc, #448]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055cc:	f023 0301 	bic.w	r3, r3, #1
 80055d0:	6713      	str	r3, [r2, #112]	; 0x70
 80055d2:	4b6e      	ldr	r3, [pc, #440]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80055d6:	4a6d      	ldr	r2, [pc, #436]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80055d8:	f023 0304 	bic.w	r3, r3, #4
 80055dc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	2b00      	cmp	r3, #0
 80055e4:	d015      	beq.n	8005612 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055e6:	f7fd fce3 	bl	8002fb0 <HAL_GetTick>
 80055ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80055ec:	e00a      	b.n	8005604 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80055ee:	f7fd fcdf 	bl	8002fb0 <HAL_GetTick>
 80055f2:	4602      	mov	r2, r0
 80055f4:	693b      	ldr	r3, [r7, #16]
 80055f6:	1ad3      	subs	r3, r2, r3
 80055f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80055fc:	4293      	cmp	r3, r2
 80055fe:	d901      	bls.n	8005604 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8005600:	2303      	movs	r3, #3
 8005602:	e0bc      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005604:	4b61      	ldr	r3, [pc, #388]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005606:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005608:	f003 0302 	and.w	r3, r3, #2
 800560c:	2b00      	cmp	r3, #0
 800560e:	d0ee      	beq.n	80055ee <HAL_RCC_OscConfig+0x33a>
 8005610:	e014      	b.n	800563c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005612:	f7fd fccd 	bl	8002fb0 <HAL_GetTick>
 8005616:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005618:	e00a      	b.n	8005630 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fd fcc9 	bl	8002fb0 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f241 3288 	movw	r2, #5000	; 0x1388
 8005628:	4293      	cmp	r3, r2
 800562a:	d901      	bls.n	8005630 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e0a6      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005630:	4b56      	ldr	r3, [pc, #344]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005632:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005634:	f003 0302 	and.w	r3, r3, #2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d1ee      	bne.n	800561a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800563c:	7dfb      	ldrb	r3, [r7, #23]
 800563e:	2b01      	cmp	r3, #1
 8005640:	d105      	bne.n	800564e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005642:	4b52      	ldr	r3, [pc, #328]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005646:	4a51      	ldr	r2, [pc, #324]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005648:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800564c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	f000 8092 	beq.w	800577c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005658:	4b4c      	ldr	r3, [pc, #304]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 800565a:	689b      	ldr	r3, [r3, #8]
 800565c:	f003 030c 	and.w	r3, r3, #12
 8005660:	2b08      	cmp	r3, #8
 8005662:	d05c      	beq.n	800571e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	699b      	ldr	r3, [r3, #24]
 8005668:	2b02      	cmp	r3, #2
 800566a:	d141      	bne.n	80056f0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800566c:	4b48      	ldr	r3, [pc, #288]	; (8005790 <HAL_RCC_OscConfig+0x4dc>)
 800566e:	2200      	movs	r2, #0
 8005670:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005672:	f7fd fc9d 	bl	8002fb0 <HAL_GetTick>
 8005676:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005678:	e008      	b.n	800568c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800567a:	f7fd fc99 	bl	8002fb0 <HAL_GetTick>
 800567e:	4602      	mov	r2, r0
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	1ad3      	subs	r3, r2, r3
 8005684:	2b02      	cmp	r3, #2
 8005686:	d901      	bls.n	800568c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8005688:	2303      	movs	r3, #3
 800568a:	e078      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800568c:	4b3f      	ldr	r3, [pc, #252]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 800568e:	681b      	ldr	r3, [r3, #0]
 8005690:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005694:	2b00      	cmp	r3, #0
 8005696:	d1f0      	bne.n	800567a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	69da      	ldr	r2, [r3, #28]
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6a1b      	ldr	r3, [r3, #32]
 80056a0:	431a      	orrs	r2, r3
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a6:	019b      	lsls	r3, r3, #6
 80056a8:	431a      	orrs	r2, r3
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056ae:	085b      	lsrs	r3, r3, #1
 80056b0:	3b01      	subs	r3, #1
 80056b2:	041b      	lsls	r3, r3, #16
 80056b4:	431a      	orrs	r2, r3
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056ba:	061b      	lsls	r3, r3, #24
 80056bc:	4933      	ldr	r1, [pc, #204]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80056be:	4313      	orrs	r3, r2
 80056c0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80056c2:	4b33      	ldr	r3, [pc, #204]	; (8005790 <HAL_RCC_OscConfig+0x4dc>)
 80056c4:	2201      	movs	r2, #1
 80056c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056c8:	f7fd fc72 	bl	8002fb0 <HAL_GetTick>
 80056cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ce:	e008      	b.n	80056e2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056d0:	f7fd fc6e 	bl	8002fb0 <HAL_GetTick>
 80056d4:	4602      	mov	r2, r0
 80056d6:	693b      	ldr	r3, [r7, #16]
 80056d8:	1ad3      	subs	r3, r2, r3
 80056da:	2b02      	cmp	r3, #2
 80056dc:	d901      	bls.n	80056e2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80056de:	2303      	movs	r3, #3
 80056e0:	e04d      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056e2:	4b2a      	ldr	r3, [pc, #168]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d0f0      	beq.n	80056d0 <HAL_RCC_OscConfig+0x41c>
 80056ee:	e045      	b.n	800577c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056f0:	4b27      	ldr	r3, [pc, #156]	; (8005790 <HAL_RCC_OscConfig+0x4dc>)
 80056f2:	2200      	movs	r2, #0
 80056f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80056f6:	f7fd fc5b 	bl	8002fb0 <HAL_GetTick>
 80056fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80056fc:	e008      	b.n	8005710 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80056fe:	f7fd fc57 	bl	8002fb0 <HAL_GetTick>
 8005702:	4602      	mov	r2, r0
 8005704:	693b      	ldr	r3, [r7, #16]
 8005706:	1ad3      	subs	r3, r2, r3
 8005708:	2b02      	cmp	r3, #2
 800570a:	d901      	bls.n	8005710 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800570c:	2303      	movs	r3, #3
 800570e:	e036      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005710:	4b1e      	ldr	r3, [pc, #120]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005718:	2b00      	cmp	r3, #0
 800571a:	d1f0      	bne.n	80056fe <HAL_RCC_OscConfig+0x44a>
 800571c:	e02e      	b.n	800577c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	699b      	ldr	r3, [r3, #24]
 8005722:	2b01      	cmp	r3, #1
 8005724:	d101      	bne.n	800572a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e029      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800572a:	4b18      	ldr	r3, [pc, #96]	; (800578c <HAL_RCC_OscConfig+0x4d8>)
 800572c:	689b      	ldr	r3, [r3, #8]
 800572e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	69db      	ldr	r3, [r3, #28]
 800573a:	429a      	cmp	r2, r3
 800573c:	d11c      	bne.n	8005778 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005748:	429a      	cmp	r2, r3
 800574a:	d115      	bne.n	8005778 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005752:	4013      	ands	r3, r2
 8005754:	687a      	ldr	r2, [r7, #4]
 8005756:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005758:	4293      	cmp	r3, r2
 800575a:	d10d      	bne.n	8005778 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005766:	429a      	cmp	r2, r3
 8005768:	d106      	bne.n	8005778 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800576a:	68fb      	ldr	r3, [r7, #12]
 800576c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005774:	429a      	cmp	r2, r3
 8005776:	d001      	beq.n	800577c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8005778:	2301      	movs	r3, #1
 800577a:	e000      	b.n	800577e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800577c:	2300      	movs	r3, #0
}
 800577e:	4618      	mov	r0, r3
 8005780:	3718      	adds	r7, #24
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}
 8005786:	bf00      	nop
 8005788:	40007000 	.word	0x40007000
 800578c:	40023800 	.word	0x40023800
 8005790:	42470060 	.word	0x42470060

08005794 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005794:	b580      	push	{r7, lr}
 8005796:	b084      	sub	sp, #16
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]
 800579c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d101      	bne.n	80057a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80057a4:	2301      	movs	r3, #1
 80057a6:	e0cc      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80057a8:	4b68      	ldr	r3, [pc, #416]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	f003 030f 	and.w	r3, r3, #15
 80057b0:	683a      	ldr	r2, [r7, #0]
 80057b2:	429a      	cmp	r2, r3
 80057b4:	d90c      	bls.n	80057d0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80057b6:	4b65      	ldr	r3, [pc, #404]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80057b8:	683a      	ldr	r2, [r7, #0]
 80057ba:	b2d2      	uxtb	r2, r2
 80057bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80057be:	4b63      	ldr	r3, [pc, #396]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	f003 030f 	and.w	r3, r3, #15
 80057c6:	683a      	ldr	r2, [r7, #0]
 80057c8:	429a      	cmp	r2, r3
 80057ca:	d001      	beq.n	80057d0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e0b8      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0302 	and.w	r3, r3, #2
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d020      	beq.n	800581e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f003 0304 	and.w	r3, r3, #4
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d005      	beq.n	80057f4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80057e8:	4b59      	ldr	r3, [pc, #356]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	4a58      	ldr	r2, [pc, #352]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 80057ee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80057f2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f003 0308 	and.w	r3, r3, #8
 80057fc:	2b00      	cmp	r3, #0
 80057fe:	d005      	beq.n	800580c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005800:	4b53      	ldr	r3, [pc, #332]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005802:	689b      	ldr	r3, [r3, #8]
 8005804:	4a52      	ldr	r2, [pc, #328]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005806:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800580a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800580c:	4b50      	ldr	r3, [pc, #320]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	689b      	ldr	r3, [r3, #8]
 8005818:	494d      	ldr	r1, [pc, #308]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 800581a:	4313      	orrs	r3, r2
 800581c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f003 0301 	and.w	r3, r3, #1
 8005826:	2b00      	cmp	r3, #0
 8005828:	d044      	beq.n	80058b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	2b01      	cmp	r3, #1
 8005830:	d107      	bne.n	8005842 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005832:	4b47      	ldr	r3, [pc, #284]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d119      	bne.n	8005872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800583e:	2301      	movs	r3, #1
 8005840:	e07f      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	2b02      	cmp	r3, #2
 8005848:	d003      	beq.n	8005852 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800584e:	2b03      	cmp	r3, #3
 8005850:	d107      	bne.n	8005862 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005852:	4b3f      	ldr	r3, [pc, #252]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800585a:	2b00      	cmp	r3, #0
 800585c:	d109      	bne.n	8005872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e06f      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005862:	4b3b      	ldr	r3, [pc, #236]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f003 0302 	and.w	r3, r3, #2
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e067      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005872:	4b37      	ldr	r3, [pc, #220]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	f023 0203 	bic.w	r2, r3, #3
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	4934      	ldr	r1, [pc, #208]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005880:	4313      	orrs	r3, r2
 8005882:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005884:	f7fd fb94 	bl	8002fb0 <HAL_GetTick>
 8005888:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800588a:	e00a      	b.n	80058a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800588c:	f7fd fb90 	bl	8002fb0 <HAL_GetTick>
 8005890:	4602      	mov	r2, r0
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	1ad3      	subs	r3, r2, r3
 8005896:	f241 3288 	movw	r2, #5000	; 0x1388
 800589a:	4293      	cmp	r3, r2
 800589c:	d901      	bls.n	80058a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800589e:	2303      	movs	r3, #3
 80058a0:	e04f      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80058a2:	4b2b      	ldr	r3, [pc, #172]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	f003 020c 	and.w	r2, r3, #12
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	009b      	lsls	r3, r3, #2
 80058b0:	429a      	cmp	r2, r3
 80058b2:	d1eb      	bne.n	800588c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80058b4:	4b25      	ldr	r3, [pc, #148]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f003 030f 	and.w	r3, r3, #15
 80058bc:	683a      	ldr	r2, [r7, #0]
 80058be:	429a      	cmp	r2, r3
 80058c0:	d20c      	bcs.n	80058dc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058c2:	4b22      	ldr	r3, [pc, #136]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80058c4:	683a      	ldr	r2, [r7, #0]
 80058c6:	b2d2      	uxtb	r2, r2
 80058c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80058ca:	4b20      	ldr	r3, [pc, #128]	; (800594c <HAL_RCC_ClockConfig+0x1b8>)
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	f003 030f 	and.w	r3, r3, #15
 80058d2:	683a      	ldr	r2, [r7, #0]
 80058d4:	429a      	cmp	r2, r3
 80058d6:	d001      	beq.n	80058dc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e032      	b.n	8005942 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f003 0304 	and.w	r3, r3, #4
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d008      	beq.n	80058fa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80058e8:	4b19      	ldr	r3, [pc, #100]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	68db      	ldr	r3, [r3, #12]
 80058f4:	4916      	ldr	r1, [pc, #88]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 80058f6:	4313      	orrs	r3, r2
 80058f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0308 	and.w	r3, r3, #8
 8005902:	2b00      	cmp	r3, #0
 8005904:	d009      	beq.n	800591a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005906:	4b12      	ldr	r3, [pc, #72]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005908:	689b      	ldr	r3, [r3, #8]
 800590a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	691b      	ldr	r3, [r3, #16]
 8005912:	00db      	lsls	r3, r3, #3
 8005914:	490e      	ldr	r1, [pc, #56]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005916:	4313      	orrs	r3, r2
 8005918:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800591a:	f000 f821 	bl	8005960 <HAL_RCC_GetSysClockFreq>
 800591e:	4601      	mov	r1, r0
 8005920:	4b0b      	ldr	r3, [pc, #44]	; (8005950 <HAL_RCC_ClockConfig+0x1bc>)
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	091b      	lsrs	r3, r3, #4
 8005926:	f003 030f 	and.w	r3, r3, #15
 800592a:	4a0a      	ldr	r2, [pc, #40]	; (8005954 <HAL_RCC_ClockConfig+0x1c0>)
 800592c:	5cd3      	ldrb	r3, [r2, r3]
 800592e:	fa21 f303 	lsr.w	r3, r1, r3
 8005932:	4a09      	ldr	r2, [pc, #36]	; (8005958 <HAL_RCC_ClockConfig+0x1c4>)
 8005934:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005936:	4b09      	ldr	r3, [pc, #36]	; (800595c <HAL_RCC_ClockConfig+0x1c8>)
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4618      	mov	r0, r3
 800593c:	f7fd faf4 	bl	8002f28 <HAL_InitTick>

  return HAL_OK;
 8005940:	2300      	movs	r3, #0
}
 8005942:	4618      	mov	r0, r3
 8005944:	3710      	adds	r7, #16
 8005946:	46bd      	mov	sp, r7
 8005948:	bd80      	pop	{r7, pc}
 800594a:	bf00      	nop
 800594c:	40023c00 	.word	0x40023c00
 8005950:	40023800 	.word	0x40023800
 8005954:	08011f9c 	.word	0x08011f9c
 8005958:	20000008 	.word	0x20000008
 800595c:	2000000c 	.word	0x2000000c

08005960 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005960:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005962:	b085      	sub	sp, #20
 8005964:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005966:	2300      	movs	r3, #0
 8005968:	607b      	str	r3, [r7, #4]
 800596a:	2300      	movs	r3, #0
 800596c:	60fb      	str	r3, [r7, #12]
 800596e:	2300      	movs	r3, #0
 8005970:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8005972:	2300      	movs	r3, #0
 8005974:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005976:	4b50      	ldr	r3, [pc, #320]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005978:	689b      	ldr	r3, [r3, #8]
 800597a:	f003 030c 	and.w	r3, r3, #12
 800597e:	2b04      	cmp	r3, #4
 8005980:	d007      	beq.n	8005992 <HAL_RCC_GetSysClockFreq+0x32>
 8005982:	2b08      	cmp	r3, #8
 8005984:	d008      	beq.n	8005998 <HAL_RCC_GetSysClockFreq+0x38>
 8005986:	2b00      	cmp	r3, #0
 8005988:	f040 808d 	bne.w	8005aa6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800598c:	4b4b      	ldr	r3, [pc, #300]	; (8005abc <HAL_RCC_GetSysClockFreq+0x15c>)
 800598e:	60bb      	str	r3, [r7, #8]
       break;
 8005990:	e08c      	b.n	8005aac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005992:	4b4b      	ldr	r3, [pc, #300]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 8005994:	60bb      	str	r3, [r7, #8]
      break;
 8005996:	e089      	b.n	8005aac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005998:	4b47      	ldr	r3, [pc, #284]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 800599a:	685b      	ldr	r3, [r3, #4]
 800599c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059a0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059a2:	4b45      	ldr	r3, [pc, #276]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 80059a4:	685b      	ldr	r3, [r3, #4]
 80059a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d023      	beq.n	80059f6 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059ae:	4b42      	ldr	r3, [pc, #264]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	099b      	lsrs	r3, r3, #6
 80059b4:	f04f 0400 	mov.w	r4, #0
 80059b8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80059bc:	f04f 0200 	mov.w	r2, #0
 80059c0:	ea03 0501 	and.w	r5, r3, r1
 80059c4:	ea04 0602 	and.w	r6, r4, r2
 80059c8:	4a3d      	ldr	r2, [pc, #244]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 80059ca:	fb02 f106 	mul.w	r1, r2, r6
 80059ce:	2200      	movs	r2, #0
 80059d0:	fb02 f205 	mul.w	r2, r2, r5
 80059d4:	440a      	add	r2, r1
 80059d6:	493a      	ldr	r1, [pc, #232]	; (8005ac0 <HAL_RCC_GetSysClockFreq+0x160>)
 80059d8:	fba5 0101 	umull	r0, r1, r5, r1
 80059dc:	1853      	adds	r3, r2, r1
 80059de:	4619      	mov	r1, r3
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f04f 0400 	mov.w	r4, #0
 80059e6:	461a      	mov	r2, r3
 80059e8:	4623      	mov	r3, r4
 80059ea:	f7fb f94d 	bl	8000c88 <__aeabi_uldivmod>
 80059ee:	4603      	mov	r3, r0
 80059f0:	460c      	mov	r4, r1
 80059f2:	60fb      	str	r3, [r7, #12]
 80059f4:	e049      	b.n	8005a8a <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059f6:	4b30      	ldr	r3, [pc, #192]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	099b      	lsrs	r3, r3, #6
 80059fc:	f04f 0400 	mov.w	r4, #0
 8005a00:	f240 11ff 	movw	r1, #511	; 0x1ff
 8005a04:	f04f 0200 	mov.w	r2, #0
 8005a08:	ea03 0501 	and.w	r5, r3, r1
 8005a0c:	ea04 0602 	and.w	r6, r4, r2
 8005a10:	4629      	mov	r1, r5
 8005a12:	4632      	mov	r2, r6
 8005a14:	f04f 0300 	mov.w	r3, #0
 8005a18:	f04f 0400 	mov.w	r4, #0
 8005a1c:	0154      	lsls	r4, r2, #5
 8005a1e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8005a22:	014b      	lsls	r3, r1, #5
 8005a24:	4619      	mov	r1, r3
 8005a26:	4622      	mov	r2, r4
 8005a28:	1b49      	subs	r1, r1, r5
 8005a2a:	eb62 0206 	sbc.w	r2, r2, r6
 8005a2e:	f04f 0300 	mov.w	r3, #0
 8005a32:	f04f 0400 	mov.w	r4, #0
 8005a36:	0194      	lsls	r4, r2, #6
 8005a38:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8005a3c:	018b      	lsls	r3, r1, #6
 8005a3e:	1a5b      	subs	r3, r3, r1
 8005a40:	eb64 0402 	sbc.w	r4, r4, r2
 8005a44:	f04f 0100 	mov.w	r1, #0
 8005a48:	f04f 0200 	mov.w	r2, #0
 8005a4c:	00e2      	lsls	r2, r4, #3
 8005a4e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8005a52:	00d9      	lsls	r1, r3, #3
 8005a54:	460b      	mov	r3, r1
 8005a56:	4614      	mov	r4, r2
 8005a58:	195b      	adds	r3, r3, r5
 8005a5a:	eb44 0406 	adc.w	r4, r4, r6
 8005a5e:	f04f 0100 	mov.w	r1, #0
 8005a62:	f04f 0200 	mov.w	r2, #0
 8005a66:	02a2      	lsls	r2, r4, #10
 8005a68:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8005a6c:	0299      	lsls	r1, r3, #10
 8005a6e:	460b      	mov	r3, r1
 8005a70:	4614      	mov	r4, r2
 8005a72:	4618      	mov	r0, r3
 8005a74:	4621      	mov	r1, r4
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f04f 0400 	mov.w	r4, #0
 8005a7c:	461a      	mov	r2, r3
 8005a7e:	4623      	mov	r3, r4
 8005a80:	f7fb f902 	bl	8000c88 <__aeabi_uldivmod>
 8005a84:	4603      	mov	r3, r0
 8005a86:	460c      	mov	r4, r1
 8005a88:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005a8a:	4b0b      	ldr	r3, [pc, #44]	; (8005ab8 <HAL_RCC_GetSysClockFreq+0x158>)
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	0c1b      	lsrs	r3, r3, #16
 8005a90:	f003 0303 	and.w	r3, r3, #3
 8005a94:	3301      	adds	r3, #1
 8005a96:	005b      	lsls	r3, r3, #1
 8005a98:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8005a9a:	68fa      	ldr	r2, [r7, #12]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aa2:	60bb      	str	r3, [r7, #8]
      break;
 8005aa4:	e002      	b.n	8005aac <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005aa6:	4b05      	ldr	r3, [pc, #20]	; (8005abc <HAL_RCC_GetSysClockFreq+0x15c>)
 8005aa8:	60bb      	str	r3, [r7, #8]
      break;
 8005aaa:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005aac:	68bb      	ldr	r3, [r7, #8]
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3714      	adds	r7, #20
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005ab6:	bf00      	nop
 8005ab8:	40023800 	.word	0x40023800
 8005abc:	00f42400 	.word	0x00f42400
 8005ac0:	00b71b00 	.word	0x00b71b00

08005ac4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ac4:	b480      	push	{r7}
 8005ac6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ac8:	4b03      	ldr	r3, [pc, #12]	; (8005ad8 <HAL_RCC_GetHCLKFreq+0x14>)
 8005aca:	681b      	ldr	r3, [r3, #0]
}
 8005acc:	4618      	mov	r0, r3
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ad4:	4770      	bx	lr
 8005ad6:	bf00      	nop
 8005ad8:	20000008 	.word	0x20000008

08005adc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005ae0:	f7ff fff0 	bl	8005ac4 <HAL_RCC_GetHCLKFreq>
 8005ae4:	4601      	mov	r1, r0
 8005ae6:	4b05      	ldr	r3, [pc, #20]	; (8005afc <HAL_RCC_GetPCLK1Freq+0x20>)
 8005ae8:	689b      	ldr	r3, [r3, #8]
 8005aea:	0a9b      	lsrs	r3, r3, #10
 8005aec:	f003 0307 	and.w	r3, r3, #7
 8005af0:	4a03      	ldr	r2, [pc, #12]	; (8005b00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005af2:	5cd3      	ldrb	r3, [r2, r3]
 8005af4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	bd80      	pop	{r7, pc}
 8005afc:	40023800 	.word	0x40023800
 8005b00:	08011fac 	.word	0x08011fac

08005b04 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005b04:	b580      	push	{r7, lr}
 8005b06:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005b08:	f7ff ffdc 	bl	8005ac4 <HAL_RCC_GetHCLKFreq>
 8005b0c:	4601      	mov	r1, r0
 8005b0e:	4b05      	ldr	r3, [pc, #20]	; (8005b24 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	0b5b      	lsrs	r3, r3, #13
 8005b14:	f003 0307 	and.w	r3, r3, #7
 8005b18:	4a03      	ldr	r2, [pc, #12]	; (8005b28 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005b1a:	5cd3      	ldrb	r3, [r2, r3]
 8005b1c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005b20:	4618      	mov	r0, r3
 8005b22:	bd80      	pop	{r7, pc}
 8005b24:	40023800 	.word	0x40023800
 8005b28:	08011fac 	.word	0x08011fac

08005b2c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b2c:	b580      	push	{r7, lr}
 8005b2e:	b086      	sub	sp, #24
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005b34:	2300      	movs	r3, #0
 8005b36:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005b38:	2300      	movs	r3, #0
 8005b3a:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f003 0301 	and.w	r3, r3, #1
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d105      	bne.n	8005b54 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d035      	beq.n	8005bc0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005b54:	4b62      	ldr	r3, [pc, #392]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005b56:	2200      	movs	r2, #0
 8005b58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b5a:	f7fd fa29 	bl	8002fb0 <HAL_GetTick>
 8005b5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b60:	e008      	b.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005b62:	f7fd fa25 	bl	8002fb0 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	697b      	ldr	r3, [r7, #20]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e0b0      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005b74:	4b5b      	ldr	r3, [pc, #364]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d1f0      	bne.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	685b      	ldr	r3, [r3, #4]
 8005b84:	019a      	lsls	r2, r3, #6
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	689b      	ldr	r3, [r3, #8]
 8005b8a:	071b      	lsls	r3, r3, #28
 8005b8c:	4955      	ldr	r1, [pc, #340]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005b8e:	4313      	orrs	r3, r2
 8005b90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005b94:	4b52      	ldr	r3, [pc, #328]	; (8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005b96:	2201      	movs	r2, #1
 8005b98:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005b9a:	f7fd fa09 	bl	8002fb0 <HAL_GetTick>
 8005b9e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005ba0:	e008      	b.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ba2:	f7fd fa05 	bl	8002fb0 <HAL_GetTick>
 8005ba6:	4602      	mov	r2, r0
 8005ba8:	697b      	ldr	r3, [r7, #20]
 8005baa:	1ad3      	subs	r3, r2, r3
 8005bac:	2b02      	cmp	r3, #2
 8005bae:	d901      	bls.n	8005bb4 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005bb0:	2303      	movs	r3, #3
 8005bb2:	e090      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005bb4:	4b4b      	ldr	r3, [pc, #300]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d0f0      	beq.n	8005ba2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f003 0302 	and.w	r3, r3, #2
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	f000 8083 	beq.w	8005cd4 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005bce:	2300      	movs	r3, #0
 8005bd0:	60fb      	str	r3, [r7, #12]
 8005bd2:	4b44      	ldr	r3, [pc, #272]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005bd6:	4a43      	ldr	r2, [pc, #268]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005bd8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005bdc:	6413      	str	r3, [r2, #64]	; 0x40
 8005bde:	4b41      	ldr	r3, [pc, #260]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005be0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005be2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005be6:	60fb      	str	r3, [r7, #12]
 8005be8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005bea:	4b3f      	ldr	r3, [pc, #252]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a3e      	ldr	r2, [pc, #248]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005bf0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bf4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005bf6:	f7fd f9db 	bl	8002fb0 <HAL_GetTick>
 8005bfa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005bfc:	e008      	b.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005bfe:	f7fd f9d7 	bl	8002fb0 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	1ad3      	subs	r3, r2, r3
 8005c08:	2b02      	cmp	r3, #2
 8005c0a:	d901      	bls.n	8005c10 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005c0c:	2303      	movs	r3, #3
 8005c0e:	e062      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005c10:	4b35      	ldr	r3, [pc, #212]	; (8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d0f0      	beq.n	8005bfe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005c1c:	4b31      	ldr	r3, [pc, #196]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c20:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c24:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005c26:	693b      	ldr	r3, [r7, #16]
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d02f      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c34:	693a      	ldr	r2, [r7, #16]
 8005c36:	429a      	cmp	r2, r3
 8005c38:	d028      	beq.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005c3a:	4b2a      	ldr	r3, [pc, #168]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c3e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005c42:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005c44:	4b29      	ldr	r3, [pc, #164]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005c46:	2201      	movs	r2, #1
 8005c48:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005c4a:	4b28      	ldr	r3, [pc, #160]	; (8005cec <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005c4c:	2200      	movs	r2, #0
 8005c4e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005c50:	4a24      	ldr	r2, [pc, #144]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005c56:	4b23      	ldr	r3, [pc, #140]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c5a:	f003 0301 	and.w	r3, r3, #1
 8005c5e:	2b01      	cmp	r3, #1
 8005c60:	d114      	bne.n	8005c8c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005c62:	f7fd f9a5 	bl	8002fb0 <HAL_GetTick>
 8005c66:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c68:	e00a      	b.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005c6a:	f7fd f9a1 	bl	8002fb0 <HAL_GetTick>
 8005c6e:	4602      	mov	r2, r0
 8005c70:	697b      	ldr	r3, [r7, #20]
 8005c72:	1ad3      	subs	r3, r2, r3
 8005c74:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d901      	bls.n	8005c80 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005c7c:	2303      	movs	r3, #3
 8005c7e:	e02a      	b.n	8005cd6 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005c80:	4b18      	ldr	r3, [pc, #96]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d0ee      	beq.n	8005c6a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	68db      	ldr	r3, [r3, #12]
 8005c90:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005c94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005c98:	d10d      	bne.n	8005cb6 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8005c9a:	4b12      	ldr	r3, [pc, #72]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005c9c:	689b      	ldr	r3, [r3, #8]
 8005c9e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	68db      	ldr	r3, [r3, #12]
 8005ca6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cae:	490d      	ldr	r1, [pc, #52]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cb0:	4313      	orrs	r3, r2
 8005cb2:	608b      	str	r3, [r1, #8]
 8005cb4:	e005      	b.n	8005cc2 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8005cb6:	4b0b      	ldr	r3, [pc, #44]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	4a0a      	ldr	r2, [pc, #40]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cbc:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005cc0:	6093      	str	r3, [r2, #8]
 8005cc2:	4b08      	ldr	r3, [pc, #32]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cc4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	68db      	ldr	r3, [r3, #12]
 8005cca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005cce:	4905      	ldr	r1, [pc, #20]	; (8005ce4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005cd4:	2300      	movs	r3, #0
}
 8005cd6:	4618      	mov	r0, r3
 8005cd8:	3718      	adds	r7, #24
 8005cda:	46bd      	mov	sp, r7
 8005cdc:	bd80      	pop	{r7, pc}
 8005cde:	bf00      	nop
 8005ce0:	42470068 	.word	0x42470068
 8005ce4:	40023800 	.word	0x40023800
 8005ce8:	40007000 	.word	0x40007000
 8005cec:	42470e40 	.word	0x42470e40

08005cf0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	b082      	sub	sp, #8
 8005cf4:	af00      	add	r7, sp, #0
 8005cf6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d101      	bne.n	8005d02 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 8005cfe:	2301      	movs	r3, #1
 8005d00:	e083      	b.n	8005e0a <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	7f5b      	ldrb	r3, [r3, #29]
 8005d06:	b2db      	uxtb	r3, r3
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d105      	bne.n	8005d18 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005d12:	6878      	ldr	r0, [r7, #4]
 8005d14:	f7fc fdd0 	bl	80028b8 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2202      	movs	r2, #2
 8005d1c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	22ca      	movs	r2, #202	; 0xca
 8005d24:	625a      	str	r2, [r3, #36]	; 0x24
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	2253      	movs	r2, #83	; 0x53
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f000 f9fb 	bl	800612a <RTC_EnterInitMode>
 8005d34:	4603      	mov	r3, r0
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d008      	beq.n	8005d4c <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	22ff      	movs	r2, #255	; 0xff
 8005d40:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2204      	movs	r2, #4
 8005d46:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 8005d48:	2301      	movs	r3, #1
 8005d4a:	e05e      	b.n	8005e0a <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	689b      	ldr	r3, [r3, #8]
 8005d52:	687a      	ldr	r2, [r7, #4]
 8005d54:	6812      	ldr	r2, [r2, #0]
 8005d56:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005d5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005d5e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6899      	ldr	r1, [r3, #8]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685a      	ldr	r2, [r3, #4]
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	691b      	ldr	r3, [r3, #16]
 8005d6e:	431a      	orrs	r2, r3
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	695b      	ldr	r3, [r3, #20]
 8005d74:	431a      	orrs	r2, r3
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	430a      	orrs	r2, r1
 8005d7c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	68d2      	ldr	r2, [r2, #12]
 8005d86:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	6919      	ldr	r1, [r3, #16]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	041a      	lsls	r2, r3, #16
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	430a      	orrs	r2, r1
 8005d9a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	68da      	ldr	r2, [r3, #12]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005daa:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	689b      	ldr	r3, [r3, #8]
 8005db2:	f003 0320 	and.w	r3, r3, #32
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10e      	bne.n	8005dd8 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f000 f98d 	bl	80060da <HAL_RTC_WaitForSynchro>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d008      	beq.n	8005dd8 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	22ff      	movs	r2, #255	; 0xff
 8005dcc:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	2204      	movs	r2, #4
 8005dd2:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8005dd4:	2301      	movs	r3, #1
 8005dd6:	e018      	b.n	8005e0a <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005de6:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	699a      	ldr	r2, [r3, #24]
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	22ff      	movs	r2, #255	; 0xff
 8005e00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2201      	movs	r2, #1
 8005e06:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 8005e08:	2300      	movs	r3, #0
  }
}
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	3708      	adds	r7, #8
 8005e0e:	46bd      	mov	sp, r7
 8005e10:	bd80      	pop	{r7, pc}

08005e12 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005e12:	b590      	push	{r4, r7, lr}
 8005e14:	b087      	sub	sp, #28
 8005e16:	af00      	add	r7, sp, #0
 8005e18:	60f8      	str	r0, [r7, #12]
 8005e1a:	60b9      	str	r1, [r7, #8]
 8005e1c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005e1e:	2300      	movs	r3, #0
 8005e20:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	7f1b      	ldrb	r3, [r3, #28]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d101      	bne.n	8005e2e <HAL_RTC_SetTime+0x1c>
 8005e2a:	2302      	movs	r3, #2
 8005e2c:	e0aa      	b.n	8005f84 <HAL_RTC_SetTime+0x172>
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	2201      	movs	r2, #1
 8005e32:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	2202      	movs	r2, #2
 8005e38:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d126      	bne.n	8005e8e <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d102      	bne.n	8005e54 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e4e:	68bb      	ldr	r3, [r7, #8]
 8005e50:	2200      	movs	r2, #0
 8005e52:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005e54:	68bb      	ldr	r3, [r7, #8]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f000 f992 	bl	8006182 <RTC_ByteToBcd2>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005e62:	68bb      	ldr	r3, [r7, #8]
 8005e64:	785b      	ldrb	r3, [r3, #1]
 8005e66:	4618      	mov	r0, r3
 8005e68:	f000 f98b 	bl	8006182 <RTC_ByteToBcd2>
 8005e6c:	4603      	mov	r3, r0
 8005e6e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005e70:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 8005e72:	68bb      	ldr	r3, [r7, #8]
 8005e74:	789b      	ldrb	r3, [r3, #2]
 8005e76:	4618      	mov	r0, r3
 8005e78:	f000 f983 	bl	8006182 <RTC_ByteToBcd2>
 8005e7c:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 8005e7e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	78db      	ldrb	r3, [r3, #3]
 8005e86:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]
 8005e8c:	e018      	b.n	8005ec0 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	689b      	ldr	r3, [r3, #8]
 8005e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d102      	bne.n	8005ea2 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8005e9c:	68bb      	ldr	r3, [r7, #8]
 8005e9e:	2200      	movs	r2, #0
 8005ea0:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	781b      	ldrb	r3, [r3, #0]
 8005ea6:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	785b      	ldrb	r3, [r3, #1]
 8005eac:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005eae:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 8005eb0:	68ba      	ldr	r2, [r7, #8]
 8005eb2:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 8005eb4:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 8005eb6:	68bb      	ldr	r3, [r7, #8]
 8005eb8:	78db      	ldrb	r3, [r3, #3]
 8005eba:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	22ca      	movs	r2, #202	; 0xca
 8005ec6:	625a      	str	r2, [r3, #36]	; 0x24
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	2253      	movs	r2, #83	; 0x53
 8005ece:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8005ed0:	68f8      	ldr	r0, [r7, #12]
 8005ed2:	f000 f92a 	bl	800612a <RTC_EnterInitMode>
 8005ed6:	4603      	mov	r3, r0
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d00b      	beq.n	8005ef4 <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	22ff      	movs	r2, #255	; 0xff
 8005ee2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2204      	movs	r2, #4
 8005ee8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	2200      	movs	r2, #0
 8005eee:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e047      	b.n	8005f84 <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681a      	ldr	r2, [r3, #0]
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005efe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8005f02:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	689a      	ldr	r2, [r3, #8]
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8005f12:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	6899      	ldr	r1, [r3, #8]
 8005f1a:	68bb      	ldr	r3, [r7, #8]
 8005f1c:	68da      	ldr	r2, [r3, #12]
 8005f1e:	68bb      	ldr	r3, [r7, #8]
 8005f20:	691b      	ldr	r3, [r3, #16]
 8005f22:	431a      	orrs	r2, r3
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	430a      	orrs	r2, r1
 8005f2a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 8005f2c:	68fb      	ldr	r3, [r7, #12]
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	68da      	ldr	r2, [r3, #12]
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f3a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	689b      	ldr	r3, [r3, #8]
 8005f42:	f003 0320 	and.w	r3, r3, #32
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d111      	bne.n	8005f6e <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8005f4a:	68f8      	ldr	r0, [r7, #12]
 8005f4c:	f000 f8c5 	bl	80060da <HAL_RTC_WaitForSynchro>
 8005f50:	4603      	mov	r3, r0
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00b      	beq.n	8005f6e <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	22ff      	movs	r2, #255	; 0xff
 8005f5c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2204      	movs	r2, #4
 8005f62:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	2200      	movs	r2, #0
 8005f68:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 8005f6a:	2301      	movs	r3, #1
 8005f6c:	e00a      	b.n	8005f84 <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	22ff      	movs	r2, #255	; 0xff
 8005f74:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2201      	movs	r2, #1
 8005f7a:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2200      	movs	r2, #0
 8005f80:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 8005f82:	2300      	movs	r3, #0
  }
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	371c      	adds	r7, #28
 8005f88:	46bd      	mov	sp, r7
 8005f8a:	bd90      	pop	{r4, r7, pc}

08005f8c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8005f8c:	b590      	push	{r4, r7, lr}
 8005f8e:	b087      	sub	sp, #28
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	60f8      	str	r0, [r7, #12]
 8005f94:	60b9      	str	r1, [r7, #8]
 8005f96:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8005f98:	2300      	movs	r3, #0
 8005f9a:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 8005f9c:	68fb      	ldr	r3, [r7, #12]
 8005f9e:	7f1b      	ldrb	r3, [r3, #28]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d101      	bne.n	8005fa8 <HAL_RTC_SetDate+0x1c>
 8005fa4:	2302      	movs	r3, #2
 8005fa6:	e094      	b.n	80060d2 <HAL_RTC_SetDate+0x146>
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	2201      	movs	r2, #1
 8005fac:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005fae:	68fb      	ldr	r3, [r7, #12]
 8005fb0:	2202      	movs	r2, #2
 8005fb2:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d10e      	bne.n	8005fd8 <HAL_RTC_SetDate+0x4c>
 8005fba:	68bb      	ldr	r3, [r7, #8]
 8005fbc:	785b      	ldrb	r3, [r3, #1]
 8005fbe:	f003 0310 	and.w	r3, r3, #16
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d008      	beq.n	8005fd8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8005fc6:	68bb      	ldr	r3, [r7, #8]
 8005fc8:	785b      	ldrb	r3, [r3, #1]
 8005fca:	f023 0310 	bic.w	r3, r3, #16
 8005fce:	b2db      	uxtb	r3, r3
 8005fd0:	330a      	adds	r3, #10
 8005fd2:	b2da      	uxtb	r2, r3
 8005fd4:	68bb      	ldr	r3, [r7, #8]
 8005fd6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d11c      	bne.n	8006018 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005fde:	68bb      	ldr	r3, [r7, #8]
 8005fe0:	78db      	ldrb	r3, [r3, #3]
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f000 f8cd 	bl	8006182 <RTC_ByteToBcd2>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8005fec:	68bb      	ldr	r3, [r7, #8]
 8005fee:	785b      	ldrb	r3, [r3, #1]
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	f000 f8c6 	bl	8006182 <RTC_ByteToBcd2>
 8005ff6:	4603      	mov	r3, r0
 8005ff8:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8005ffa:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 8005ffc:	68bb      	ldr	r3, [r7, #8]
 8005ffe:	789b      	ldrb	r3, [r3, #2]
 8006000:	4618      	mov	r0, r3
 8006002:	f000 f8be 	bl	8006182 <RTC_ByteToBcd2>
 8006006:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 8006008:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	781b      	ldrb	r3, [r3, #0]
 8006010:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 8006012:	4313      	orrs	r3, r2
 8006014:	617b      	str	r3, [r7, #20]
 8006016:	e00e      	b.n	8006036 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006018:	68bb      	ldr	r3, [r7, #8]
 800601a:	78db      	ldrb	r3, [r3, #3]
 800601c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	785b      	ldrb	r3, [r3, #1]
 8006022:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006024:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 8006026:	68ba      	ldr	r2, [r7, #8]
 8006028:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800602a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	781b      	ldrb	r3, [r3, #0]
 8006030:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 8006032:	4313      	orrs	r3, r2
 8006034:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	22ca      	movs	r2, #202	; 0xca
 800603c:	625a      	str	r2, [r3, #36]	; 0x24
 800603e:	68fb      	ldr	r3, [r7, #12]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	2253      	movs	r2, #83	; 0x53
 8006044:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 8006046:	68f8      	ldr	r0, [r7, #12]
 8006048:	f000 f86f 	bl	800612a <RTC_EnterInitMode>
 800604c:	4603      	mov	r3, r0
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00b      	beq.n	800606a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006052:	68fb      	ldr	r3, [r7, #12]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	22ff      	movs	r2, #255	; 0xff
 8006058:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	2204      	movs	r2, #4
 800605e:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2200      	movs	r2, #0
 8006064:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e033      	b.n	80060d2 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	681a      	ldr	r2, [r3, #0]
 800606e:	697b      	ldr	r3, [r7, #20]
 8006070:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006074:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006078:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	68da      	ldr	r2, [r3, #12]
 8006080:	68fb      	ldr	r3, [r7, #12]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006088:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800608a:	68fb      	ldr	r3, [r7, #12]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	f003 0320 	and.w	r3, r3, #32
 8006094:	2b00      	cmp	r3, #0
 8006096:	d111      	bne.n	80060bc <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006098:	68f8      	ldr	r0, [r7, #12]
 800609a:	f000 f81e 	bl	80060da <HAL_RTC_WaitForSynchro>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00b      	beq.n	80060bc <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	22ff      	movs	r2, #255	; 0xff
 80060aa:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	2204      	movs	r2, #4
 80060b0:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	2200      	movs	r2, #0
 80060b6:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 80060b8:	2301      	movs	r3, #1
 80060ba:	e00a      	b.n	80060d2 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	22ff      	movs	r2, #255	; 0xff
 80060c2:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2201      	movs	r2, #1
 80060c8:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 80060d0:	2300      	movs	r3, #0
  }
}
 80060d2:	4618      	mov	r0, r3
 80060d4:	371c      	adds	r7, #28
 80060d6:	46bd      	mov	sp, r7
 80060d8:	bd90      	pop	{r4, r7, pc}

080060da <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80060da:	b580      	push	{r7, lr}
 80060dc:	b084      	sub	sp, #16
 80060de:	af00      	add	r7, sp, #0
 80060e0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80060e2:	2300      	movs	r3, #0
 80060e4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	68da      	ldr	r2, [r3, #12]
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80060f4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80060f6:	f7fc ff5b 	bl	8002fb0 <HAL_GetTick>
 80060fa:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80060fc:	e009      	b.n	8006112 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80060fe:	f7fc ff57 	bl	8002fb0 <HAL_GetTick>
 8006102:	4602      	mov	r2, r0
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800610c:	d901      	bls.n	8006112 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800610e:	2303      	movs	r3, #3
 8006110:	e007      	b.n	8006122 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	68db      	ldr	r3, [r3, #12]
 8006118:	f003 0320 	and.w	r3, r3, #32
 800611c:	2b00      	cmp	r3, #0
 800611e:	d0ee      	beq.n	80060fe <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006120:	2300      	movs	r3, #0
}
 8006122:	4618      	mov	r0, r3
 8006124:	3710      	adds	r7, #16
 8006126:	46bd      	mov	sp, r7
 8006128:	bd80      	pop	{r7, pc}

0800612a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800612a:	b580      	push	{r7, lr}
 800612c:	b084      	sub	sp, #16
 800612e:	af00      	add	r7, sp, #0
 8006130:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006132:	2300      	movs	r3, #0
 8006134:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	68db      	ldr	r3, [r3, #12]
 800613c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006140:	2b00      	cmp	r3, #0
 8006142:	d119      	bne.n	8006178 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f04f 32ff 	mov.w	r2, #4294967295
 800614c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800614e:	f7fc ff2f 	bl	8002fb0 <HAL_GetTick>
 8006152:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006154:	e009      	b.n	800616a <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 8006156:	f7fc ff2b 	bl	8002fb0 <HAL_GetTick>
 800615a:	4602      	mov	r2, r0
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	1ad3      	subs	r3, r2, r3
 8006160:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006164:	d901      	bls.n	800616a <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 8006166:	2303      	movs	r3, #3
 8006168:	e007      	b.n	800617a <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006174:	2b00      	cmp	r3, #0
 8006176:	d0ee      	beq.n	8006156 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006178:	2300      	movs	r3, #0
}
 800617a:	4618      	mov	r0, r3
 800617c:	3710      	adds	r7, #16
 800617e:	46bd      	mov	sp, r7
 8006180:	bd80      	pop	{r7, pc}

08006182 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006182:	b480      	push	{r7}
 8006184:	b085      	sub	sp, #20
 8006186:	af00      	add	r7, sp, #0
 8006188:	4603      	mov	r3, r0
 800618a:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800618c:	2300      	movs	r3, #0
 800618e:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 8006190:	e005      	b.n	800619e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	3301      	adds	r3, #1
 8006196:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 8006198:	79fb      	ldrb	r3, [r7, #7]
 800619a:	3b0a      	subs	r3, #10
 800619c:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800619e:	79fb      	ldrb	r3, [r7, #7]
 80061a0:	2b09      	cmp	r3, #9
 80061a2:	d8f6      	bhi.n	8006192 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	b2db      	uxtb	r3, r3
 80061a8:	011b      	lsls	r3, r3, #4
 80061aa:	b2da      	uxtb	r2, r3
 80061ac:	79fb      	ldrb	r3, [r7, #7]
 80061ae:	4313      	orrs	r3, r2
 80061b0:	b2db      	uxtb	r3, r3
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	3714      	adds	r7, #20
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr

080061be <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 80061be:	b580      	push	{r7, lr}
 80061c0:	b082      	sub	sp, #8
 80061c2:	af00      	add	r7, sp, #0
 80061c4:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d101      	bne.n	80061d0 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 80061cc:	2301      	movs	r3, #1
 80061ce:	e022      	b.n	8006216 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d105      	bne.n	80061e8 <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	2200      	movs	r2, #0
 80061e0:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80061e2:	6878      	ldr	r0, [r7, #4]
 80061e4:	f7fc fb7e 	bl	80028e4 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2203      	movs	r2, #3
 80061ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80061f0:	6878      	ldr	r0, [r7, #4]
 80061f2:	f000 f815 	bl	8006220 <HAL_SD_InitCard>
 80061f6:	4603      	mov	r3, r0
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80061fc:	2301      	movs	r3, #1
 80061fe:	e00a      	b.n	8006216 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2200      	movs	r2, #0
 8006204:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	2201      	movs	r2, #1
 8006210:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006214:	2300      	movs	r3, #0
}
 8006216:	4618      	mov	r0, r3
 8006218:	3708      	adds	r7, #8
 800621a:	46bd      	mov	sp, r7
 800621c:	bd80      	pop	{r7, pc}
	...

08006220 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8006220:	b5b0      	push	{r4, r5, r7, lr}
 8006222:	b08e      	sub	sp, #56	; 0x38
 8006224:	af04      	add	r7, sp, #16
 8006226:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  HAL_StatusTypeDef status;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8006228:	2300      	movs	r3, #0
 800622a:	60bb      	str	r3, [r7, #8]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 800622c:	2300      	movs	r3, #0
 800622e:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8006230:	2300      	movs	r3, #0
 8006232:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8006234:	2300      	movs	r3, #0
 8006236:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8006238:	2300      	movs	r3, #0
 800623a:	61bb      	str	r3, [r7, #24]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 800623c:	2376      	movs	r3, #118	; 0x76
 800623e:	61fb      	str	r3, [r7, #28]

  /* Initialize SDIO peripheral interface with default configuration */
  status = SDIO_Init(hsd->Instance, Init);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681d      	ldr	r5, [r3, #0]
 8006244:	466c      	mov	r4, sp
 8006246:	f107 0314 	add.w	r3, r7, #20
 800624a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800624e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006252:	f107 0308 	add.w	r3, r7, #8
 8006256:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006258:	4628      	mov	r0, r5
 800625a:	f003 f99b 	bl	8009594 <SDIO_Init>
 800625e:	4603      	mov	r3, r0
 8006260:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if(status != HAL_OK)
 8006264:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006268:	2b00      	cmp	r3, #0
 800626a:	d001      	beq.n	8006270 <HAL_SD_InitCard+0x50>
  {
    return HAL_ERROR;
 800626c:	2301      	movs	r3, #1
 800626e:	e031      	b.n	80062d4 <HAL_SD_InitCard+0xb4>
  }

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8006270:	4b1a      	ldr	r3, [pc, #104]	; (80062dc <HAL_SD_InitCard+0xbc>)
 8006272:	2200      	movs	r2, #0
 8006274:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	4618      	mov	r0, r3
 800627c:	f003 f9d3 	bl	8009626 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8006280:	4b16      	ldr	r3, [pc, #88]	; (80062dc <HAL_SD_InitCard+0xbc>)
 8006282:	2201      	movs	r2, #1
 8006284:	601a      	str	r2, [r3, #0]

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8006286:	6878      	ldr	r0, [r7, #4]
 8006288:	f000 fffa 	bl	8007280 <SD_PowerON>
 800628c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800628e:	6a3b      	ldr	r3, [r7, #32]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d00b      	beq.n	80062ac <HAL_SD_InitCard+0x8c>
  {
    hsd->State = HAL_SD_STATE_READY;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	2201      	movs	r2, #1
 8006298:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062a0:	6a3b      	ldr	r3, [r7, #32]
 80062a2:	431a      	orrs	r2, r3
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80062a8:	2301      	movs	r3, #1
 80062aa:	e013      	b.n	80062d4 <HAL_SD_InitCard+0xb4>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 ff19 	bl	80070e4 <SD_InitCard>
 80062b2:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80062b4:	6a3b      	ldr	r3, [r7, #32]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00b      	beq.n	80062d2 <HAL_SD_InitCard+0xb2>
  {
    hsd->State = HAL_SD_STATE_READY;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2201      	movs	r2, #1
 80062be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	431a      	orrs	r2, r3
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	e000      	b.n	80062d4 <HAL_SD_InitCard+0xb4>
  }

  return HAL_OK;
 80062d2:	2300      	movs	r3, #0
}
 80062d4:	4618      	mov	r0, r3
 80062d6:	3728      	adds	r7, #40	; 0x28
 80062d8:	46bd      	mov	sp, r7
 80062da:	bdb0      	pop	{r4, r5, r7, pc}
 80062dc:	422580a0 	.word	0x422580a0

080062e0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80062e0:	b580      	push	{r7, lr}
 80062e2:	b08c      	sub	sp, #48	; 0x30
 80062e4:	af00      	add	r7, sp, #0
 80062e6:	60f8      	str	r0, [r7, #12]
 80062e8:	60b9      	str	r1, [r7, #8]
 80062ea:	607a      	str	r2, [r7, #4]
 80062ec:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d107      	bne.n	8006308 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062fc:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 8006304:	2301      	movs	r3, #1
 8006306:	e0c9      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b01      	cmp	r3, #1
 8006312:	f040 80c2 	bne.w	800649a <HAL_SD_ReadBlocks_DMA+0x1ba>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	2200      	movs	r2, #0
 800631a:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 800631c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	441a      	add	r2, r3
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006326:	429a      	cmp	r2, r3
 8006328:	d907      	bls.n	800633a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 800632a:	68fb      	ldr	r3, [r7, #12]
 800632c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800632e:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 8006336:	2301      	movs	r3, #1
 8006338:	e0b0      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	2203      	movs	r2, #3
 800633e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	2200      	movs	r2, #0
 8006348:	62da      	str	r2, [r3, #44]	; 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006350:	68fa      	ldr	r2, [r7, #12]
 8006352:	6812      	ldr	r2, [r2, #0]
 8006354:	f443 734a 	orr.w	r3, r3, #808	; 0x328
 8006358:	f043 0302 	orr.w	r3, r3, #2
 800635c:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006362:	4a50      	ldr	r2, [pc, #320]	; (80064a4 <HAL_SD_ReadBlocks_DMA+0x1c4>)
 8006364:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800636a:	4a4f      	ldr	r2, [pc, #316]	; (80064a8 <HAL_SD_ReadBlocks_DMA+0x1c8>)
 800636c:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 800636e:	68fb      	ldr	r3, [r7, #12]
 8006370:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006372:	2200      	movs	r2, #0
 8006374:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	6c18      	ldr	r0, [r3, #64]	; 0x40
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3380      	adds	r3, #128	; 0x80
 8006380:	4619      	mov	r1, r3
 8006382:	68ba      	ldr	r2, [r7, #8]
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	025b      	lsls	r3, r3, #9
 8006388:	089b      	lsrs	r3, r3, #2
 800638a:	f7fc ffff 	bl	800338c <HAL_DMA_Start_IT>
 800638e:	4603      	mov	r3, r0
 8006390:	2b00      	cmp	r3, #0
 8006392:	d017      	beq.n	80063c4 <HAL_SD_ReadBlocks_DMA+0xe4>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800639a:	68fb      	ldr	r3, [r7, #12]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f422 7295 	bic.w	r2, r2, #298	; 0x12a
 80063a2:	63da      	str	r2, [r3, #60]	; 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a40      	ldr	r2, [pc, #256]	; (80064ac <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80063aa:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80063ac:	68fb      	ldr	r3, [r7, #12]
 80063ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063b0:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80063b8:	68fb      	ldr	r3, [r7, #12]
 80063ba:	2201      	movs	r2, #1
 80063bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 80063c0:	2301      	movs	r3, #1
 80063c2:	e06b      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 80063c4:	4b3a      	ldr	r3, [pc, #232]	; (80064b0 <HAL_SD_ReadBlocks_DMA+0x1d0>)
 80063c6:	2201      	movs	r2, #1
 80063c8:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 80063ca:	68fb      	ldr	r3, [r7, #12]
 80063cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	d002      	beq.n	80063d8 <HAL_SD_ReadBlocks_DMA+0xf8>
      {
        add *= 512U;
 80063d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80063d4:	025b      	lsls	r3, r3, #9
 80063d6:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Set Block Size for Card */
      errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80063e0:	4618      	mov	r0, r3
 80063e2:	f003 f9b3 	bl	800974c <SDMMC_CmdBlockLength>
 80063e6:	62f8      	str	r0, [r7, #44]	; 0x2c
      if(errorstate != HAL_SD_ERROR_NONE)
 80063e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d00f      	beq.n	800640e <HAL_SD_ReadBlocks_DMA+0x12e>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80063ee:	68fb      	ldr	r3, [r7, #12]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a2e      	ldr	r2, [pc, #184]	; (80064ac <HAL_SD_ReadBlocks_DMA+0x1cc>)
 80063f4:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 80063f6:	68fb      	ldr	r3, [r7, #12]
 80063f8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80063fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063fc:	431a      	orrs	r2, r3
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	2201      	movs	r2, #1
 8006406:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 800640a:	2301      	movs	r3, #1
 800640c:	e046      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800640e:	f04f 33ff 	mov.w	r3, #4294967295
 8006412:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8006414:	683b      	ldr	r3, [r7, #0]
 8006416:	025b      	lsls	r3, r3, #9
 8006418:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 800641a:	2390      	movs	r3, #144	; 0x90
 800641c:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800641e:	2302      	movs	r3, #2
 8006420:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8006422:	2300      	movs	r3, #0
 8006424:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006426:	2301      	movs	r3, #1
 8006428:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	f107 0210 	add.w	r2, r7, #16
 8006432:	4611      	mov	r1, r2
 8006434:	4618      	mov	r0, r3
 8006436:	f003 f95d 	bl	80096f4 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d90a      	bls.n	8006456 <HAL_SD_ReadBlocks_DMA+0x176>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2282      	movs	r2, #130	; 0x82
 8006444:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800644c:	4618      	mov	r0, r3
 800644e:	f003 f9c1 	bl	80097d4 <SDMMC_CmdReadMultiBlock>
 8006452:	62f8      	str	r0, [r7, #44]	; 0x2c
 8006454:	e009      	b.n	800646a <HAL_SD_ReadBlocks_DMA+0x18a>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	2281      	movs	r2, #129	; 0x81
 800645a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006462:	4618      	mov	r0, r3
 8006464:	f003 f994 	bl	8009790 <SDMMC_CmdReadSingleBlock>
 8006468:	62f8      	str	r0, [r7, #44]	; 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 800646a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800646c:	2b00      	cmp	r3, #0
 800646e:	d012      	beq.n	8006496 <HAL_SD_ReadBlocks_DMA+0x1b6>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a0d      	ldr	r2, [pc, #52]	; (80064ac <HAL_SD_ReadBlocks_DMA+0x1cc>)
 8006476:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800647c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800647e:	431a      	orrs	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2201      	movs	r2, #1
 8006488:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	2200      	movs	r2, #0
 8006490:	631a      	str	r2, [r3, #48]	; 0x30
        return HAL_ERROR;
 8006492:	2301      	movs	r3, #1
 8006494:	e002      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
      }

      return HAL_OK;
 8006496:	2300      	movs	r3, #0
 8006498:	e000      	b.n	800649c <HAL_SD_ReadBlocks_DMA+0x1bc>
    }
  }
  else
  {
    return HAL_BUSY;
 800649a:	2302      	movs	r3, #2
  }
}
 800649c:	4618      	mov	r0, r3
 800649e:	3730      	adds	r7, #48	; 0x30
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	08006ef3 	.word	0x08006ef3
 80064a8:	08006f65 	.word	0x08006f65
 80064ac:	004005ff 	.word	0x004005ff
 80064b0:	4225858c 	.word	0x4225858c

080064b4 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b08c      	sub	sp, #48	; 0x30
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	60f8      	str	r0, [r7, #12]
 80064bc:	60b9      	str	r1, [r7, #8]
 80064be:	607a      	str	r2, [r7, #4]
 80064c0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	62bb      	str	r3, [r7, #40]	; 0x28

  if(NULL == pData)
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d107      	bne.n	80064dc <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064d0:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	639a      	str	r2, [r3, #56]	; 0x38
    return HAL_ERROR;
 80064d8:	2301      	movs	r3, #1
 80064da:	e0ce      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	f040 80c7 	bne.w	8006678 <HAL_SD_WriteBlocks_DMA+0x1c4>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	2200      	movs	r2, #0
 80064ee:	639a      	str	r2, [r3, #56]	; 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 80064f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	441a      	add	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80064fa:	429a      	cmp	r2, r3
 80064fc:	d907      	bls.n	800650e <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006502:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	639a      	str	r2, [r3, #56]	; 0x38
      return HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	e0b5      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2203      	movs	r2, #3
 8006512:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8006516:	68fb      	ldr	r3, [r7, #12]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	2200      	movs	r2, #0
 800651c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006524:	68fa      	ldr	r2, [r7, #12]
 8006526:	6812      	ldr	r2, [r2, #0]
 8006528:	f443 7306 	orr.w	r3, r3, #536	; 0x218
 800652c:	f043 0302 	orr.w	r3, r3, #2
 8006530:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006536:	4a53      	ldr	r2, [pc, #332]	; (8006684 <HAL_SD_WriteBlocks_DMA+0x1d0>)
 8006538:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800653e:	4a52      	ldr	r2, [pc, #328]	; (8006688 <HAL_SD_WriteBlocks_DMA+0x1d4>)
 8006540:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8006542:	68fb      	ldr	r3, [r7, #12]
 8006544:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006546:	2200      	movs	r2, #0
 8006548:	651a      	str	r2, [r3, #80]	; 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800654e:	2b01      	cmp	r3, #1
 8006550:	d002      	beq.n	8006558 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8006552:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006554:	025b      	lsls	r3, r3, #9
 8006556:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    /* Set Block Size for Card */
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006560:	4618      	mov	r0, r3
 8006562:	f003 f8f3 	bl	800974c <SDMMC_CmdBlockLength>
 8006566:	62f8      	str	r0, [r7, #44]	; 0x2c
    if(errorstate != HAL_SD_ERROR_NONE)
 8006568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00f      	beq.n	800658e <HAL_SD_WriteBlocks_DMA+0xda>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	4a46      	ldr	r2, [pc, #280]	; (800668c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8006574:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800657a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800657c:	431a      	orrs	r2, r3
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	2201      	movs	r2, #1
 8006586:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      return HAL_ERROR;
 800658a:	2301      	movs	r3, #1
 800658c:	e075      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d90a      	bls.n	80065aa <HAL_SD_WriteBlocks_DMA+0xf6>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	22a0      	movs	r2, #160	; 0xa0
 8006598:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065a0:	4618      	mov	r0, r3
 80065a2:	f003 f95b 	bl	800985c <SDMMC_CmdWriteMultiBlock>
 80065a6:	62f8      	str	r0, [r7, #44]	; 0x2c
 80065a8:	e009      	b.n	80065be <HAL_SD_WriteBlocks_DMA+0x10a>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	2290      	movs	r2, #144	; 0x90
 80065ae:	631a      	str	r2, [r3, #48]	; 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80065b6:	4618      	mov	r0, r3
 80065b8:	f003 f92e 	bl	8009818 <SDMMC_CmdWriteSingleBlock>
 80065bc:	62f8      	str	r0, [r7, #44]	; 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 80065be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d012      	beq.n	80065ea <HAL_SD_WriteBlocks_DMA+0x136>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	681b      	ldr	r3, [r3, #0]
 80065c8:	4a30      	ldr	r2, [pc, #192]	; (800668c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 80065ca:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80065d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80065d2:	431a      	orrs	r2, r3
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	2201      	movs	r2, #1
 80065dc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	2200      	movs	r2, #0
 80065e4:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e047      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 80065ea:	4b29      	ldr	r3, [pc, #164]	; (8006690 <HAL_SD_WriteBlocks_DMA+0x1dc>)
 80065ec:	2201      	movs	r2, #1
 80065ee:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 80065f4:	68b9      	ldr	r1, [r7, #8]
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3380      	adds	r3, #128	; 0x80
 80065fc:	461a      	mov	r2, r3
 80065fe:	683b      	ldr	r3, [r7, #0]
 8006600:	025b      	lsls	r3, r3, #9
 8006602:	089b      	lsrs	r3, r3, #2
 8006604:	f7fc fec2 	bl	800338c <HAL_DMA_Start_IT>
 8006608:	4603      	mov	r3, r0
 800660a:	2b00      	cmp	r3, #0
 800660c:	d01c      	beq.n	8006648 <HAL_SD_WriteBlocks_DMA+0x194>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006614:	68fa      	ldr	r2, [r7, #12]
 8006616:	6812      	ldr	r2, [r2, #0]
 8006618:	f423 7306 	bic.w	r3, r3, #536	; 0x218
 800661c:	f023 0302 	bic.w	r3, r3, #2
 8006620:	63d3      	str	r3, [r2, #60]	; 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a19      	ldr	r2, [pc, #100]	; (800668c <HAL_SD_WriteBlocks_DMA+0x1d8>)
 8006628:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800662e:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006632:	68fb      	ldr	r3, [r7, #12]
 8006634:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	2201      	movs	r2, #1
 800663a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	2200      	movs	r2, #0
 8006642:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_ERROR;
 8006644:	2301      	movs	r3, #1
 8006646:	e018      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8006648:	f04f 33ff 	mov.w	r3, #4294967295
 800664c:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800664e:	683b      	ldr	r3, [r7, #0]
 8006650:	025b      	lsls	r3, r3, #9
 8006652:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8006654:	2390      	movs	r3, #144	; 0x90
 8006656:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8006658:	2300      	movs	r3, #0
 800665a:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800665c:	2300      	movs	r3, #0
 800665e:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8006660:	2301      	movs	r3, #1
 8006662:	627b      	str	r3, [r7, #36]	; 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f107 0210 	add.w	r2, r7, #16
 800666c:	4611      	mov	r1, r2
 800666e:	4618      	mov	r0, r3
 8006670:	f003 f840 	bl	80096f4 <SDIO_ConfigData>

      return HAL_OK;
 8006674:	2300      	movs	r3, #0
 8006676:	e000      	b.n	800667a <HAL_SD_WriteBlocks_DMA+0x1c6>
    }
  }
  else
  {
    return HAL_BUSY;
 8006678:	2302      	movs	r3, #2
  }
}
 800667a:	4618      	mov	r0, r3
 800667c:	3730      	adds	r7, #48	; 0x30
 800667e:	46bd      	mov	sp, r7
 8006680:	bd80      	pop	{r7, pc}
 8006682:	bf00      	nop
 8006684:	08006ec9 	.word	0x08006ec9
 8006688:	08006f65 	.word	0x08006f65
 800668c:	004005ff 	.word	0x004005ff
 8006690:	4225858c 	.word	0x4225858c

08006694 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b084      	sub	sp, #16
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066a0:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d008      	beq.n	80066c2 <HAL_SD_IRQHandler+0x2e>
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	f003 0308 	and.w	r3, r3, #8
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80066ba:	6878      	ldr	r0, [r7, #4]
 80066bc:	f000 fff6 	bl	80076ac <SD_Read_IT>
 80066c0:	e165      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80066c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	f000 808f 	beq.w	80067f0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80066da:	639a      	str	r2, [r3, #56]	; 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6812      	ldr	r2, [r2, #0]
 80066e6:	f423 4343 	bic.w	r3, r3, #49920	; 0xc300
 80066ea:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80066ee:	63d3      	str	r3, [r2, #60]	; 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	f022 0201 	bic.w	r2, r2, #1
 80066fe:	62da      	str	r2, [r3, #44]	; 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f003 0308 	and.w	r3, r3, #8
 8006706:	2b00      	cmp	r3, #0
 8006708:	d039      	beq.n	800677e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	f003 0302 	and.w	r3, r3, #2
 8006710:	2b00      	cmp	r3, #0
 8006712:	d104      	bne.n	800671e <HAL_SD_IRQHandler+0x8a>
 8006714:	68fb      	ldr	r3, [r7, #12]
 8006716:	f003 0320 	and.w	r3, r3, #32
 800671a:	2b00      	cmp	r3, #0
 800671c:	d011      	beq.n	8006742 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4618      	mov	r0, r3
 8006724:	f003 f8bc 	bl	80098a0 <SDMMC_CmdStopTransfer>
 8006728:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	431a      	orrs	r2, r3
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 800673c:	6878      	ldr	r0, [r7, #4]
 800673e:	f000 f943 	bl	80069c8 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f240 523a 	movw	r2, #1338	; 0x53a
 800674a:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	2201      	movs	r2, #1
 8006750:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	2200      	movs	r2, #0
 8006758:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f003 0301 	and.w	r3, r3, #1
 8006760:	2b00      	cmp	r3, #0
 8006762:	d104      	bne.n	800676e <HAL_SD_IRQHandler+0xda>
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f003 0302 	and.w	r3, r3, #2
 800676a:	2b00      	cmp	r3, #0
 800676c:	d003      	beq.n	8006776 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 f920 	bl	80069b4 <HAL_SD_RxCpltCallback>
 8006774:	e10b      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 f912 	bl	80069a0 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 800677c:	e107      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006784:	2b00      	cmp	r3, #0
 8006786:	f000 8102 	beq.w	800698e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 800678a:	68fb      	ldr	r3, [r7, #12]
 800678c:	f003 0320 	and.w	r3, r3, #32
 8006790:	2b00      	cmp	r3, #0
 8006792:	d011      	beq.n	80067b8 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4618      	mov	r0, r3
 800679a:	f003 f881 	bl	80098a0 <SDMMC_CmdStopTransfer>
 800679e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	2b00      	cmp	r3, #0
 80067a4:	d008      	beq.n	80067b8 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80067aa:	68bb      	ldr	r3, [r7, #8]
 80067ac:	431a      	orrs	r2, r3
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80067b2:	6878      	ldr	r0, [r7, #4]
 80067b4:	f000 f908 	bl	80069c8 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f003 0301 	and.w	r3, r3, #1
 80067be:	2b00      	cmp	r3, #0
 80067c0:	f040 80e5 	bne.w	800698e <HAL_SD_IRQHandler+0x2fa>
 80067c4:	68fb      	ldr	r3, [r7, #12]
 80067c6:	f003 0302 	and.w	r3, r3, #2
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	f040 80df 	bne.w	800698e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f022 0208 	bic.w	r2, r2, #8
 80067de:	62da      	str	r2, [r3, #44]	; 0x2c
        hsd->State = HAL_SD_STATE_READY;
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_TxCpltCallback(hsd);
 80067e8:	6878      	ldr	r0, [r7, #4]
 80067ea:	f000 f8d9 	bl	80069a0 <HAL_SD_TxCpltCallback>
}
 80067ee:	e0ce      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d008      	beq.n	8006810 <HAL_SD_IRQHandler+0x17c>
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	f003 0308 	and.w	r3, r3, #8
 8006804:	2b00      	cmp	r3, #0
 8006806:	d003      	beq.n	8006810 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 ffa0 	bl	800774e <SD_Write_IT>
 800680e:	e0be      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8006816:	f240 233a 	movw	r3, #570	; 0x23a
 800681a:	4013      	ands	r3, r2
 800681c:	2b00      	cmp	r3, #0
 800681e:	f000 80b6 	beq.w	800698e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	681b      	ldr	r3, [r3, #0]
 8006826:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006828:	f003 0302 	and.w	r3, r3, #2
 800682c:	2b00      	cmp	r3, #0
 800682e:	d005      	beq.n	800683c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006834:	f043 0202 	orr.w	r2, r3, #2
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006842:	f003 0308 	and.w	r3, r3, #8
 8006846:	2b00      	cmp	r3, #0
 8006848:	d005      	beq.n	8006856 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800684e:	f043 0208 	orr.w	r2, r3, #8
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800685c:	f003 0320 	and.w	r3, r3, #32
 8006860:	2b00      	cmp	r3, #0
 8006862:	d005      	beq.n	8006870 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006868:	f043 0220 	orr.w	r2, r3, #32
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006876:	f003 0310 	and.w	r3, r3, #16
 800687a:	2b00      	cmp	r3, #0
 800687c:	d005      	beq.n	800688a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006882:	f043 0210 	orr.w	r2, r3, #16
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006890:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006894:	2b00      	cmp	r3, #0
 8006896:	d005      	beq.n	80068a4 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800689c:	f043 0208 	orr.w	r2, r3, #8
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f240 723a 	movw	r2, #1850	; 0x73a
 80068ac:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068b4:	687a      	ldr	r2, [r7, #4]
 80068b6:	6812      	ldr	r2, [r2, #0]
 80068b8:	f423 734e 	bic.w	r3, r3, #824	; 0x338
 80068bc:	f023 0302 	bic.w	r3, r3, #2
 80068c0:	63d3      	str	r3, [r2, #60]	; 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4618      	mov	r0, r3
 80068c8:	f002 ffea 	bl	80098a0 <SDMMC_CmdStopTransfer>
 80068cc:	4602      	mov	r2, r0
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80068d2:	431a      	orrs	r2, r3
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	f003 0308 	and.w	r3, r3, #8
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d00a      	beq.n	80068f8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	2201      	movs	r2, #1
 80068e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	2200      	movs	r2, #0
 80068ee:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 80068f0:	6878      	ldr	r0, [r7, #4]
 80068f2:	f000 f869 	bl	80069c8 <HAL_SD_ErrorCallback>
}
 80068f6:	e04a      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068fe:	2b00      	cmp	r3, #0
 8006900:	d045      	beq.n	800698e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f003 0310 	and.w	r3, r3, #16
 8006908:	2b00      	cmp	r3, #0
 800690a:	d104      	bne.n	8006916 <HAL_SD_IRQHandler+0x282>
 800690c:	68fb      	ldr	r3, [r7, #12]
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	2b00      	cmp	r3, #0
 8006914:	d011      	beq.n	800693a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800691a:	4a1f      	ldr	r2, [pc, #124]	; (8006998 <HAL_SD_IRQHandler+0x304>)
 800691c:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006922:	4618      	mov	r0, r3
 8006924:	f7fc fd8a 	bl	800343c <HAL_DMA_Abort_IT>
 8006928:	4603      	mov	r3, r0
 800692a:	2b00      	cmp	r3, #0
 800692c:	d02f      	beq.n	800698e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006932:	4618      	mov	r0, r3
 8006934:	f000 fb68 	bl	8007008 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8006938:	e029      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f003 0301 	and.w	r3, r3, #1
 8006940:	2b00      	cmp	r3, #0
 8006942:	d104      	bne.n	800694e <HAL_SD_IRQHandler+0x2ba>
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f003 0302 	and.w	r3, r3, #2
 800694a:	2b00      	cmp	r3, #0
 800694c:	d011      	beq.n	8006972 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006952:	4a12      	ldr	r2, [pc, #72]	; (800699c <HAL_SD_IRQHandler+0x308>)
 8006954:	651a      	str	r2, [r3, #80]	; 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800695a:	4618      	mov	r0, r3
 800695c:	f7fc fd6e 	bl	800343c <HAL_DMA_Abort_IT>
 8006960:	4603      	mov	r3, r0
 8006962:	2b00      	cmp	r3, #0
 8006964:	d013      	beq.n	800698e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696a:	4618      	mov	r0, r3
 800696c:	f000 fb83 	bl	8007076 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8006970:	e00d      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	2201      	movs	r2, #1
 800697c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	2200      	movs	r2, #0
 8006984:	631a      	str	r2, [r3, #48]	; 0x30
        HAL_SD_AbortCallback(hsd);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f000 f828 	bl	80069dc <HAL_SD_AbortCallback>
}
 800698c:	e7ff      	b.n	800698e <HAL_SD_IRQHandler+0x2fa>
 800698e:	bf00      	nop
 8006990:	3710      	adds	r7, #16
 8006992:	46bd      	mov	sp, r7
 8006994:	bd80      	pop	{r7, pc}
 8006996:	bf00      	nop
 8006998:	08007009 	.word	0x08007009
 800699c:	08007077 	.word	0x08007077

080069a0 <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd: Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 80069a0:	b480      	push	{r7}
 80069a2:	b083      	sub	sp, #12
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 80069a8:	bf00      	nop
 80069aa:	370c      	adds	r7, #12
 80069ac:	46bd      	mov	sp, r7
 80069ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b2:	4770      	bx	lr

080069b4 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 80069b4:	b480      	push	{r7}
 80069b6:	b083      	sub	sp, #12
 80069b8:	af00      	add	r7, sp, #0
 80069ba:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 80069bc:	bf00      	nop
 80069be:	370c      	adds	r7, #12
 80069c0:	46bd      	mov	sp, r7
 80069c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c6:	4770      	bx	lr

080069c8 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b083      	sub	sp, #12
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 80069d0:	bf00      	nop
 80069d2:	370c      	adds	r7, #12
 80069d4:	46bd      	mov	sp, r7
 80069d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069da:	4770      	bx	lr

080069dc <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 80069e4:	bf00      	nop
 80069e6:	370c      	adds	r7, #12
 80069e8:	46bd      	mov	sp, r7
 80069ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ee:	4770      	bx	lr

080069f0 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 80069f0:	b480      	push	{r7}
 80069f2:	b083      	sub	sp, #12
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	6078      	str	r0, [r7, #4]
 80069f8:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069fe:	0f9b      	lsrs	r3, r3, #30
 8006a00:	b2da      	uxtb	r2, r3
 8006a02:	683b      	ldr	r3, [r7, #0]
 8006a04:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a0a:	0e9b      	lsrs	r3, r3, #26
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	f003 030f 	and.w	r3, r3, #15
 8006a12:	b2da      	uxtb	r2, r3
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a1c:	0e1b      	lsrs	r3, r3, #24
 8006a1e:	b2db      	uxtb	r3, r3
 8006a20:	f003 0303 	and.w	r3, r3, #3
 8006a24:	b2da      	uxtb	r2, r3
 8006a26:	683b      	ldr	r3, [r7, #0]
 8006a28:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a2e:	0c1b      	lsrs	r3, r3, #16
 8006a30:	b2da      	uxtb	r2, r3
 8006a32:	683b      	ldr	r3, [r7, #0]
 8006a34:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a3a:	0a1b      	lsrs	r3, r3, #8
 8006a3c:	b2da      	uxtb	r2, r3
 8006a3e:	683b      	ldr	r3, [r7, #0]
 8006a40:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006a46:	b2da      	uxtb	r2, r3
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a50:	0d1b      	lsrs	r3, r3, #20
 8006a52:	b29a      	uxth	r2, r3
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a5c:	0c1b      	lsrs	r3, r3, #16
 8006a5e:	b2db      	uxtb	r3, r3
 8006a60:	f003 030f 	and.w	r3, r3, #15
 8006a64:	b2da      	uxtb	r2, r3
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a6e:	0bdb      	lsrs	r3, r3, #15
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	f003 0301 	and.w	r3, r3, #1
 8006a76:	b2da      	uxtb	r2, r3
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a80:	0b9b      	lsrs	r3, r3, #14
 8006a82:	b2db      	uxtb	r3, r3
 8006a84:	f003 0301 	and.w	r3, r3, #1
 8006a88:	b2da      	uxtb	r2, r3
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006a92:	0b5b      	lsrs	r3, r3, #13
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	f003 0301 	and.w	r3, r3, #1
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006aa4:	0b1b      	lsrs	r3, r3, #12
 8006aa6:	b2db      	uxtb	r3, r3
 8006aa8:	f003 0301 	and.w	r3, r3, #1
 8006aac:	b2da      	uxtb	r2, r3
 8006aae:	683b      	ldr	r3, [r7, #0]
 8006ab0:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8006ab2:	683b      	ldr	r3, [r7, #0]
 8006ab4:	2200      	movs	r2, #0
 8006ab6:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d163      	bne.n	8006b88 <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006ac4:	009a      	lsls	r2, r3, #2
 8006ac6:	f640 73fc 	movw	r3, #4092	; 0xffc
 8006aca:	4013      	ands	r3, r2
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8006ad0:	0f92      	lsrs	r2, r2, #30
 8006ad2:	431a      	orrs	r2, r3
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006adc:	0edb      	lsrs	r3, r3, #27
 8006ade:	b2db      	uxtb	r3, r3
 8006ae0:	f003 0307 	and.w	r3, r3, #7
 8006ae4:	b2da      	uxtb	r2, r3
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006aee:	0e1b      	lsrs	r3, r3, #24
 8006af0:	b2db      	uxtb	r3, r3
 8006af2:	f003 0307 	and.w	r3, r3, #7
 8006af6:	b2da      	uxtb	r2, r3
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b00:	0d5b      	lsrs	r3, r3, #21
 8006b02:	b2db      	uxtb	r3, r3
 8006b04:	f003 0307 	and.w	r3, r3, #7
 8006b08:	b2da      	uxtb	r2, r3
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b12:	0c9b      	lsrs	r3, r3, #18
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	f003 0307 	and.w	r3, r3, #7
 8006b1a:	b2da      	uxtb	r2, r3
 8006b1c:	683b      	ldr	r3, [r7, #0]
 8006b1e:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b24:	0bdb      	lsrs	r3, r3, #15
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	f003 0307 	and.w	r3, r3, #7
 8006b2c:	b2da      	uxtb	r2, r3
 8006b2e:	683b      	ldr	r3, [r7, #0]
 8006b30:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8006b32:	683b      	ldr	r3, [r7, #0]
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8006b3c:	683b      	ldr	r3, [r7, #0]
 8006b3e:	7e1b      	ldrb	r3, [r3, #24]
 8006b40:	b2db      	uxtb	r3, r3
 8006b42:	f003 0307 	and.w	r3, r3, #7
 8006b46:	3302      	adds	r3, #2
 8006b48:	2201      	movs	r2, #1
 8006b4a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b4e:	687a      	ldr	r2, [r7, #4]
 8006b50:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8006b52:	fb02 f203 	mul.w	r2, r2, r3
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8006b5a:	683b      	ldr	r3, [r7, #0]
 8006b5c:	7a1b      	ldrb	r3, [r3, #8]
 8006b5e:	b2db      	uxtb	r3, r3
 8006b60:	f003 030f 	and.w	r3, r3, #15
 8006b64:	2201      	movs	r2, #1
 8006b66:	409a      	lsls	r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	659a      	str	r2, [r3, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006b70:	687a      	ldr	r2, [r7, #4]
 8006b72:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8006b74:	0a52      	lsrs	r2, r2, #9
 8006b76:	fb02 f203 	mul.w	r2, r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006b84:	661a      	str	r2, [r3, #96]	; 0x60
 8006b86:	e031      	b.n	8006bec <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d11d      	bne.n	8006bcc <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8006b94:	041b      	lsls	r3, r3, #16
 8006b96:	f403 127c 	and.w	r2, r3, #4128768	; 0x3f0000
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006b9e:	0c1b      	lsrs	r3, r3, #16
 8006ba0:	431a      	orrs	r2, r3
 8006ba2:	683b      	ldr	r3, [r7, #0]
 8006ba4:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 8006ba6:	683b      	ldr	r3, [r7, #0]
 8006ba8:	691b      	ldr	r3, [r3, #16]
 8006baa:	3301      	adds	r3, #1
 8006bac:	029a      	lsls	r2, r3, #10
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	655a      	str	r2, [r3, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	65da      	str	r2, [r3, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006bc0:	659a      	str	r2, [r3, #88]	; 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	661a      	str	r2, [r3, #96]	; 0x60
 8006bca:	e00f      	b.n	8006bec <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	4a58      	ldr	r2, [pc, #352]	; (8006d34 <HAL_SD_GetCardCSD+0x344>)
 8006bd2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bd8:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2201      	movs	r2, #1
 8006be4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e09d      	b.n	8006d28 <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006bf0:	0b9b      	lsrs	r3, r3, #14
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	f003 0301 	and.w	r3, r3, #1
 8006bf8:	b2da      	uxtb	r2, r3
 8006bfa:	683b      	ldr	r3, [r7, #0]
 8006bfc:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c02:	09db      	lsrs	r3, r3, #7
 8006c04:	b2db      	uxtb	r3, r3
 8006c06:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c0a:	b2da      	uxtb	r2, r3
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006c14:	b2db      	uxtb	r3, r3
 8006c16:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006c1a:	b2da      	uxtb	r2, r3
 8006c1c:	683b      	ldr	r3, [r7, #0]
 8006c1e:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c24:	0fdb      	lsrs	r3, r3, #31
 8006c26:	b2da      	uxtb	r2, r3
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c30:	0f5b      	lsrs	r3, r3, #29
 8006c32:	b2db      	uxtb	r3, r3
 8006c34:	f003 0303 	and.w	r3, r3, #3
 8006c38:	b2da      	uxtb	r2, r3
 8006c3a:	683b      	ldr	r3, [r7, #0]
 8006c3c:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c42:	0e9b      	lsrs	r3, r3, #26
 8006c44:	b2db      	uxtb	r3, r3
 8006c46:	f003 0307 	and.w	r3, r3, #7
 8006c4a:	b2da      	uxtb	r2, r3
 8006c4c:	683b      	ldr	r3, [r7, #0]
 8006c4e:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c54:	0d9b      	lsrs	r3, r3, #22
 8006c56:	b2db      	uxtb	r3, r3
 8006c58:	f003 030f 	and.w	r3, r3, #15
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	683b      	ldr	r3, [r7, #0]
 8006c60:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c66:	0d5b      	lsrs	r3, r3, #21
 8006c68:	b2db      	uxtb	r3, r3
 8006c6a:	f003 0301 	and.w	r3, r3, #1
 8006c6e:	b2da      	uxtb	r2, r3
 8006c70:	683b      	ldr	r3, [r7, #0]
 8006c72:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	2200      	movs	r2, #0
 8006c7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c82:	0c1b      	lsrs	r3, r3, #16
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	f003 0301 	and.w	r3, r3, #1
 8006c8a:	b2da      	uxtb	r2, r3
 8006c8c:	683b      	ldr	r3, [r7, #0]
 8006c8e:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006c96:	0bdb      	lsrs	r3, r3, #15
 8006c98:	b2db      	uxtb	r3, r3
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	b2da      	uxtb	r2, r3
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006caa:	0b9b      	lsrs	r3, r3, #14
 8006cac:	b2db      	uxtb	r3, r3
 8006cae:	f003 0301 	and.w	r3, r3, #1
 8006cb2:	b2da      	uxtb	r2, r3
 8006cb4:	683b      	ldr	r3, [r7, #0]
 8006cb6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cbe:	0b5b      	lsrs	r3, r3, #13
 8006cc0:	b2db      	uxtb	r3, r3
 8006cc2:	f003 0301 	and.w	r3, r3, #1
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cd2:	0b1b      	lsrs	r3, r3, #12
 8006cd4:	b2db      	uxtb	r3, r3
 8006cd6:	f003 0301 	and.w	r3, r3, #1
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006ce6:	0a9b      	lsrs	r3, r3, #10
 8006ce8:	b2db      	uxtb	r3, r3
 8006cea:	f003 0303 	and.w	r3, r3, #3
 8006cee:	b2da      	uxtb	r2, r3
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006cfa:	0a1b      	lsrs	r3, r3, #8
 8006cfc:	b2db      	uxtb	r3, r3
 8006cfe:	f003 0303 	and.w	r3, r3, #3
 8006d02:	b2da      	uxtb	r2, r3
 8006d04:	683b      	ldr	r3, [r7, #0]
 8006d06:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006d0e:	085b      	lsrs	r3, r3, #1
 8006d10:	b2db      	uxtb	r3, r3
 8006d12:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d16:	b2da      	uxtb	r2, r3
 8006d18:	683b      	ldr	r3, [r7, #0]
 8006d1a:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29

  pCSD->Reserved4 = 1;
 8006d1e:	683b      	ldr	r3, [r7, #0]
 8006d20:	2201      	movs	r2, #1
 8006d22:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a

  return HAL_OK;
 8006d26:	2300      	movs	r3, #0
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	370c      	adds	r7, #12
 8006d2c:	46bd      	mov	sp, r7
 8006d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d32:	4770      	bx	lr
 8006d34:	004005ff 	.word	0x004005ff

08006d38 <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006d46:	683b      	ldr	r3, [r7, #0]
 8006d48:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006d4e:	683b      	ldr	r3, [r7, #0]
 8006d50:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006d56:	683b      	ldr	r3, [r7, #0]
 8006d58:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006d66:	683b      	ldr	r3, [r7, #0]
 8006d68:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8006d6e:	683b      	ldr	r3, [r7, #0]
 8006d70:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8006d76:	683b      	ldr	r3, [r7, #0]
 8006d78:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8006d82:	2300      	movs	r3, #0
}
 8006d84:	4618      	mov	r0, r3
 8006d86:	370c      	adds	r7, #12
 8006d88:	46bd      	mov	sp, r7
 8006d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d8e:	4770      	bx	lr

08006d90 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8006d90:	b5b0      	push	{r4, r5, r7, lr}
 8006d92:	b08e      	sub	sp, #56	; 0x38
 8006d94:	af04      	add	r7, sp, #16
 8006d96:	6078      	str	r0, [r7, #4]
 8006d98:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	2203      	movs	r2, #3
 8006d9e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006da6:	2b03      	cmp	r3, #3
 8006da8:	d02e      	beq.n	8006e08 <HAL_SD_ConfigWideBusOperation+0x78>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8006daa:	683b      	ldr	r3, [r7, #0]
 8006dac:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006db0:	d106      	bne.n	8006dc0 <HAL_SD_ConfigWideBusOperation+0x30>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006db6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	639a      	str	r2, [r3, #56]	; 0x38
 8006dbe:	e029      	b.n	8006e14 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 8006dc0:	683b      	ldr	r3, [r7, #0]
 8006dc2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006dc6:	d10a      	bne.n	8006dde <HAL_SD_ConfigWideBusOperation+0x4e>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8006dc8:	6878      	ldr	r0, [r7, #4]
 8006dca:	f000 fb0f 	bl	80073ec <SD_WideBus_Enable>
 8006dce:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006dd4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006dd6:	431a      	orrs	r2, r3
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
 8006ddc:	e01a      	b.n	8006e14 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8006dde:	683b      	ldr	r3, [r7, #0]
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10a      	bne.n	8006dfa <HAL_SD_ConfigWideBusOperation+0x6a>
    {
      errorstate = SD_WideBus_Disable(hsd);
 8006de4:	6878      	ldr	r0, [r7, #4]
 8006de6:	f000 fb4c 	bl	8007482 <SD_WideBus_Disable>
 8006dea:	6278      	str	r0, [r7, #36]	; 0x24

      hsd->ErrorCode |= errorstate;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006df2:	431a      	orrs	r2, r3
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	639a      	str	r2, [r3, #56]	; 0x38
 8006df8:	e00c      	b.n	8006e14 <HAL_SD_ConfigWideBusOperation+0x84>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfe:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	639a      	str	r2, [r3, #56]	; 0x38
 8006e06:	e005      	b.n	8006e14 <HAL_SD_ConfigWideBusOperation+0x84>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d009      	beq.n	8006e30 <HAL_SD_ConfigWideBusOperation+0xa0>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	4a18      	ldr	r2, [pc, #96]	; (8006e84 <HAL_SD_ConfigWideBusOperation+0xf4>)
 8006e22:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    return HAL_ERROR;
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	e024      	b.n	8006e7a <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	60fb      	str	r3, [r7, #12]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	613b      	str	r3, [r7, #16]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	68db      	ldr	r3, [r3, #12]
 8006e40:	617b      	str	r3, [r7, #20]
    Init.BusWide             = WideMode;
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	61bb      	str	r3, [r7, #24]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	695b      	ldr	r3, [r3, #20]
 8006e4a:	61fb      	str	r3, [r7, #28]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	623b      	str	r3, [r7, #32]
    (void)SDIO_Init(hsd->Instance, Init);
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681d      	ldr	r5, [r3, #0]
 8006e56:	466c      	mov	r4, sp
 8006e58:	f107 0318 	add.w	r3, r7, #24
 8006e5c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8006e60:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8006e64:	f107 030c 	add.w	r3, r7, #12
 8006e68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006e6a:	4628      	mov	r0, r5
 8006e6c:	f002 fb92 	bl	8009594 <SDIO_Init>
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	2201      	movs	r2, #1
 8006e74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006e78:	2300      	movs	r3, #0
}
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	3728      	adds	r7, #40	; 0x28
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	bdb0      	pop	{r4, r5, r7, pc}
 8006e82:	bf00      	nop
 8006e84:	004005ff 	.word	0x004005ff

08006e88 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8006e90:	2300      	movs	r3, #0
 8006e92:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8006e94:	f107 030c 	add.w	r3, r7, #12
 8006e98:	4619      	mov	r1, r3
 8006e9a:	6878      	ldr	r0, [r7, #4]
 8006e9c:	f000 fa7e 	bl	800739c <SD_SendStatus>
 8006ea0:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8006ea2:	697b      	ldr	r3, [r7, #20]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d005      	beq.n	8006eb4 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006eac:	697b      	ldr	r3, [r7, #20]
 8006eae:	431a      	orrs	r2, r3
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	639a      	str	r2, [r3, #56]	; 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	0a5b      	lsrs	r3, r3, #9
 8006eb8:	f003 030f 	and.w	r3, r3, #15
 8006ebc:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 8006ebe:	693b      	ldr	r3, [r7, #16]
}
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	3718      	adds	r7, #24
 8006ec4:	46bd      	mov	sp, r7
 8006ec6:	bd80      	pop	{r7, pc}

08006ec8 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ed4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ee4:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8006ee6:	bf00      	nop
 8006ee8:	3714      	adds	r7, #20
 8006eea:	46bd      	mov	sp, r7
 8006eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef0:	4770      	bx	lr

08006ef2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ef2:	b580      	push	{r7, lr}
 8006ef4:	b084      	sub	sp, #16
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006efe:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f04:	2b82      	cmp	r3, #130	; 0x82
 8006f06:	d111      	bne.n	8006f2c <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f002 fcc7 	bl	80098a0 <SDMMC_CmdStopTransfer>
 8006f12:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 8006f14:	68bb      	ldr	r3, [r7, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d008      	beq.n	8006f2c <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006f1e:	68bb      	ldr	r3, [r7, #8]
 8006f20:	431a      	orrs	r2, r3
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	639a      	str	r2, [r3, #56]	; 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 8006f26:	68f8      	ldr	r0, [r7, #12]
 8006f28:	f7ff fd4e 	bl	80069c8 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f32:	68fb      	ldr	r3, [r7, #12]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	f022 0208 	bic.w	r2, r2, #8
 8006f3a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8006f3c:	68fb      	ldr	r3, [r7, #12]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	f240 523a 	movw	r2, #1338	; 0x53a
 8006f44:	639a      	str	r2, [r3, #56]	; 0x38

  hsd->State = HAL_SD_STATE_READY;
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	2201      	movs	r2, #1
 8006f4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8006f4e:	68fb      	ldr	r3, [r7, #12]
 8006f50:	2200      	movs	r2, #0
 8006f52:	631a      	str	r2, [r3, #48]	; 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8006f54:	68f8      	ldr	r0, [r7, #12]
 8006f56:	f7ff fd2d 	bl	80069b4 <HAL_SD_RxCpltCallback>
#endif
}
 8006f5a:	bf00      	nop
 8006f5c:	3710      	adds	r7, #16
 8006f5e:	46bd      	mov	sp, r7
 8006f60:	bd80      	pop	{r7, pc}
	...

08006f64 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8006f64:	b580      	push	{r7, lr}
 8006f66:	b086      	sub	sp, #24
 8006f68:	af00      	add	r7, sp, #0
 8006f6a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006f70:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7fc fc0e 	bl	8003794 <HAL_DMA_GetError>
 8006f78:	4603      	mov	r3, r0
 8006f7a:	2b02      	cmp	r3, #2
 8006f7c:	d03e      	beq.n	8006ffc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 8006f7e:	697b      	ldr	r3, [r7, #20]
 8006f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f84:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8006f86:	697b      	ldr	r3, [r7, #20]
 8006f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006f8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f8c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d002      	beq.n	8006f9a <SD_DMAError+0x36>
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2b01      	cmp	r3, #1
 8006f98:	d12d      	bne.n	8006ff6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	4a19      	ldr	r2, [pc, #100]	; (8007004 <SD_DMAError+0xa0>)
 8006fa0:	639a      	str	r2, [r3, #56]	; 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006fa8:	697b      	ldr	r3, [r7, #20]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 8006fb0:	63da      	str	r2, [r3, #60]	; 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8006fb2:	697b      	ldr	r3, [r7, #20]
 8006fb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fb6:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8006fba:	697b      	ldr	r3, [r7, #20]
 8006fbc:	639a      	str	r2, [r3, #56]	; 0x38
      CardState = HAL_SD_GetCardState(hsd);
 8006fbe:	6978      	ldr	r0, [r7, #20]
 8006fc0:	f7ff ff62 	bl	8006e88 <HAL_SD_GetCardState>
 8006fc4:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8006fc6:	68bb      	ldr	r3, [r7, #8]
 8006fc8:	2b06      	cmp	r3, #6
 8006fca:	d002      	beq.n	8006fd2 <SD_DMAError+0x6e>
 8006fcc:	68bb      	ldr	r3, [r7, #8]
 8006fce:	2b05      	cmp	r3, #5
 8006fd0:	d10a      	bne.n	8006fe8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	4618      	mov	r0, r3
 8006fd8:	f002 fc62 	bl	80098a0 <SDMMC_CmdStopTransfer>
 8006fdc:	4602      	mov	r2, r0
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006fe2:	431a      	orrs	r2, r3
 8006fe4:	697b      	ldr	r3, [r7, #20]
 8006fe6:	639a      	str	r2, [r3, #56]	; 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8006fe8:	697b      	ldr	r3, [r7, #20]
 8006fea:	2201      	movs	r2, #1
 8006fec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	631a      	str	r2, [r3, #48]	; 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 8006ff6:	6978      	ldr	r0, [r7, #20]
 8006ff8:	f7ff fce6 	bl	80069c8 <HAL_SD_ErrorCallback>
#endif
  }
}
 8006ffc:	bf00      	nop
 8006ffe:	3718      	adds	r7, #24
 8007000:	46bd      	mov	sp, r7
 8007002:	bd80      	pop	{r7, pc}
 8007004:	004005ff 	.word	0x004005ff

08007008 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	b084      	sub	sp, #16
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007014:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	f240 523a 	movw	r2, #1338	; 0x53a
 800701e:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 8007020:	68f8      	ldr	r0, [r7, #12]
 8007022:	f7ff ff31 	bl	8006e88 <HAL_SD_GetCardState>
 8007026:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	2201      	movs	r2, #1
 800702c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	2200      	movs	r2, #0
 8007034:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8007036:	68bb      	ldr	r3, [r7, #8]
 8007038:	2b06      	cmp	r3, #6
 800703a:	d002      	beq.n	8007042 <SD_DMATxAbort+0x3a>
 800703c:	68bb      	ldr	r3, [r7, #8]
 800703e:	2b05      	cmp	r3, #5
 8007040:	d10a      	bne.n	8007058 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	4618      	mov	r0, r3
 8007048:	f002 fc2a 	bl	80098a0 <SDMMC_CmdStopTransfer>
 800704c:	4602      	mov	r2, r0
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007052:	431a      	orrs	r2, r3
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800705c:	2b00      	cmp	r3, #0
 800705e:	d103      	bne.n	8007068 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8007060:	68f8      	ldr	r0, [r7, #12]
 8007062:	f7ff fcbb 	bl	80069dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8007066:	e002      	b.n	800706e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8007068:	68f8      	ldr	r0, [r7, #12]
 800706a:	f7ff fcad 	bl	80069c8 <HAL_SD_ErrorCallback>
}
 800706e:	bf00      	nop
 8007070:	3710      	adds	r7, #16
 8007072:	46bd      	mov	sp, r7
 8007074:	bd80      	pop	{r7, pc}

08007076 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8007076:	b580      	push	{r7, lr}
 8007078:	b084      	sub	sp, #16
 800707a:	af00      	add	r7, sp, #0
 800707c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007082:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f240 523a 	movw	r2, #1338	; 0x53a
 800708c:	639a      	str	r2, [r3, #56]	; 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f7ff fefa 	bl	8006e88 <HAL_SD_GetCardState>
 8007094:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	2201      	movs	r2, #1
 800709a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	631a      	str	r2, [r3, #48]	; 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 80070a4:	68bb      	ldr	r3, [r7, #8]
 80070a6:	2b06      	cmp	r3, #6
 80070a8:	d002      	beq.n	80070b0 <SD_DMARxAbort+0x3a>
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	2b05      	cmp	r3, #5
 80070ae:	d10a      	bne.n	80070c6 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80070b0:	68fb      	ldr	r3, [r7, #12]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4618      	mov	r0, r3
 80070b6:	f002 fbf3 	bl	80098a0 <SDMMC_CmdStopTransfer>
 80070ba:	4602      	mov	r2, r0
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070c0:	431a      	orrs	r2, r3
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d103      	bne.n	80070d6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 80070ce:	68f8      	ldr	r0, [r7, #12]
 80070d0:	f7ff fc84 	bl	80069dc <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80070d4:	e002      	b.n	80070dc <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80070d6:	68f8      	ldr	r0, [r7, #12]
 80070d8:	f7ff fc76 	bl	80069c8 <HAL_SD_ErrorCallback>
}
 80070dc:	bf00      	nop
 80070de:	3710      	adds	r7, #16
 80070e0:	46bd      	mov	sp, r7
 80070e2:	bd80      	pop	{r7, pc}

080070e4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80070e4:	b5b0      	push	{r4, r5, r7, lr}
 80070e6:	b094      	sub	sp, #80	; 0x50
 80070e8:	af04      	add	r7, sp, #16
 80070ea:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80070ec:	2301      	movs	r3, #1
 80070ee:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	4618      	mov	r0, r3
 80070f6:	f002 faa5 	bl	8009644 <SDIO_GetPowerState>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d102      	bne.n	8007106 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007100:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007104:	e0b7      	b.n	8007276 <SD_InitCard+0x192>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800710a:	2b03      	cmp	r3, #3
 800710c:	d02f      	beq.n	800716e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	4618      	mov	r0, r3
 8007114:	f002 fcce 	bl	8009ab4 <SDMMC_CmdSendCID>
 8007118:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800711a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800711c:	2b00      	cmp	r3, #0
 800711e:	d001      	beq.n	8007124 <SD_InitCard+0x40>
    {
      return errorstate;
 8007120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007122:	e0a8      	b.n	8007276 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2100      	movs	r1, #0
 800712a:	4618      	mov	r0, r3
 800712c:	f002 facf 	bl	80096ce <SDIO_GetResponse>
 8007130:	4602      	mov	r2, r0
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	675a      	str	r2, [r3, #116]	; 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	2104      	movs	r1, #4
 800713c:	4618      	mov	r0, r3
 800713e:	f002 fac6 	bl	80096ce <SDIO_GetResponse>
 8007142:	4602      	mov	r2, r0
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	679a      	str	r2, [r3, #120]	; 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	2108      	movs	r1, #8
 800714e:	4618      	mov	r0, r3
 8007150:	f002 fabd 	bl	80096ce <SDIO_GetResponse>
 8007154:	4602      	mov	r2, r0
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	67da      	str	r2, [r3, #124]	; 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	210c      	movs	r1, #12
 8007160:	4618      	mov	r0, r3
 8007162:	f002 fab4 	bl	80096ce <SDIO_GetResponse>
 8007166:	4602      	mov	r2, r0
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007172:	2b03      	cmp	r3, #3
 8007174:	d00d      	beq.n	8007192 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f107 020e 	add.w	r2, r7, #14
 800717e:	4611      	mov	r1, r2
 8007180:	4618      	mov	r0, r3
 8007182:	f002 fcd4 	bl	8009b2e <SDMMC_CmdSetRelAdd>
 8007186:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8007188:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800718a:	2b00      	cmp	r3, #0
 800718c:	d001      	beq.n	8007192 <SD_InitCard+0xae>
    {
      return errorstate;
 800718e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007190:	e071      	b.n	8007276 <SD_InitCard+0x192>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007196:	2b03      	cmp	r3, #3
 8007198:	d036      	beq.n	8007208 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800719a:	89fb      	ldrh	r3, [r7, #14]
 800719c:	461a      	mov	r2, r3
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	651a      	str	r2, [r3, #80]	; 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681a      	ldr	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80071aa:	041b      	lsls	r3, r3, #16
 80071ac:	4619      	mov	r1, r3
 80071ae:	4610      	mov	r0, r2
 80071b0:	f002 fc9e 	bl	8009af0 <SDMMC_CmdSendCSD>
 80071b4:	63f8      	str	r0, [r7, #60]	; 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80071b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d001      	beq.n	80071c0 <SD_InitCard+0xdc>
    {
      return errorstate;
 80071bc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80071be:	e05a      	b.n	8007276 <SD_InitCard+0x192>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	2100      	movs	r1, #0
 80071c6:	4618      	mov	r0, r3
 80071c8:	f002 fa81 	bl	80096ce <SDIO_GetResponse>
 80071cc:	4602      	mov	r2, r0
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	665a      	str	r2, [r3, #100]	; 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	2104      	movs	r1, #4
 80071d8:	4618      	mov	r0, r3
 80071da:	f002 fa78 	bl	80096ce <SDIO_GetResponse>
 80071de:	4602      	mov	r2, r0
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	669a      	str	r2, [r3, #104]	; 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	2108      	movs	r1, #8
 80071ea:	4618      	mov	r0, r3
 80071ec:	f002 fa6f 	bl	80096ce <SDIO_GetResponse>
 80071f0:	4602      	mov	r2, r0
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	66da      	str	r2, [r3, #108]	; 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	681b      	ldr	r3, [r3, #0]
 80071fa:	210c      	movs	r1, #12
 80071fc:	4618      	mov	r0, r3
 80071fe:	f002 fa66 	bl	80096ce <SDIO_GetResponse>
 8007202:	4602      	mov	r2, r0
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	671a      	str	r2, [r3, #112]	; 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	2104      	movs	r1, #4
 800720e:	4618      	mov	r0, r3
 8007210:	f002 fa5d 	bl	80096ce <SDIO_GetResponse>
 8007214:	4603      	mov	r3, r0
 8007216:	0d1a      	lsrs	r2, r3, #20
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800721c:	f107 0310 	add.w	r3, r7, #16
 8007220:	4619      	mov	r1, r3
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f7ff fbe4 	bl	80069f0 <HAL_SD_GetCardCSD>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d002      	beq.n	8007234 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800722e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007232:	e020      	b.n	8007276 <SD_InitCard+0x192>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6819      	ldr	r1, [r3, #0]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800723c:	041b      	lsls	r3, r3, #16
 800723e:	f04f 0400 	mov.w	r4, #0
 8007242:	461a      	mov	r2, r3
 8007244:	4623      	mov	r3, r4
 8007246:	4608      	mov	r0, r1
 8007248:	f002 fb4c 	bl	80098e4 <SDMMC_CmdSelDesel>
 800724c:	63f8      	str	r0, [r7, #60]	; 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 800724e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007250:	2b00      	cmp	r3, #0
 8007252:	d001      	beq.n	8007258 <SD_InitCard+0x174>
  {
    return errorstate;
 8007254:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007256:	e00e      	b.n	8007276 <SD_InitCard+0x192>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681d      	ldr	r5, [r3, #0]
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	466c      	mov	r4, sp
 8007260:	f103 0210 	add.w	r2, r3, #16
 8007264:	ca07      	ldmia	r2, {r0, r1, r2}
 8007266:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800726a:	3304      	adds	r3, #4
 800726c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800726e:	4628      	mov	r0, r5
 8007270:	f002 f990 	bl	8009594 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8007274:	2300      	movs	r3, #0
}
 8007276:	4618      	mov	r0, r3
 8007278:	3740      	adds	r7, #64	; 0x40
 800727a:	46bd      	mov	sp, r7
 800727c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08007280 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8007280:	b580      	push	{r7, lr}
 8007282:	b086      	sub	sp, #24
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007288:	2300      	movs	r3, #0
 800728a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800728c:	2300      	movs	r3, #0
 800728e:	617b      	str	r3, [r7, #20]
 8007290:	2300      	movs	r3, #0
 8007292:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4618      	mov	r0, r3
 800729a:	f002 fb46 	bl	800992a <SDMMC_CmdGoIdleState>
 800729e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072a0:	68fb      	ldr	r3, [r7, #12]
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d001      	beq.n	80072aa <SD_PowerON+0x2a>
  {
    return errorstate;
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	e072      	b.n	8007390 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f002 fb59 	bl	8009966 <SDMMC_CmdOperCond>
 80072b4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00d      	beq.n	80072d8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	2200      	movs	r2, #0
 80072c0:	649a      	str	r2, [r3, #72]	; 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	4618      	mov	r0, r3
 80072c8:	f002 fb2f 	bl	800992a <SDMMC_CmdGoIdleState>
 80072cc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d004      	beq.n	80072de <SD_PowerON+0x5e>
    {
      return errorstate;
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	e05b      	b.n	8007390 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	649a      	str	r2, [r3, #72]	; 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80072e2:	2b01      	cmp	r3, #1
 80072e4:	d137      	bne.n	8007356 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	2100      	movs	r1, #0
 80072ec:	4618      	mov	r0, r3
 80072ee:	f002 fb59 	bl	80099a4 <SDMMC_CmdAppCommand>
 80072f2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d02d      	beq.n	8007356 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80072fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80072fe:	e047      	b.n	8007390 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	2100      	movs	r1, #0
 8007306:	4618      	mov	r0, r3
 8007308:	f002 fb4c 	bl	80099a4 <SDMMC_CmdAppCommand>
 800730c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	2b00      	cmp	r3, #0
 8007312:	d001      	beq.n	8007318 <SD_PowerON+0x98>
    {
      return errorstate;
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	e03b      	b.n	8007390 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	491e      	ldr	r1, [pc, #120]	; (8007398 <SD_PowerON+0x118>)
 800731e:	4618      	mov	r0, r3
 8007320:	f002 fb62 	bl	80099e8 <SDMMC_CmdAppOperCommand>
 8007324:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007326:	68fb      	ldr	r3, [r7, #12]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d002      	beq.n	8007332 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800732c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8007330:	e02e      	b.n	8007390 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	2100      	movs	r1, #0
 8007338:	4618      	mov	r0, r3
 800733a:	f002 f9c8 	bl	80096ce <SDIO_GetResponse>
 800733e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	0fdb      	lsrs	r3, r3, #31
 8007344:	2b01      	cmp	r3, #1
 8007346:	d101      	bne.n	800734c <SD_PowerON+0xcc>
 8007348:	2301      	movs	r3, #1
 800734a:	e000      	b.n	800734e <SD_PowerON+0xce>
 800734c:	2300      	movs	r3, #0
 800734e:	613b      	str	r3, [r7, #16]

    count++;
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	3301      	adds	r3, #1
 8007354:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8007356:	68bb      	ldr	r3, [r7, #8]
 8007358:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800735c:	4293      	cmp	r3, r2
 800735e:	d802      	bhi.n	8007366 <SD_PowerON+0xe6>
 8007360:	693b      	ldr	r3, [r7, #16]
 8007362:	2b00      	cmp	r3, #0
 8007364:	d0cc      	beq.n	8007300 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800736c:	4293      	cmp	r3, r2
 800736e:	d902      	bls.n	8007376 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8007370:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007374:	e00c      	b.n	8007390 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800737c:	2b00      	cmp	r3, #0
 800737e:	d003      	beq.n	8007388 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	2201      	movs	r2, #1
 8007384:	645a      	str	r2, [r3, #68]	; 0x44
 8007386:	e002      	b.n	800738e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	2200      	movs	r2, #0
 800738c:	645a      	str	r2, [r3, #68]	; 0x44
  }


  return HAL_SD_ERROR_NONE;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3718      	adds	r7, #24
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	c1100000 	.word	0xc1100000

0800739c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b084      	sub	sp, #16
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 80073a6:	683b      	ldr	r3, [r7, #0]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d102      	bne.n	80073b2 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 80073ac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80073b0:	e018      	b.n	80073e4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681a      	ldr	r2, [r3, #0]
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80073ba:	041b      	lsls	r3, r3, #16
 80073bc:	4619      	mov	r1, r3
 80073be:	4610      	mov	r0, r2
 80073c0:	f002 fbd6 	bl	8009b70 <SDMMC_CmdSendStatus>
 80073c4:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	d001      	beq.n	80073d0 <SD_SendStatus+0x34>
  {
    return errorstate;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	e009      	b.n	80073e4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	681b      	ldr	r3, [r3, #0]
 80073d4:	2100      	movs	r1, #0
 80073d6:	4618      	mov	r0, r3
 80073d8:	f002 f979 	bl	80096ce <SDIO_GetResponse>
 80073dc:	4602      	mov	r2, r0
 80073de:	683b      	ldr	r3, [r7, #0]
 80073e0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 80073e2:	2300      	movs	r3, #0
}
 80073e4:	4618      	mov	r0, r3
 80073e6:	3710      	adds	r7, #16
 80073e8:	46bd      	mov	sp, r7
 80073ea:	bd80      	pop	{r7, pc}

080073ec <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 80073ec:	b580      	push	{r7, lr}
 80073ee:	b086      	sub	sp, #24
 80073f0:	af00      	add	r7, sp, #0
 80073f2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 80073f4:	2300      	movs	r3, #0
 80073f6:	60fb      	str	r3, [r7, #12]
 80073f8:	2300      	movs	r3, #0
 80073fa:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	2100      	movs	r1, #0
 8007402:	4618      	mov	r0, r3
 8007404:	f002 f963 	bl	80096ce <SDIO_GetResponse>
 8007408:	4603      	mov	r3, r0
 800740a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800740e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007412:	d102      	bne.n	800741a <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8007414:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007418:	e02f      	b.n	800747a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 800741a:	f107 030c 	add.w	r3, r7, #12
 800741e:	4619      	mov	r1, r3
 8007420:	6878      	ldr	r0, [r7, #4]
 8007422:	f000 f879 	bl	8007518 <SD_FindSCR>
 8007426:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d001      	beq.n	8007432 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 800742e:	697b      	ldr	r3, [r7, #20]
 8007430:	e023      	b.n	800747a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8007432:	693b      	ldr	r3, [r7, #16]
 8007434:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007438:	2b00      	cmp	r3, #0
 800743a:	d01c      	beq.n	8007476 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681a      	ldr	r2, [r3, #0]
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007444:	041b      	lsls	r3, r3, #16
 8007446:	4619      	mov	r1, r3
 8007448:	4610      	mov	r0, r2
 800744a:	f002 faab 	bl	80099a4 <SDMMC_CmdAppCommand>
 800744e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007450:	697b      	ldr	r3, [r7, #20]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d001      	beq.n	800745a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8007456:	697b      	ldr	r3, [r7, #20]
 8007458:	e00f      	b.n	800747a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	2102      	movs	r1, #2
 8007460:	4618      	mov	r0, r3
 8007462:	f002 fae4 	bl	8009a2e <SDMMC_CmdBusWidth>
 8007466:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8007468:	697b      	ldr	r3, [r7, #20]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d001      	beq.n	8007472 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 800746e:	697b      	ldr	r3, [r7, #20]
 8007470:	e003      	b.n	800747a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007472:	2300      	movs	r3, #0
 8007474:	e001      	b.n	800747a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8007476:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 800747a:	4618      	mov	r0, r3
 800747c:	3718      	adds	r7, #24
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}

08007482 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8007482:	b580      	push	{r7, lr}
 8007484:	b086      	sub	sp, #24
 8007486:	af00      	add	r7, sp, #0
 8007488:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 800748a:	2300      	movs	r3, #0
 800748c:	60fb      	str	r3, [r7, #12]
 800748e:	2300      	movs	r3, #0
 8007490:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	2100      	movs	r1, #0
 8007498:	4618      	mov	r0, r3
 800749a:	f002 f918 	bl	80096ce <SDIO_GetResponse>
 800749e:	4603      	mov	r3, r0
 80074a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074a4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80074a8:	d102      	bne.n	80074b0 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 80074aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80074ae:	e02f      	b.n	8007510 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 80074b0:	f107 030c 	add.w	r3, r7, #12
 80074b4:	4619      	mov	r1, r3
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f82e 	bl	8007518 <SD_FindSCR>
 80074bc:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 80074be:	697b      	ldr	r3, [r7, #20]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d001      	beq.n	80074c8 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 80074c4:	697b      	ldr	r3, [r7, #20]
 80074c6:	e023      	b.n	8007510 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 80074c8:	693b      	ldr	r3, [r7, #16]
 80074ca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d01c      	beq.n	800750c <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681a      	ldr	r2, [r3, #0]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80074da:	041b      	lsls	r3, r3, #16
 80074dc:	4619      	mov	r1, r3
 80074de:	4610      	mov	r0, r2
 80074e0:	f002 fa60 	bl	80099a4 <SDMMC_CmdAppCommand>
 80074e4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80074e6:	697b      	ldr	r3, [r7, #20]
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d001      	beq.n	80074f0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 80074ec:	697b      	ldr	r3, [r7, #20]
 80074ee:	e00f      	b.n	8007510 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	2100      	movs	r1, #0
 80074f6:	4618      	mov	r0, r3
 80074f8:	f002 fa99 	bl	8009a2e <SDMMC_CmdBusWidth>
 80074fc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 80074fe:	697b      	ldr	r3, [r7, #20]
 8007500:	2b00      	cmp	r3, #0
 8007502:	d001      	beq.n	8007508 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8007504:	697b      	ldr	r3, [r7, #20]
 8007506:	e003      	b.n	8007510 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8007508:	2300      	movs	r3, #0
 800750a:	e001      	b.n	8007510 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 800750c:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  }
}
 8007510:	4618      	mov	r0, r3
 8007512:	3718      	adds	r7, #24
 8007514:	46bd      	mov	sp, r7
 8007516:	bd80      	pop	{r7, pc}

08007518 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8007518:	b590      	push	{r4, r7, lr}
 800751a:	b08f      	sub	sp, #60	; 0x3c
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
 8007520:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8007522:	f7fb fd45 	bl	8002fb0 <HAL_GetTick>
 8007526:	6338      	str	r0, [r7, #48]	; 0x30
  uint32_t index = 0U;
 8007528:	2300      	movs	r3, #0
 800752a:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 800752c:	2300      	movs	r3, #0
 800752e:	60bb      	str	r3, [r7, #8]
 8007530:	2300      	movs	r3, #0
 8007532:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8007534:	683b      	ldr	r3, [r7, #0]
 8007536:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	2108      	movs	r1, #8
 800753e:	4618      	mov	r0, r3
 8007540:	f002 f904 	bl	800974c <SDMMC_CmdBlockLength>
 8007544:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007546:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007548:	2b00      	cmp	r3, #0
 800754a:	d001      	beq.n	8007550 <SD_FindSCR+0x38>
  {
    return errorstate;
 800754c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800754e:	e0a9      	b.n	80076a4 <SD_FindSCR+0x18c>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681a      	ldr	r2, [r3, #0]
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007558:	041b      	lsls	r3, r3, #16
 800755a:	4619      	mov	r1, r3
 800755c:	4610      	mov	r0, r2
 800755e:	f002 fa21 	bl	80099a4 <SDMMC_CmdAppCommand>
 8007562:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8007564:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007566:	2b00      	cmp	r3, #0
 8007568:	d001      	beq.n	800756e <SD_FindSCR+0x56>
  {
    return errorstate;
 800756a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800756c:	e09a      	b.n	80076a4 <SD_FindSCR+0x18c>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 800756e:	f04f 33ff 	mov.w	r3, #4294967295
 8007572:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8007574:	2308      	movs	r3, #8
 8007576:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8007578:	2330      	movs	r3, #48	; 0x30
 800757a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 800757c:	2302      	movs	r3, #2
 800757e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8007580:	2300      	movs	r3, #0
 8007582:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8007584:	2301      	movs	r3, #1
 8007586:	627b      	str	r3, [r7, #36]	; 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f107 0210 	add.w	r2, r7, #16
 8007590:	4611      	mov	r1, r2
 8007592:	4618      	mov	r0, r3
 8007594:	f002 f8ae 	bl	80096f4 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	4618      	mov	r0, r3
 800759e:	f002 fa68 	bl	8009a72 <SDMMC_CmdSendSCR>
 80075a2:	62b8      	str	r0, [r7, #40]	; 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 80075a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	d022      	beq.n	80075f0 <SD_FindSCR+0xd8>
  {
    return errorstate;
 80075aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075ac:	e07a      	b.n	80076a4 <SD_FindSCR+0x18c>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80075b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d00e      	beq.n	80075da <SD_FindSCR+0xc2>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6819      	ldr	r1, [r3, #0]
 80075c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075c2:	009b      	lsls	r3, r3, #2
 80075c4:	f107 0208 	add.w	r2, r7, #8
 80075c8:	18d4      	adds	r4, r2, r3
 80075ca:	4608      	mov	r0, r1
 80075cc:	f002 f80d 	bl	80095ea <SDIO_ReadFIFO>
 80075d0:	4603      	mov	r3, r0
 80075d2:	6023      	str	r3, [r4, #0]
      index++;
 80075d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80075d6:	3301      	adds	r3, #1
 80075d8:	637b      	str	r3, [r7, #52]	; 0x34
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_DATATIMEOUT)
 80075da:	f7fb fce9 	bl	8002fb0 <HAL_GetTick>
 80075de:	4602      	mov	r2, r0
 80075e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80075e2:	1ad3      	subs	r3, r2, r3
 80075e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075e8:	d102      	bne.n	80075f0 <SD_FindSCR+0xd8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 80075ea:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80075ee:	e059      	b.n	80076a4 <SD_FindSCR+0x18c>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_DBCKEND))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80075f6:	f240 432a 	movw	r3, #1066	; 0x42a
 80075fa:	4013      	ands	r3, r2
 80075fc:	2b00      	cmp	r3, #0
 80075fe:	d0d6      	beq.n	80075ae <SD_FindSCR+0x96>
    }
  }

  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007606:	f003 0308 	and.w	r3, r3, #8
 800760a:	2b00      	cmp	r3, #0
 800760c:	d005      	beq.n	800761a <SD_FindSCR+0x102>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	2208      	movs	r2, #8
 8007614:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8007616:	2308      	movs	r3, #8
 8007618:	e044      	b.n	80076a4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007620:	f003 0302 	and.w	r3, r3, #2
 8007624:	2b00      	cmp	r3, #0
 8007626:	d005      	beq.n	8007634 <SD_FindSCR+0x11c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	2202      	movs	r2, #2
 800762e:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8007630:	2302      	movs	r3, #2
 8007632:	e037      	b.n	80076a4 <SD_FindSCR+0x18c>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800763a:	f003 0320 	and.w	r3, r3, #32
 800763e:	2b00      	cmp	r3, #0
 8007640:	d005      	beq.n	800764e <SD_FindSCR+0x136>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	2220      	movs	r2, #32
 8007648:	639a      	str	r2, [r3, #56]	; 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 800764a:	2320      	movs	r3, #32
 800764c:	e02a      	b.n	80076a4 <SD_FindSCR+0x18c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	681b      	ldr	r3, [r3, #0]
 8007652:	f240 523a 	movw	r2, #1338	; 0x53a
 8007656:	639a      	str	r2, [r3, #56]	; 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	061a      	lsls	r2, r3, #24
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	021b      	lsls	r3, r3, #8
 8007660:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8007664:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	0a1b      	lsrs	r3, r3, #8
 800766a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 800766e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	0e1b      	lsrs	r3, r3, #24
 8007674:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8007676:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007678:	601a      	str	r2, [r3, #0]
    scr++;
 800767a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800767c:	3304      	adds	r3, #4
 800767e:	62fb      	str	r3, [r7, #44]	; 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	061a      	lsls	r2, r3, #24
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	021b      	lsls	r3, r3, #8
 8007688:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800768c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	0a1b      	lsrs	r3, r3, #8
 8007692:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8007696:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	0e1b      	lsrs	r3, r3, #24
 800769c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 800769e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076a0:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 80076a2:	2300      	movs	r3, #0
}
 80076a4:	4618      	mov	r0, r3
 80076a6:	373c      	adds	r7, #60	; 0x3c
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd90      	pop	{r4, r7, pc}

080076ac <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b086      	sub	sp, #24
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076b8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076be:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80076c0:	693b      	ldr	r3, [r7, #16]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d03f      	beq.n	8007746 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 80076c6:	2300      	movs	r3, #0
 80076c8:	617b      	str	r3, [r7, #20]
 80076ca:	e033      	b.n	8007734 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f001 ff8a 	bl	80095ea <SDIO_ReadFIFO>
 80076d6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 80076d8:	68bb      	ldr	r3, [r7, #8]
 80076da:	b2da      	uxtb	r2, r3
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	701a      	strb	r2, [r3, #0]
      tmp++;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	3301      	adds	r3, #1
 80076e4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80076e6:	693b      	ldr	r3, [r7, #16]
 80076e8:	3b01      	subs	r3, #1
 80076ea:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 80076ec:	68bb      	ldr	r3, [r7, #8]
 80076ee:	0a1b      	lsrs	r3, r3, #8
 80076f0:	b2da      	uxtb	r2, r3
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	701a      	strb	r2, [r3, #0]
      tmp++;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	3301      	adds	r3, #1
 80076fa:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80076fc:	693b      	ldr	r3, [r7, #16]
 80076fe:	3b01      	subs	r3, #1
 8007700:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8007702:	68bb      	ldr	r3, [r7, #8]
 8007704:	0c1b      	lsrs	r3, r3, #16
 8007706:	b2da      	uxtb	r2, r3
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	3301      	adds	r3, #1
 8007710:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	3b01      	subs	r3, #1
 8007716:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8007718:	68bb      	ldr	r3, [r7, #8]
 800771a:	0e1b      	lsrs	r3, r3, #24
 800771c:	b2da      	uxtb	r2, r3
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	701a      	strb	r2, [r3, #0]
      tmp++;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	3301      	adds	r3, #1
 8007726:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007728:	693b      	ldr	r3, [r7, #16]
 800772a:	3b01      	subs	r3, #1
 800772c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 800772e:	697b      	ldr	r3, [r7, #20]
 8007730:	3301      	adds	r3, #1
 8007732:	617b      	str	r3, [r7, #20]
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	2b07      	cmp	r3, #7
 8007738:	d9c8      	bls.n	80076cc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	68fa      	ldr	r2, [r7, #12]
 800773e:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	693a      	ldr	r2, [r7, #16]
 8007744:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 8007746:	bf00      	nop
 8007748:	3718      	adds	r7, #24
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}

0800774e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 800774e:	b580      	push	{r7, lr}
 8007750:	b086      	sub	sp, #24
 8007752:	af00      	add	r7, sp, #0
 8007754:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	6a1b      	ldr	r3, [r3, #32]
 800775a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007760:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8007762:	693b      	ldr	r3, [r7, #16]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d043      	beq.n	80077f0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8007768:	2300      	movs	r3, #0
 800776a:	617b      	str	r3, [r7, #20]
 800776c:	e037      	b.n	80077de <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	781b      	ldrb	r3, [r3, #0]
 8007772:	60bb      	str	r3, [r7, #8]
      tmp++;
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	3301      	adds	r3, #1
 8007778:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	3b01      	subs	r3, #1
 800777e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	781b      	ldrb	r3, [r3, #0]
 8007784:	021a      	lsls	r2, r3, #8
 8007786:	68bb      	ldr	r3, [r7, #8]
 8007788:	4313      	orrs	r3, r2
 800778a:	60bb      	str	r3, [r7, #8]
      tmp++;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	3301      	adds	r3, #1
 8007790:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	3b01      	subs	r3, #1
 8007796:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	781b      	ldrb	r3, [r3, #0]
 800779c:	041a      	lsls	r2, r3, #16
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	4313      	orrs	r3, r2
 80077a2:	60bb      	str	r3, [r7, #8]
      tmp++;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	3301      	adds	r3, #1
 80077a8:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80077aa:	693b      	ldr	r3, [r7, #16]
 80077ac:	3b01      	subs	r3, #1
 80077ae:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 80077b0:	68fb      	ldr	r3, [r7, #12]
 80077b2:	781b      	ldrb	r3, [r3, #0]
 80077b4:	061a      	lsls	r2, r3, #24
 80077b6:	68bb      	ldr	r3, [r7, #8]
 80077b8:	4313      	orrs	r3, r2
 80077ba:	60bb      	str	r3, [r7, #8]
      tmp++;
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	3301      	adds	r3, #1
 80077c0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80077c2:	693b      	ldr	r3, [r7, #16]
 80077c4:	3b01      	subs	r3, #1
 80077c6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	f107 0208 	add.w	r2, r7, #8
 80077d0:	4611      	mov	r1, r2
 80077d2:	4618      	mov	r0, r3
 80077d4:	f001 ff16 	bl	8009604 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	3301      	adds	r3, #1
 80077dc:	617b      	str	r3, [r7, #20]
 80077de:	697b      	ldr	r3, [r7, #20]
 80077e0:	2b07      	cmp	r3, #7
 80077e2:	d9c4      	bls.n	800776e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	68fa      	ldr	r2, [r7, #12]
 80077e8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	693a      	ldr	r2, [r7, #16]
 80077ee:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 80077f0:	bf00      	nop
 80077f2:	3718      	adds	r7, #24
 80077f4:	46bd      	mov	sp, r7
 80077f6:	bd80      	pop	{r7, pc}

080077f8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b082      	sub	sp, #8
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	2b00      	cmp	r3, #0
 8007804:	d101      	bne.n	800780a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8007806:	2301      	movs	r3, #1
 8007808:	e056      	b.n	80078b8 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007816:	b2db      	uxtb	r3, r3
 8007818:	2b00      	cmp	r3, #0
 800781a:	d106      	bne.n	800782a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2200      	movs	r2, #0
 8007820:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007824:	6878      	ldr	r0, [r7, #4]
 8007826:	f7fb f95d 	bl	8002ae4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	2202      	movs	r2, #2
 800782e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	681a      	ldr	r2, [r3, #0]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007840:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	685a      	ldr	r2, [r3, #4]
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	689b      	ldr	r3, [r3, #8]
 800784a:	431a      	orrs	r2, r3
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	68db      	ldr	r3, [r3, #12]
 8007850:	431a      	orrs	r2, r3
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	691b      	ldr	r3, [r3, #16]
 8007856:	431a      	orrs	r2, r3
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	695b      	ldr	r3, [r3, #20]
 800785c:	431a      	orrs	r2, r3
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	699b      	ldr	r3, [r3, #24]
 8007862:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007866:	431a      	orrs	r2, r3
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	69db      	ldr	r3, [r3, #28]
 800786c:	431a      	orrs	r2, r3
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6a1b      	ldr	r3, [r3, #32]
 8007872:	ea42 0103 	orr.w	r1, r2, r3
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	430a      	orrs	r2, r1
 8007880:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	699b      	ldr	r3, [r3, #24]
 8007886:	0c1b      	lsrs	r3, r3, #16
 8007888:	f003 0104 	and.w	r1, r3, #4
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	430a      	orrs	r2, r1
 8007896:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	69da      	ldr	r2, [r3, #28]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80078a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	2200      	movs	r2, #0
 80078ac:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	2201      	movs	r2, #1
 80078b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80078b6:	2300      	movs	r3, #0
}
 80078b8:	4618      	mov	r0, r3
 80078ba:	3708      	adds	r7, #8
 80078bc:	46bd      	mov	sp, r7
 80078be:	bd80      	pop	{r7, pc}

080078c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078c0:	b580      	push	{r7, lr}
 80078c2:	b088      	sub	sp, #32
 80078c4:	af00      	add	r7, sp, #0
 80078c6:	60f8      	str	r0, [r7, #12]
 80078c8:	60b9      	str	r1, [r7, #8]
 80078ca:	603b      	str	r3, [r7, #0]
 80078cc:	4613      	mov	r3, r2
 80078ce:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80078d0:	2300      	movs	r3, #0
 80078d2:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80078da:	2b01      	cmp	r3, #1
 80078dc:	d101      	bne.n	80078e2 <HAL_SPI_Transmit+0x22>
 80078de:	2302      	movs	r3, #2
 80078e0:	e11e      	b.n	8007b20 <HAL_SPI_Transmit+0x260>
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	2201      	movs	r2, #1
 80078e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80078ea:	f7fb fb61 	bl	8002fb0 <HAL_GetTick>
 80078ee:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80078f0:	88fb      	ldrh	r3, [r7, #6]
 80078f2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80078fa:	b2db      	uxtb	r3, r3
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d002      	beq.n	8007906 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8007900:	2302      	movs	r3, #2
 8007902:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007904:	e103      	b.n	8007b0e <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	2b00      	cmp	r3, #0
 800790a:	d002      	beq.n	8007912 <HAL_SPI_Transmit+0x52>
 800790c:	88fb      	ldrh	r3, [r7, #6]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d102      	bne.n	8007918 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	77fb      	strb	r3, [r7, #31]
    goto error;
 8007916:	e0fa      	b.n	8007b0e <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2203      	movs	r2, #3
 800791c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	2200      	movs	r2, #0
 8007924:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	68ba      	ldr	r2, [r7, #8]
 800792a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	88fa      	ldrh	r2, [r7, #6]
 8007930:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8007932:	68fb      	ldr	r3, [r7, #12]
 8007934:	88fa      	ldrh	r2, [r7, #6]
 8007936:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	2200      	movs	r2, #0
 800793c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	2200      	movs	r2, #0
 8007942:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8007944:	68fb      	ldr	r3, [r7, #12]
 8007946:	2200      	movs	r2, #0
 8007948:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2200      	movs	r2, #0
 800794e:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2200      	movs	r2, #0
 8007954:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007956:	68fb      	ldr	r3, [r7, #12]
 8007958:	689b      	ldr	r3, [r3, #8]
 800795a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800795e:	d107      	bne.n	8007970 <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	681b      	ldr	r3, [r3, #0]
 8007964:	681a      	ldr	r2, [r3, #0]
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800796e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797a:	2b40      	cmp	r3, #64	; 0x40
 800797c:	d007      	beq.n	800798e <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	681a      	ldr	r2, [r3, #0]
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800798c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800798e:	68fb      	ldr	r3, [r7, #12]
 8007990:	68db      	ldr	r3, [r3, #12]
 8007992:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007996:	d14b      	bne.n	8007a30 <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	685b      	ldr	r3, [r3, #4]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d002      	beq.n	80079a6 <HAL_SPI_Transmit+0xe6>
 80079a0:	8afb      	ldrh	r3, [r7, #22]
 80079a2:	2b01      	cmp	r3, #1
 80079a4:	d13e      	bne.n	8007a24 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079aa:	881a      	ldrh	r2, [r3, #0]
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079b6:	1c9a      	adds	r2, r3, #2
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079c0:	b29b      	uxth	r3, r3
 80079c2:	3b01      	subs	r3, #1
 80079c4:	b29a      	uxth	r2, r3
 80079c6:	68fb      	ldr	r3, [r7, #12]
 80079c8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80079ca:	e02b      	b.n	8007a24 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	f003 0302 	and.w	r3, r3, #2
 80079d6:	2b02      	cmp	r3, #2
 80079d8:	d112      	bne.n	8007a00 <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079de:	881a      	ldrh	r2, [r3, #0]
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80079ea:	1c9a      	adds	r2, r3, #2
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80079f0:	68fb      	ldr	r3, [r7, #12]
 80079f2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80079f4:	b29b      	uxth	r3, r3
 80079f6:	3b01      	subs	r3, #1
 80079f8:	b29a      	uxth	r2, r3
 80079fa:	68fb      	ldr	r3, [r7, #12]
 80079fc:	86da      	strh	r2, [r3, #54]	; 0x36
 80079fe:	e011      	b.n	8007a24 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a00:	f7fb fad6 	bl	8002fb0 <HAL_GetTick>
 8007a04:	4602      	mov	r2, r0
 8007a06:	69bb      	ldr	r3, [r7, #24]
 8007a08:	1ad3      	subs	r3, r2, r3
 8007a0a:	683a      	ldr	r2, [r7, #0]
 8007a0c:	429a      	cmp	r2, r3
 8007a0e:	d803      	bhi.n	8007a18 <HAL_SPI_Transmit+0x158>
 8007a10:	683b      	ldr	r3, [r7, #0]
 8007a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a16:	d102      	bne.n	8007a1e <HAL_SPI_Transmit+0x15e>
 8007a18:	683b      	ldr	r3, [r7, #0]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d102      	bne.n	8007a24 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8007a1e:	2303      	movs	r3, #3
 8007a20:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007a22:	e074      	b.n	8007b0e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007a24:	68fb      	ldr	r3, [r7, #12]
 8007a26:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a28:	b29b      	uxth	r3, r3
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d1ce      	bne.n	80079cc <HAL_SPI_Transmit+0x10c>
 8007a2e:	e04c      	b.n	8007aca <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007a30:	68fb      	ldr	r3, [r7, #12]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d002      	beq.n	8007a3e <HAL_SPI_Transmit+0x17e>
 8007a38:	8afb      	ldrh	r3, [r7, #22]
 8007a3a:	2b01      	cmp	r3, #1
 8007a3c:	d140      	bne.n	8007ac0 <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a3e:	68fb      	ldr	r3, [r7, #12]
 8007a40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	330c      	adds	r3, #12
 8007a48:	7812      	ldrb	r2, [r2, #0]
 8007a4a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a50:	1c5a      	adds	r2, r3, #1
 8007a52:	68fb      	ldr	r3, [r7, #12]
 8007a54:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	3b01      	subs	r3, #1
 8007a5e:	b29a      	uxth	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8007a64:	e02c      	b.n	8007ac0 <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007a66:	68fb      	ldr	r3, [r7, #12]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	689b      	ldr	r3, [r3, #8]
 8007a6c:	f003 0302 	and.w	r3, r3, #2
 8007a70:	2b02      	cmp	r3, #2
 8007a72:	d113      	bne.n	8007a9c <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	330c      	adds	r3, #12
 8007a7e:	7812      	ldrb	r2, [r2, #0]
 8007a80:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a86:	1c5a      	adds	r2, r3, #1
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007a90:	b29b      	uxth	r3, r3
 8007a92:	3b01      	subs	r3, #1
 8007a94:	b29a      	uxth	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	86da      	strh	r2, [r3, #54]	; 0x36
 8007a9a:	e011      	b.n	8007ac0 <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007a9c:	f7fb fa88 	bl	8002fb0 <HAL_GetTick>
 8007aa0:	4602      	mov	r2, r0
 8007aa2:	69bb      	ldr	r3, [r7, #24]
 8007aa4:	1ad3      	subs	r3, r2, r3
 8007aa6:	683a      	ldr	r2, [r7, #0]
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d803      	bhi.n	8007ab4 <HAL_SPI_Transmit+0x1f4>
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ab2:	d102      	bne.n	8007aba <HAL_SPI_Transmit+0x1fa>
 8007ab4:	683b      	ldr	r3, [r7, #0]
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d102      	bne.n	8007ac0 <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8007aba:	2303      	movs	r3, #3
 8007abc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8007abe:	e026      	b.n	8007b0e <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007ac4:	b29b      	uxth	r3, r3
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d1cd      	bne.n	8007a66 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007aca:	69ba      	ldr	r2, [r7, #24]
 8007acc:	6839      	ldr	r1, [r7, #0]
 8007ace:	68f8      	ldr	r0, [r7, #12]
 8007ad0:	f000 fa44 	bl	8007f5c <SPI_EndRxTxTransaction>
 8007ad4:	4603      	mov	r3, r0
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d002      	beq.n	8007ae0 <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	2220      	movs	r2, #32
 8007ade:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	689b      	ldr	r3, [r3, #8]
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d10a      	bne.n	8007afe <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007ae8:	2300      	movs	r3, #0
 8007aea:	613b      	str	r3, [r7, #16]
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	68db      	ldr	r3, [r3, #12]
 8007af2:	613b      	str	r3, [r7, #16]
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	689b      	ldr	r3, [r3, #8]
 8007afa:	613b      	str	r3, [r7, #16]
 8007afc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d002      	beq.n	8007b0c <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8007b06:	2301      	movs	r3, #1
 8007b08:	77fb      	strb	r3, [r7, #31]
 8007b0a:	e000      	b.n	8007b0e <HAL_SPI_Transmit+0x24e>
  }

error:
 8007b0c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	2201      	movs	r2, #1
 8007b12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2200      	movs	r2, #0
 8007b1a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007b1e:	7ffb      	ldrb	r3, [r7, #31]
}
 8007b20:	4618      	mov	r0, r3
 8007b22:	3720      	adds	r7, #32
 8007b24:	46bd      	mov	sp, r7
 8007b26:	bd80      	pop	{r7, pc}

08007b28 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b08c      	sub	sp, #48	; 0x30
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	60f8      	str	r0, [r7, #12]
 8007b30:	60b9      	str	r1, [r7, #8]
 8007b32:	607a      	str	r2, [r7, #4]
 8007b34:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007b36:	2301      	movs	r3, #1
 8007b38:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007b3a:	2300      	movs	r3, #0
 8007b3c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8007b46:	2b01      	cmp	r3, #1
 8007b48:	d101      	bne.n	8007b4e <HAL_SPI_TransmitReceive+0x26>
 8007b4a:	2302      	movs	r3, #2
 8007b4c:	e18a      	b.n	8007e64 <HAL_SPI_TransmitReceive+0x33c>
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	2201      	movs	r2, #1
 8007b52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007b56:	f7fb fa2b 	bl	8002fb0 <HAL_GetTick>
 8007b5a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007b62:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8007b6c:	887b      	ldrh	r3, [r7, #2]
 8007b6e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007b70:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b74:	2b01      	cmp	r3, #1
 8007b76:	d00f      	beq.n	8007b98 <HAL_SPI_TransmitReceive+0x70>
 8007b78:	69fb      	ldr	r3, [r7, #28]
 8007b7a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007b7e:	d107      	bne.n	8007b90 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	689b      	ldr	r3, [r3, #8]
 8007b84:	2b00      	cmp	r3, #0
 8007b86:	d103      	bne.n	8007b90 <HAL_SPI_TransmitReceive+0x68>
 8007b88:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007b8c:	2b04      	cmp	r3, #4
 8007b8e:	d003      	beq.n	8007b98 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8007b90:	2302      	movs	r3, #2
 8007b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007b96:	e15b      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007b98:	68bb      	ldr	r3, [r7, #8]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d005      	beq.n	8007baa <HAL_SPI_TransmitReceive+0x82>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	2b00      	cmp	r3, #0
 8007ba2:	d002      	beq.n	8007baa <HAL_SPI_TransmitReceive+0x82>
 8007ba4:	887b      	ldrh	r3, [r7, #2]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d103      	bne.n	8007bb2 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8007baa:	2301      	movs	r3, #1
 8007bac:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8007bb0:	e14e      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007bb8:	b2db      	uxtb	r3, r3
 8007bba:	2b04      	cmp	r3, #4
 8007bbc:	d003      	beq.n	8007bc6 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2205      	movs	r2, #5
 8007bc2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	687a      	ldr	r2, [r7, #4]
 8007bd0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	887a      	ldrh	r2, [r7, #2]
 8007bd6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	887a      	ldrh	r2, [r7, #2]
 8007bdc:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	68ba      	ldr	r2, [r7, #8]
 8007be2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	887a      	ldrh	r2, [r7, #2]
 8007be8:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	887a      	ldrh	r2, [r7, #2]
 8007bee:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	2200      	movs	r2, #0
 8007bfa:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007bfc:	68fb      	ldr	r3, [r7, #12]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007c06:	2b40      	cmp	r3, #64	; 0x40
 8007c08:	d007      	beq.n	8007c1a <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	681a      	ldr	r2, [r3, #0]
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007c18:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	68db      	ldr	r3, [r3, #12]
 8007c1e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007c22:	d178      	bne.n	8007d16 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d002      	beq.n	8007c32 <HAL_SPI_TransmitReceive+0x10a>
 8007c2c:	8b7b      	ldrh	r3, [r7, #26]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d166      	bne.n	8007d00 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c36:	881a      	ldrh	r2, [r3, #0]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c42:	1c9a      	adds	r2, r3, #2
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	3b01      	subs	r3, #1
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007c56:	e053      	b.n	8007d00 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	689b      	ldr	r3, [r3, #8]
 8007c5e:	f003 0302 	and.w	r3, r3, #2
 8007c62:	2b02      	cmp	r3, #2
 8007c64:	d11b      	bne.n	8007c9e <HAL_SPI_TransmitReceive+0x176>
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c6a:	b29b      	uxth	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d016      	beq.n	8007c9e <HAL_SPI_TransmitReceive+0x176>
 8007c70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d113      	bne.n	8007c9e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c7a:	881a      	ldrh	r2, [r3, #0]
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c86:	1c9a      	adds	r2, r3, #2
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29a      	uxth	r2, r3
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007c9a:	2300      	movs	r3, #0
 8007c9c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	689b      	ldr	r3, [r3, #8]
 8007ca4:	f003 0301 	and.w	r3, r3, #1
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d119      	bne.n	8007ce0 <HAL_SPI_TransmitReceive+0x1b8>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d014      	beq.n	8007ce0 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007cb6:	68fb      	ldr	r3, [r7, #12]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68da      	ldr	r2, [r3, #12]
 8007cbc:	68fb      	ldr	r3, [r7, #12]
 8007cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc0:	b292      	uxth	r2, r2
 8007cc2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cc8:	1c9a      	adds	r2, r3, #2
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	3b01      	subs	r3, #1
 8007cd6:	b29a      	uxth	r2, r3
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007cdc:	2301      	movs	r3, #1
 8007cde:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007ce0:	f7fb f966 	bl	8002fb0 <HAL_GetTick>
 8007ce4:	4602      	mov	r2, r0
 8007ce6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ce8:	1ad3      	subs	r3, r2, r3
 8007cea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007cec:	429a      	cmp	r2, r3
 8007cee:	d807      	bhi.n	8007d00 <HAL_SPI_TransmitReceive+0x1d8>
 8007cf0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf6:	d003      	beq.n	8007d00 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8007cf8:	2303      	movs	r3, #3
 8007cfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007cfe:	e0a7      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d04:	b29b      	uxth	r3, r3
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d1a6      	bne.n	8007c58 <HAL_SPI_TransmitReceive+0x130>
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007d0e:	b29b      	uxth	r3, r3
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d1a1      	bne.n	8007c58 <HAL_SPI_TransmitReceive+0x130>
 8007d14:	e07c      	b.n	8007e10 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007d16:	68fb      	ldr	r3, [r7, #12]
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d002      	beq.n	8007d24 <HAL_SPI_TransmitReceive+0x1fc>
 8007d1e:	8b7b      	ldrh	r3, [r7, #26]
 8007d20:	2b01      	cmp	r3, #1
 8007d22:	d16b      	bne.n	8007dfc <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8007d24:	68fb      	ldr	r3, [r7, #12]
 8007d26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	330c      	adds	r3, #12
 8007d2e:	7812      	ldrb	r2, [r2, #0]
 8007d30:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d40:	b29b      	uxth	r3, r3
 8007d42:	3b01      	subs	r3, #1
 8007d44:	b29a      	uxth	r2, r3
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007d4a:	e057      	b.n	8007dfc <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	689b      	ldr	r3, [r3, #8]
 8007d52:	f003 0302 	and.w	r3, r3, #2
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	d11c      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x26c>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d5e:	b29b      	uxth	r3, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d017      	beq.n	8007d94 <HAL_SPI_TransmitReceive+0x26c>
 8007d64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d66:	2b01      	cmp	r3, #1
 8007d68:	d114      	bne.n	8007d94 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	330c      	adds	r3, #12
 8007d74:	7812      	ldrb	r2, [r2, #0]
 8007d76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007d7c:	1c5a      	adds	r2, r3, #1
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007d86:	b29b      	uxth	r3, r3
 8007d88:	3b01      	subs	r3, #1
 8007d8a:	b29a      	uxth	r2, r3
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007d90:	2300      	movs	r3, #0
 8007d92:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689b      	ldr	r3, [r3, #8]
 8007d9a:	f003 0301 	and.w	r3, r3, #1
 8007d9e:	2b01      	cmp	r3, #1
 8007da0:	d119      	bne.n	8007dd6 <HAL_SPI_TransmitReceive+0x2ae>
 8007da2:	68fb      	ldr	r3, [r7, #12]
 8007da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007da6:	b29b      	uxth	r3, r3
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d014      	beq.n	8007dd6 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	68da      	ldr	r2, [r3, #12]
 8007db2:	68fb      	ldr	r3, [r7, #12]
 8007db4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007db6:	b2d2      	uxtb	r2, r2
 8007db8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8007dba:	68fb      	ldr	r3, [r7, #12]
 8007dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dbe:	1c5a      	adds	r2, r3, #1
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007dc8:	b29b      	uxth	r3, r3
 8007dca:	3b01      	subs	r3, #1
 8007dcc:	b29a      	uxth	r2, r3
 8007dce:	68fb      	ldr	r3, [r7, #12]
 8007dd0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007dd2:	2301      	movs	r3, #1
 8007dd4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007dd6:	f7fb f8eb 	bl	8002fb0 <HAL_GetTick>
 8007dda:	4602      	mov	r2, r0
 8007ddc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007dde:	1ad3      	subs	r3, r2, r3
 8007de0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007de2:	429a      	cmp	r2, r3
 8007de4:	d803      	bhi.n	8007dee <HAL_SPI_TransmitReceive+0x2c6>
 8007de6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007de8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dec:	d102      	bne.n	8007df4 <HAL_SPI_TransmitReceive+0x2cc>
 8007dee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d103      	bne.n	8007dfc <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8007df4:	2303      	movs	r3, #3
 8007df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8007dfa:	e029      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8007e00:	b29b      	uxth	r3, r3
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d1a2      	bne.n	8007d4c <HAL_SPI_TransmitReceive+0x224>
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d19d      	bne.n	8007d4c <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007e10:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007e12:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8007e14:	68f8      	ldr	r0, [r7, #12]
 8007e16:	f000 f8a1 	bl	8007f5c <SPI_EndRxTxTransaction>
 8007e1a:	4603      	mov	r3, r0
 8007e1c:	2b00      	cmp	r3, #0
 8007e1e:	d006      	beq.n	8007e2e <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8007e20:	2301      	movs	r3, #1
 8007e22:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007e26:	68fb      	ldr	r3, [r7, #12]
 8007e28:	2220      	movs	r2, #32
 8007e2a:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8007e2c:	e010      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	689b      	ldr	r3, [r3, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d10b      	bne.n	8007e4e <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007e36:	2300      	movs	r3, #0
 8007e38:	617b      	str	r3, [r7, #20]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	68db      	ldr	r3, [r3, #12]
 8007e40:	617b      	str	r3, [r7, #20]
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	681b      	ldr	r3, [r3, #0]
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	617b      	str	r3, [r7, #20]
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	e000      	b.n	8007e50 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8007e4e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	2201      	movs	r2, #1
 8007e54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	2200      	movs	r2, #0
 8007e5c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8007e60:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	3730      	adds	r7, #48	; 0x30
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	bd80      	pop	{r7, pc}

08007e6c <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b083      	sub	sp, #12
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8007e7a:	b2db      	uxtb	r3, r3
}
 8007e7c:	4618      	mov	r0, r3
 8007e7e:	370c      	adds	r7, #12
 8007e80:	46bd      	mov	sp, r7
 8007e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e86:	4770      	bx	lr

08007e88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	603b      	str	r3, [r7, #0]
 8007e94:	4613      	mov	r3, r2
 8007e96:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007e98:	e04c      	b.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ea0:	d048      	beq.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8007ea2:	f7fb f885 	bl	8002fb0 <HAL_GetTick>
 8007ea6:	4602      	mov	r2, r0
 8007ea8:	69bb      	ldr	r3, [r7, #24]
 8007eaa:	1ad3      	subs	r3, r2, r3
 8007eac:	683a      	ldr	r2, [r7, #0]
 8007eae:	429a      	cmp	r2, r3
 8007eb0:	d902      	bls.n	8007eb8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8007eb2:	683b      	ldr	r3, [r7, #0]
 8007eb4:	2b00      	cmp	r3, #0
 8007eb6:	d13d      	bne.n	8007f34 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	685a      	ldr	r2, [r3, #4]
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8007ec6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007ed0:	d111      	bne.n	8007ef6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	689b      	ldr	r3, [r3, #8]
 8007ed6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eda:	d004      	beq.n	8007ee6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	689b      	ldr	r3, [r3, #8]
 8007ee0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ee4:	d107      	bne.n	8007ef6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007ef4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007efa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007efe:	d10f      	bne.n	8007f20 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68fb      	ldr	r3, [r7, #12]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007f0e:	601a      	str	r2, [r3, #0]
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	681a      	ldr	r2, [r3, #0]
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007f1e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007f20:	68fb      	ldr	r3, [r7, #12]
 8007f22:	2201      	movs	r2, #1
 8007f24:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	2200      	movs	r2, #0
 8007f2c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8007f30:	2303      	movs	r3, #3
 8007f32:	e00f      	b.n	8007f54 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	689a      	ldr	r2, [r3, #8]
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	4013      	ands	r3, r2
 8007f3e:	68ba      	ldr	r2, [r7, #8]
 8007f40:	429a      	cmp	r2, r3
 8007f42:	bf0c      	ite	eq
 8007f44:	2301      	moveq	r3, #1
 8007f46:	2300      	movne	r3, #0
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	461a      	mov	r2, r3
 8007f4c:	79fb      	ldrb	r3, [r7, #7]
 8007f4e:	429a      	cmp	r2, r3
 8007f50:	d1a3      	bne.n	8007e9a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8007f52:	2300      	movs	r3, #0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	3710      	adds	r7, #16
 8007f58:	46bd      	mov	sp, r7
 8007f5a:	bd80      	pop	{r7, pc}

08007f5c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b088      	sub	sp, #32
 8007f60:	af02      	add	r7, sp, #8
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8007f68:	4b1b      	ldr	r3, [pc, #108]	; (8007fd8 <SPI_EndRxTxTransaction+0x7c>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	4a1b      	ldr	r2, [pc, #108]	; (8007fdc <SPI_EndRxTxTransaction+0x80>)
 8007f6e:	fba2 2303 	umull	r2, r3, r2, r3
 8007f72:	0d5b      	lsrs	r3, r3, #21
 8007f74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f78:	fb02 f303 	mul.w	r3, r2, r3
 8007f7c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	685b      	ldr	r3, [r3, #4]
 8007f82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007f86:	d112      	bne.n	8007fae <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	9300      	str	r3, [sp, #0]
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	2200      	movs	r2, #0
 8007f90:	2180      	movs	r1, #128	; 0x80
 8007f92:	68f8      	ldr	r0, [r7, #12]
 8007f94:	f7ff ff78 	bl	8007e88 <SPI_WaitFlagStateUntilTimeout>
 8007f98:	4603      	mov	r3, r0
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d016      	beq.n	8007fcc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007fa2:	f043 0220 	orr.w	r2, r3, #32
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8007faa:	2303      	movs	r3, #3
 8007fac:	e00f      	b.n	8007fce <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007fae:	697b      	ldr	r3, [r7, #20]
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d00a      	beq.n	8007fca <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	3b01      	subs	r3, #1
 8007fb8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007fba:	68fb      	ldr	r3, [r7, #12]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007fc4:	2b80      	cmp	r3, #128	; 0x80
 8007fc6:	d0f2      	beq.n	8007fae <SPI_EndRxTxTransaction+0x52>
 8007fc8:	e000      	b.n	8007fcc <SPI_EndRxTxTransaction+0x70>
        break;
 8007fca:	bf00      	nop
  }

  return HAL_OK;
 8007fcc:	2300      	movs	r3, #0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3718      	adds	r7, #24
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000008 	.word	0x20000008
 8007fdc:	165e9f81 	.word	0x165e9f81

08007fe0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007fe0:	b580      	push	{r7, lr}
 8007fe2:	b082      	sub	sp, #8
 8007fe4:	af00      	add	r7, sp, #0
 8007fe6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d101      	bne.n	8007ff2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007fee:	2301      	movs	r3, #1
 8007ff0:	e01d      	b.n	800802e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007ff8:	b2db      	uxtb	r3, r3
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d106      	bne.n	800800c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	2200      	movs	r2, #0
 8008002:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008006:	6878      	ldr	r0, [r7, #4]
 8008008:	f7fa fdb4 	bl	8002b74 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	2202      	movs	r2, #2
 8008010:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	3304      	adds	r3, #4
 800801c:	4619      	mov	r1, r3
 800801e:	4610      	mov	r0, r2
 8008020:	f000 fb4e 	bl	80086c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	2201      	movs	r2, #1
 8008028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800802c:	2300      	movs	r3, #0
}
 800802e:	4618      	mov	r0, r3
 8008030:	3708      	adds	r7, #8
 8008032:	46bd      	mov	sp, r7
 8008034:	bd80      	pop	{r7, pc}

08008036 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8008036:	b480      	push	{r7}
 8008038:	b085      	sub	sp, #20
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	2202      	movs	r2, #2
 8008042:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f003 0307 	and.w	r3, r3, #7
 8008050:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	2b06      	cmp	r3, #6
 8008056:	d007      	beq.n	8008068 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8008058:	687b      	ldr	r3, [r7, #4]
 800805a:	681b      	ldr	r3, [r3, #0]
 800805c:	681a      	ldr	r2, [r3, #0]
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f042 0201 	orr.w	r2, r2, #1
 8008066:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8008070:	2300      	movs	r3, #0
}
 8008072:	4618      	mov	r0, r3
 8008074:	3714      	adds	r7, #20
 8008076:	46bd      	mov	sp, r7
 8008078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807c:	4770      	bx	lr

0800807e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800807e:	b580      	push	{r7, lr}
 8008080:	b082      	sub	sp, #8
 8008082:	af00      	add	r7, sp, #0
 8008084:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	2b00      	cmp	r3, #0
 800808a:	d101      	bne.n	8008090 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800808c:	2301      	movs	r3, #1
 800808e:	e01d      	b.n	80080cc <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008096:	b2db      	uxtb	r3, r3
 8008098:	2b00      	cmp	r3, #0
 800809a:	d106      	bne.n	80080aa <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	2200      	movs	r2, #0
 80080a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80080a4:	6878      	ldr	r0, [r7, #4]
 80080a6:	f000 f815 	bl	80080d4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	2202      	movs	r2, #2
 80080ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	3304      	adds	r3, #4
 80080ba:	4619      	mov	r1, r3
 80080bc:	4610      	mov	r0, r2
 80080be:	f000 faff 	bl	80086c0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2201      	movs	r2, #1
 80080c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80080ca:	2300      	movs	r3, #0
}
 80080cc:	4618      	mov	r0, r3
 80080ce:	3708      	adds	r7, #8
 80080d0:	46bd      	mov	sp, r7
 80080d2:	bd80      	pop	{r7, pc}

080080d4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80080d4:	b480      	push	{r7}
 80080d6:	b083      	sub	sp, #12
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80080dc:	bf00      	nop
 80080de:	370c      	adds	r7, #12
 80080e0:	46bd      	mov	sp, r7
 80080e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e6:	4770      	bx	lr

080080e8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b084      	sub	sp, #16
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	6078      	str	r0, [r7, #4]
 80080f0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	2201      	movs	r2, #1
 80080f8:	6839      	ldr	r1, [r7, #0]
 80080fa:	4618      	mov	r0, r3
 80080fc:	f000 fdca 	bl	8008c94 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a15      	ldr	r2, [pc, #84]	; (800815c <HAL_TIM_PWM_Start+0x74>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d004      	beq.n	8008114 <HAL_TIM_PWM_Start+0x2c>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a14      	ldr	r2, [pc, #80]	; (8008160 <HAL_TIM_PWM_Start+0x78>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d101      	bne.n	8008118 <HAL_TIM_PWM_Start+0x30>
 8008114:	2301      	movs	r3, #1
 8008116:	e000      	b.n	800811a <HAL_TIM_PWM_Start+0x32>
 8008118:	2300      	movs	r3, #0
 800811a:	2b00      	cmp	r3, #0
 800811c:	d007      	beq.n	800812e <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800812c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	689b      	ldr	r3, [r3, #8]
 8008134:	f003 0307 	and.w	r3, r3, #7
 8008138:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	2b06      	cmp	r3, #6
 800813e:	d007      	beq.n	8008150 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	681a      	ldr	r2, [r3, #0]
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	f042 0201 	orr.w	r2, r2, #1
 800814e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8008150:	2300      	movs	r3, #0
}
 8008152:	4618      	mov	r0, r3
 8008154:	3710      	adds	r7, #16
 8008156:	46bd      	mov	sp, r7
 8008158:	bd80      	pop	{r7, pc}
 800815a:	bf00      	nop
 800815c:	40010000 	.word	0x40010000
 8008160:	40010400 	.word	0x40010400

08008164 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b082      	sub	sp, #8
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	691b      	ldr	r3, [r3, #16]
 8008172:	f003 0302 	and.w	r3, r3, #2
 8008176:	2b02      	cmp	r3, #2
 8008178:	d122      	bne.n	80081c0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	68db      	ldr	r3, [r3, #12]
 8008180:	f003 0302 	and.w	r3, r3, #2
 8008184:	2b02      	cmp	r3, #2
 8008186:	d11b      	bne.n	80081c0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	f06f 0202 	mvn.w	r2, #2
 8008190:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	2201      	movs	r2, #1
 8008196:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	699b      	ldr	r3, [r3, #24]
 800819e:	f003 0303 	and.w	r3, r3, #3
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d003      	beq.n	80081ae <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80081a6:	6878      	ldr	r0, [r7, #4]
 80081a8:	f000 fa6b 	bl	8008682 <HAL_TIM_IC_CaptureCallback>
 80081ac:	e005      	b.n	80081ba <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80081ae:	6878      	ldr	r0, [r7, #4]
 80081b0:	f000 fa5d 	bl	800866e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f000 fa6e 	bl	8008696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	f003 0304 	and.w	r3, r3, #4
 80081ca:	2b04      	cmp	r3, #4
 80081cc:	d122      	bne.n	8008214 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	68db      	ldr	r3, [r3, #12]
 80081d4:	f003 0304 	and.w	r3, r3, #4
 80081d8:	2b04      	cmp	r3, #4
 80081da:	d11b      	bne.n	8008214 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f06f 0204 	mvn.w	r2, #4
 80081e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	2202      	movs	r2, #2
 80081ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	699b      	ldr	r3, [r3, #24]
 80081f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d003      	beq.n	8008202 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80081fa:	6878      	ldr	r0, [r7, #4]
 80081fc:	f000 fa41 	bl	8008682 <HAL_TIM_IC_CaptureCallback>
 8008200:	e005      	b.n	800820e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008202:	6878      	ldr	r0, [r7, #4]
 8008204:	f000 fa33 	bl	800866e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8008208:	6878      	ldr	r0, [r7, #4]
 800820a:	f000 fa44 	bl	8008696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	2200      	movs	r2, #0
 8008212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	691b      	ldr	r3, [r3, #16]
 800821a:	f003 0308 	and.w	r3, r3, #8
 800821e:	2b08      	cmp	r3, #8
 8008220:	d122      	bne.n	8008268 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	681b      	ldr	r3, [r3, #0]
 8008226:	68db      	ldr	r3, [r3, #12]
 8008228:	f003 0308 	and.w	r3, r3, #8
 800822c:	2b08      	cmp	r3, #8
 800822e:	d11b      	bne.n	8008268 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	f06f 0208 	mvn.w	r2, #8
 8008238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	2204      	movs	r2, #4
 800823e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	69db      	ldr	r3, [r3, #28]
 8008246:	f003 0303 	and.w	r3, r3, #3
 800824a:	2b00      	cmp	r3, #0
 800824c:	d003      	beq.n	8008256 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f000 fa17 	bl	8008682 <HAL_TIM_IC_CaptureCallback>
 8008254:	e005      	b.n	8008262 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f000 fa09 	bl	800866e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800825c:	6878      	ldr	r0, [r7, #4]
 800825e:	f000 fa1a 	bl	8008696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	691b      	ldr	r3, [r3, #16]
 800826e:	f003 0310 	and.w	r3, r3, #16
 8008272:	2b10      	cmp	r3, #16
 8008274:	d122      	bne.n	80082bc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	68db      	ldr	r3, [r3, #12]
 800827c:	f003 0310 	and.w	r3, r3, #16
 8008280:	2b10      	cmp	r3, #16
 8008282:	d11b      	bne.n	80082bc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	f06f 0210 	mvn.w	r2, #16
 800828c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	2208      	movs	r2, #8
 8008292:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	69db      	ldr	r3, [r3, #28]
 800829a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d003      	beq.n	80082aa <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80082a2:	6878      	ldr	r0, [r7, #4]
 80082a4:	f000 f9ed 	bl	8008682 <HAL_TIM_IC_CaptureCallback>
 80082a8:	e005      	b.n	80082b6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f9df 	bl	800866e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f9f0 	bl	8008696 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2200      	movs	r2, #0
 80082ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	691b      	ldr	r3, [r3, #16]
 80082c2:	f003 0301 	and.w	r3, r3, #1
 80082c6:	2b01      	cmp	r3, #1
 80082c8:	d10e      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	68db      	ldr	r3, [r3, #12]
 80082d0:	f003 0301 	and.w	r3, r3, #1
 80082d4:	2b01      	cmp	r3, #1
 80082d6:	d107      	bne.n	80082e8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f06f 0201 	mvn.w	r2, #1
 80082e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80082e2:	6878      	ldr	r0, [r7, #4]
 80082e4:	f7fa fa5e 	bl	80027a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	691b      	ldr	r3, [r3, #16]
 80082ee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80082f2:	2b80      	cmp	r3, #128	; 0x80
 80082f4:	d10e      	bne.n	8008314 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	68db      	ldr	r3, [r3, #12]
 80082fc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008300:	2b80      	cmp	r3, #128	; 0x80
 8008302:	d107      	bne.n	8008314 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800830c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 fd6c 	bl	8008dec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	681b      	ldr	r3, [r3, #0]
 8008318:	691b      	ldr	r3, [r3, #16]
 800831a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800831e:	2b40      	cmp	r3, #64	; 0x40
 8008320:	d10e      	bne.n	8008340 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	681b      	ldr	r3, [r3, #0]
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800832c:	2b40      	cmp	r3, #64	; 0x40
 800832e:	d107      	bne.n	8008340 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8008338:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800833a:	6878      	ldr	r0, [r7, #4]
 800833c:	f000 f9b5 	bl	80086aa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	691b      	ldr	r3, [r3, #16]
 8008346:	f003 0320 	and.w	r3, r3, #32
 800834a:	2b20      	cmp	r3, #32
 800834c:	d10e      	bne.n	800836c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	681b      	ldr	r3, [r3, #0]
 8008352:	68db      	ldr	r3, [r3, #12]
 8008354:	f003 0320 	and.w	r3, r3, #32
 8008358:	2b20      	cmp	r3, #32
 800835a:	d107      	bne.n	800836c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f06f 0220 	mvn.w	r2, #32
 8008364:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fd36 	bl	8008dd8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800836c:	bf00      	nop
 800836e:	3708      	adds	r7, #8
 8008370:	46bd      	mov	sp, r7
 8008372:	bd80      	pop	{r7, pc}

08008374 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8008374:	b580      	push	{r7, lr}
 8008376:	b084      	sub	sp, #16
 8008378:	af00      	add	r7, sp, #0
 800837a:	60f8      	str	r0, [r7, #12]
 800837c:	60b9      	str	r1, [r7, #8]
 800837e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008386:	2b01      	cmp	r3, #1
 8008388:	d101      	bne.n	800838e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800838a:	2302      	movs	r3, #2
 800838c:	e0b4      	b.n	80084f8 <HAL_TIM_PWM_ConfigChannel+0x184>
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	2201      	movs	r2, #1
 8008392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	2202      	movs	r2, #2
 800839a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	2b0c      	cmp	r3, #12
 80083a2:	f200 809f 	bhi.w	80084e4 <HAL_TIM_PWM_ConfigChannel+0x170>
 80083a6:	a201      	add	r2, pc, #4	; (adr r2, 80083ac <HAL_TIM_PWM_ConfigChannel+0x38>)
 80083a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ac:	080083e1 	.word	0x080083e1
 80083b0:	080084e5 	.word	0x080084e5
 80083b4:	080084e5 	.word	0x080084e5
 80083b8:	080084e5 	.word	0x080084e5
 80083bc:	08008421 	.word	0x08008421
 80083c0:	080084e5 	.word	0x080084e5
 80083c4:	080084e5 	.word	0x080084e5
 80083c8:	080084e5 	.word	0x080084e5
 80083cc:	08008463 	.word	0x08008463
 80083d0:	080084e5 	.word	0x080084e5
 80083d4:	080084e5 	.word	0x080084e5
 80083d8:	080084e5 	.word	0x080084e5
 80083dc:	080084a3 	.word	0x080084a3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	68b9      	ldr	r1, [r7, #8]
 80083e6:	4618      	mov	r0, r3
 80083e8:	f000 fa0a 	bl	8008800 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80083ec:	68fb      	ldr	r3, [r7, #12]
 80083ee:	681b      	ldr	r3, [r3, #0]
 80083f0:	699a      	ldr	r2, [r3, #24]
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f042 0208 	orr.w	r2, r2, #8
 80083fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	699a      	ldr	r2, [r3, #24]
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	681b      	ldr	r3, [r3, #0]
 8008406:	f022 0204 	bic.w	r2, r2, #4
 800840a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	6999      	ldr	r1, [r3, #24]
 8008412:	68bb      	ldr	r3, [r7, #8]
 8008414:	691a      	ldr	r2, [r3, #16]
 8008416:	68fb      	ldr	r3, [r7, #12]
 8008418:	681b      	ldr	r3, [r3, #0]
 800841a:	430a      	orrs	r2, r1
 800841c:	619a      	str	r2, [r3, #24]
      break;
 800841e:	e062      	b.n	80084e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	68b9      	ldr	r1, [r7, #8]
 8008426:	4618      	mov	r0, r3
 8008428:	f000 fa5a 	bl	80088e0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	699a      	ldr	r2, [r3, #24]
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800843a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	699a      	ldr	r2, [r3, #24]
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	681b      	ldr	r3, [r3, #0]
 8008446:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800844a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	6999      	ldr	r1, [r3, #24]
 8008452:	68bb      	ldr	r3, [r7, #8]
 8008454:	691b      	ldr	r3, [r3, #16]
 8008456:	021a      	lsls	r2, r3, #8
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	681b      	ldr	r3, [r3, #0]
 800845c:	430a      	orrs	r2, r1
 800845e:	619a      	str	r2, [r3, #24]
      break;
 8008460:	e041      	b.n	80084e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	68b9      	ldr	r1, [r7, #8]
 8008468:	4618      	mov	r0, r3
 800846a:	f000 faaf 	bl	80089cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	69da      	ldr	r2, [r3, #28]
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	f042 0208 	orr.w	r2, r2, #8
 800847c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800847e:	68fb      	ldr	r3, [r7, #12]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	69da      	ldr	r2, [r3, #28]
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f022 0204 	bic.w	r2, r2, #4
 800848c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	681b      	ldr	r3, [r3, #0]
 8008492:	69d9      	ldr	r1, [r3, #28]
 8008494:	68bb      	ldr	r3, [r7, #8]
 8008496:	691a      	ldr	r2, [r3, #16]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	430a      	orrs	r2, r1
 800849e:	61da      	str	r2, [r3, #28]
      break;
 80084a0:	e021      	b.n	80084e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	681b      	ldr	r3, [r3, #0]
 80084a6:	68b9      	ldr	r1, [r7, #8]
 80084a8:	4618      	mov	r0, r3
 80084aa:	f000 fb03 	bl	8008ab4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80084ae:	68fb      	ldr	r3, [r7, #12]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	69da      	ldr	r2, [r3, #28]
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80084bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	69da      	ldr	r2, [r3, #28]
 80084c4:	68fb      	ldr	r3, [r7, #12]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80084cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80084ce:	68fb      	ldr	r3, [r7, #12]
 80084d0:	681b      	ldr	r3, [r3, #0]
 80084d2:	69d9      	ldr	r1, [r3, #28]
 80084d4:	68bb      	ldr	r3, [r7, #8]
 80084d6:	691b      	ldr	r3, [r3, #16]
 80084d8:	021a      	lsls	r2, r3, #8
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	430a      	orrs	r2, r1
 80084e0:	61da      	str	r2, [r3, #28]
      break;
 80084e2:	e000      	b.n	80084e6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 80084e4:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	2201      	movs	r2, #1
 80084ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	2200      	movs	r2, #0
 80084f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80084f6:	2300      	movs	r3, #0
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3710      	adds	r7, #16
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}

08008500 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8008500:	b580      	push	{r7, lr}
 8008502:	b084      	sub	sp, #16
 8008504:	af00      	add	r7, sp, #0
 8008506:	6078      	str	r0, [r7, #4]
 8008508:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008510:	2b01      	cmp	r3, #1
 8008512:	d101      	bne.n	8008518 <HAL_TIM_ConfigClockSource+0x18>
 8008514:	2302      	movs	r3, #2
 8008516:	e0a6      	b.n	8008666 <HAL_TIM_ConfigClockSource+0x166>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	2201      	movs	r2, #1
 800851c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	2202      	movs	r2, #2
 8008524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	689b      	ldr	r3, [r3, #8]
 800852e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8008536:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800853e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68fa      	ldr	r2, [r7, #12]
 8008546:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	681b      	ldr	r3, [r3, #0]
 800854c:	2b40      	cmp	r3, #64	; 0x40
 800854e:	d067      	beq.n	8008620 <HAL_TIM_ConfigClockSource+0x120>
 8008550:	2b40      	cmp	r3, #64	; 0x40
 8008552:	d80b      	bhi.n	800856c <HAL_TIM_ConfigClockSource+0x6c>
 8008554:	2b10      	cmp	r3, #16
 8008556:	d073      	beq.n	8008640 <HAL_TIM_ConfigClockSource+0x140>
 8008558:	2b10      	cmp	r3, #16
 800855a:	d802      	bhi.n	8008562 <HAL_TIM_ConfigClockSource+0x62>
 800855c:	2b00      	cmp	r3, #0
 800855e:	d06f      	beq.n	8008640 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8008560:	e078      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8008562:	2b20      	cmp	r3, #32
 8008564:	d06c      	beq.n	8008640 <HAL_TIM_ConfigClockSource+0x140>
 8008566:	2b30      	cmp	r3, #48	; 0x30
 8008568:	d06a      	beq.n	8008640 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800856a:	e073      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800856c:	2b70      	cmp	r3, #112	; 0x70
 800856e:	d00d      	beq.n	800858c <HAL_TIM_ConfigClockSource+0x8c>
 8008570:	2b70      	cmp	r3, #112	; 0x70
 8008572:	d804      	bhi.n	800857e <HAL_TIM_ConfigClockSource+0x7e>
 8008574:	2b50      	cmp	r3, #80	; 0x50
 8008576:	d033      	beq.n	80085e0 <HAL_TIM_ConfigClockSource+0xe0>
 8008578:	2b60      	cmp	r3, #96	; 0x60
 800857a:	d041      	beq.n	8008600 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800857c:	e06a      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800857e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008582:	d066      	beq.n	8008652 <HAL_TIM_ConfigClockSource+0x152>
 8008584:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008588:	d017      	beq.n	80085ba <HAL_TIM_ConfigClockSource+0xba>
      break;
 800858a:	e063      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	6818      	ldr	r0, [r3, #0]
 8008590:	683b      	ldr	r3, [r7, #0]
 8008592:	6899      	ldr	r1, [r3, #8]
 8008594:	683b      	ldr	r3, [r7, #0]
 8008596:	685a      	ldr	r2, [r3, #4]
 8008598:	683b      	ldr	r3, [r7, #0]
 800859a:	68db      	ldr	r3, [r3, #12]
 800859c:	f000 fb5a 	bl	8008c54 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	681b      	ldr	r3, [r3, #0]
 80085a4:	689b      	ldr	r3, [r3, #8]
 80085a6:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80085ae:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	609a      	str	r2, [r3, #8]
      break;
 80085b8:	e04c      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	6818      	ldr	r0, [r3, #0]
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	6899      	ldr	r1, [r3, #8]
 80085c2:	683b      	ldr	r3, [r7, #0]
 80085c4:	685a      	ldr	r2, [r3, #4]
 80085c6:	683b      	ldr	r3, [r7, #0]
 80085c8:	68db      	ldr	r3, [r3, #12]
 80085ca:	f000 fb43 	bl	8008c54 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	689a      	ldr	r2, [r3, #8]
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80085dc:	609a      	str	r2, [r3, #8]
      break;
 80085de:	e039      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	6818      	ldr	r0, [r3, #0]
 80085e4:	683b      	ldr	r3, [r7, #0]
 80085e6:	6859      	ldr	r1, [r3, #4]
 80085e8:	683b      	ldr	r3, [r7, #0]
 80085ea:	68db      	ldr	r3, [r3, #12]
 80085ec:	461a      	mov	r2, r3
 80085ee:	f000 fab7 	bl	8008b60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	2150      	movs	r1, #80	; 0x50
 80085f8:	4618      	mov	r0, r3
 80085fa:	f000 fb10 	bl	8008c1e <TIM_ITRx_SetConfig>
      break;
 80085fe:	e029      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	6818      	ldr	r0, [r3, #0]
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	6859      	ldr	r1, [r3, #4]
 8008608:	683b      	ldr	r3, [r7, #0]
 800860a:	68db      	ldr	r3, [r3, #12]
 800860c:	461a      	mov	r2, r3
 800860e:	f000 fad6 	bl	8008bbe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	2160      	movs	r1, #96	; 0x60
 8008618:	4618      	mov	r0, r3
 800861a:	f000 fb00 	bl	8008c1e <TIM_ITRx_SetConfig>
      break;
 800861e:	e019      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	6818      	ldr	r0, [r3, #0]
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	6859      	ldr	r1, [r3, #4]
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	68db      	ldr	r3, [r3, #12]
 800862c:	461a      	mov	r2, r3
 800862e:	f000 fa97 	bl	8008b60 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	2140      	movs	r1, #64	; 0x40
 8008638:	4618      	mov	r0, r3
 800863a:	f000 faf0 	bl	8008c1e <TIM_ITRx_SetConfig>
      break;
 800863e:	e009      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681a      	ldr	r2, [r3, #0]
 8008644:	683b      	ldr	r3, [r7, #0]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	4619      	mov	r1, r3
 800864a:	4610      	mov	r0, r2
 800864c:	f000 fae7 	bl	8008c1e <TIM_ITRx_SetConfig>
      break;
 8008650:	e000      	b.n	8008654 <HAL_TIM_ConfigClockSource+0x154>
      break;
 8008652:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	2201      	movs	r2, #1
 8008658:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	2200      	movs	r2, #0
 8008660:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3710      	adds	r7, #16
 800866a:	46bd      	mov	sp, r7
 800866c:	bd80      	pop	{r7, pc}

0800866e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8008676:	bf00      	nop
 8008678:	370c      	adds	r7, #12
 800867a:	46bd      	mov	sp, r7
 800867c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008680:	4770      	bx	lr

08008682 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8008682:	b480      	push	{r7}
 8008684:	b083      	sub	sp, #12
 8008686:	af00      	add	r7, sp, #0
 8008688:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800868a:	bf00      	nop
 800868c:	370c      	adds	r7, #12
 800868e:	46bd      	mov	sp, r7
 8008690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008694:	4770      	bx	lr

08008696 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8008696:	b480      	push	{r7}
 8008698:	b083      	sub	sp, #12
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800869e:	bf00      	nop
 80086a0:	370c      	adds	r7, #12
 80086a2:	46bd      	mov	sp, r7
 80086a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086a8:	4770      	bx	lr

080086aa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80086aa:	b480      	push	{r7}
 80086ac:	b083      	sub	sp, #12
 80086ae:	af00      	add	r7, sp, #0
 80086b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80086b2:	bf00      	nop
 80086b4:	370c      	adds	r7, #12
 80086b6:	46bd      	mov	sp, r7
 80086b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086bc:	4770      	bx	lr
	...

080086c0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	4a40      	ldr	r2, [pc, #256]	; (80087d4 <TIM_Base_SetConfig+0x114>)
 80086d4:	4293      	cmp	r3, r2
 80086d6:	d013      	beq.n	8008700 <TIM_Base_SetConfig+0x40>
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80086de:	d00f      	beq.n	8008700 <TIM_Base_SetConfig+0x40>
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	4a3d      	ldr	r2, [pc, #244]	; (80087d8 <TIM_Base_SetConfig+0x118>)
 80086e4:	4293      	cmp	r3, r2
 80086e6:	d00b      	beq.n	8008700 <TIM_Base_SetConfig+0x40>
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	4a3c      	ldr	r2, [pc, #240]	; (80087dc <TIM_Base_SetConfig+0x11c>)
 80086ec:	4293      	cmp	r3, r2
 80086ee:	d007      	beq.n	8008700 <TIM_Base_SetConfig+0x40>
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	4a3b      	ldr	r2, [pc, #236]	; (80087e0 <TIM_Base_SetConfig+0x120>)
 80086f4:	4293      	cmp	r3, r2
 80086f6:	d003      	beq.n	8008700 <TIM_Base_SetConfig+0x40>
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	4a3a      	ldr	r2, [pc, #232]	; (80087e4 <TIM_Base_SetConfig+0x124>)
 80086fc:	4293      	cmp	r3, r2
 80086fe:	d108      	bne.n	8008712 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008706:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008708:	683b      	ldr	r3, [r7, #0]
 800870a:	685b      	ldr	r3, [r3, #4]
 800870c:	68fa      	ldr	r2, [r7, #12]
 800870e:	4313      	orrs	r3, r2
 8008710:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	4a2f      	ldr	r2, [pc, #188]	; (80087d4 <TIM_Base_SetConfig+0x114>)
 8008716:	4293      	cmp	r3, r2
 8008718:	d02b      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008720:	d027      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	4a2c      	ldr	r2, [pc, #176]	; (80087d8 <TIM_Base_SetConfig+0x118>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d023      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	4a2b      	ldr	r2, [pc, #172]	; (80087dc <TIM_Base_SetConfig+0x11c>)
 800872e:	4293      	cmp	r3, r2
 8008730:	d01f      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	4a2a      	ldr	r2, [pc, #168]	; (80087e0 <TIM_Base_SetConfig+0x120>)
 8008736:	4293      	cmp	r3, r2
 8008738:	d01b      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	4a29      	ldr	r2, [pc, #164]	; (80087e4 <TIM_Base_SetConfig+0x124>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d017      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	4a28      	ldr	r2, [pc, #160]	; (80087e8 <TIM_Base_SetConfig+0x128>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d013      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	4a27      	ldr	r2, [pc, #156]	; (80087ec <TIM_Base_SetConfig+0x12c>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d00f      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	4a26      	ldr	r2, [pc, #152]	; (80087f0 <TIM_Base_SetConfig+0x130>)
 8008756:	4293      	cmp	r3, r2
 8008758:	d00b      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	4a25      	ldr	r2, [pc, #148]	; (80087f4 <TIM_Base_SetConfig+0x134>)
 800875e:	4293      	cmp	r3, r2
 8008760:	d007      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	4a24      	ldr	r2, [pc, #144]	; (80087f8 <TIM_Base_SetConfig+0x138>)
 8008766:	4293      	cmp	r3, r2
 8008768:	d003      	beq.n	8008772 <TIM_Base_SetConfig+0xb2>
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	4a23      	ldr	r2, [pc, #140]	; (80087fc <TIM_Base_SetConfig+0x13c>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d108      	bne.n	8008784 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008778:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800877a:	683b      	ldr	r3, [r7, #0]
 800877c:	68db      	ldr	r3, [r3, #12]
 800877e:	68fa      	ldr	r2, [r7, #12]
 8008780:	4313      	orrs	r3, r2
 8008782:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008784:	68fb      	ldr	r3, [r7, #12]
 8008786:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	695b      	ldr	r3, [r3, #20]
 800878e:	4313      	orrs	r3, r2
 8008790:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	68fa      	ldr	r2, [r7, #12]
 8008796:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	689a      	ldr	r2, [r3, #8]
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	681a      	ldr	r2, [r3, #0]
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	4a0a      	ldr	r2, [pc, #40]	; (80087d4 <TIM_Base_SetConfig+0x114>)
 80087ac:	4293      	cmp	r3, r2
 80087ae:	d003      	beq.n	80087b8 <TIM_Base_SetConfig+0xf8>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	4a0c      	ldr	r2, [pc, #48]	; (80087e4 <TIM_Base_SetConfig+0x124>)
 80087b4:	4293      	cmp	r3, r2
 80087b6:	d103      	bne.n	80087c0 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80087b8:	683b      	ldr	r3, [r7, #0]
 80087ba:	691a      	ldr	r2, [r3, #16]
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	2201      	movs	r2, #1
 80087c4:	615a      	str	r2, [r3, #20]
}
 80087c6:	bf00      	nop
 80087c8:	3714      	adds	r7, #20
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	40010000 	.word	0x40010000
 80087d8:	40000400 	.word	0x40000400
 80087dc:	40000800 	.word	0x40000800
 80087e0:	40000c00 	.word	0x40000c00
 80087e4:	40010400 	.word	0x40010400
 80087e8:	40014000 	.word	0x40014000
 80087ec:	40014400 	.word	0x40014400
 80087f0:	40014800 	.word	0x40014800
 80087f4:	40001800 	.word	0x40001800
 80087f8:	40001c00 	.word	0x40001c00
 80087fc:	40002000 	.word	0x40002000

08008800 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008800:	b480      	push	{r7}
 8008802:	b087      	sub	sp, #28
 8008804:	af00      	add	r7, sp, #0
 8008806:	6078      	str	r0, [r7, #4]
 8008808:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	6a1b      	ldr	r3, [r3, #32]
 800880e:	f023 0201 	bic.w	r2, r3, #1
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	6a1b      	ldr	r3, [r3, #32]
 800881a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	699b      	ldr	r3, [r3, #24]
 8008826:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800882e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	f023 0303 	bic.w	r3, r3, #3
 8008836:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008838:	683b      	ldr	r3, [r7, #0]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	68fa      	ldr	r2, [r7, #12]
 800883e:	4313      	orrs	r3, r2
 8008840:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008842:	697b      	ldr	r3, [r7, #20]
 8008844:	f023 0302 	bic.w	r3, r3, #2
 8008848:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800884a:	683b      	ldr	r3, [r7, #0]
 800884c:	689b      	ldr	r3, [r3, #8]
 800884e:	697a      	ldr	r2, [r7, #20]
 8008850:	4313      	orrs	r3, r2
 8008852:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	4a20      	ldr	r2, [pc, #128]	; (80088d8 <TIM_OC1_SetConfig+0xd8>)
 8008858:	4293      	cmp	r3, r2
 800885a:	d003      	beq.n	8008864 <TIM_OC1_SetConfig+0x64>
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	4a1f      	ldr	r2, [pc, #124]	; (80088dc <TIM_OC1_SetConfig+0xdc>)
 8008860:	4293      	cmp	r3, r2
 8008862:	d10c      	bne.n	800887e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008864:	697b      	ldr	r3, [r7, #20]
 8008866:	f023 0308 	bic.w	r3, r3, #8
 800886a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	68db      	ldr	r3, [r3, #12]
 8008870:	697a      	ldr	r2, [r7, #20]
 8008872:	4313      	orrs	r3, r2
 8008874:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	f023 0304 	bic.w	r3, r3, #4
 800887c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	4a15      	ldr	r2, [pc, #84]	; (80088d8 <TIM_OC1_SetConfig+0xd8>)
 8008882:	4293      	cmp	r3, r2
 8008884:	d003      	beq.n	800888e <TIM_OC1_SetConfig+0x8e>
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	4a14      	ldr	r2, [pc, #80]	; (80088dc <TIM_OC1_SetConfig+0xdc>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d111      	bne.n	80088b2 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800888e:	693b      	ldr	r3, [r7, #16]
 8008890:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008894:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800889c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	695b      	ldr	r3, [r3, #20]
 80088a2:	693a      	ldr	r2, [r7, #16]
 80088a4:	4313      	orrs	r3, r2
 80088a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	699b      	ldr	r3, [r3, #24]
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	693a      	ldr	r2, [r7, #16]
 80088b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	68fa      	ldr	r2, [r7, #12]
 80088bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80088be:	683b      	ldr	r3, [r7, #0]
 80088c0:	685a      	ldr	r2, [r3, #4]
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	697a      	ldr	r2, [r7, #20]
 80088ca:	621a      	str	r2, [r3, #32]
}
 80088cc:	bf00      	nop
 80088ce:	371c      	adds	r7, #28
 80088d0:	46bd      	mov	sp, r7
 80088d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d6:	4770      	bx	lr
 80088d8:	40010000 	.word	0x40010000
 80088dc:	40010400 	.word	0x40010400

080088e0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80088e0:	b480      	push	{r7}
 80088e2:	b087      	sub	sp, #28
 80088e4:	af00      	add	r7, sp, #0
 80088e6:	6078      	str	r0, [r7, #4]
 80088e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	6a1b      	ldr	r3, [r3, #32]
 80088ee:	f023 0210 	bic.w	r2, r3, #16
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	6a1b      	ldr	r3, [r3, #32]
 80088fa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	685b      	ldr	r3, [r3, #4]
 8008900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	699b      	ldr	r3, [r3, #24]
 8008906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800890e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008916:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	021b      	lsls	r3, r3, #8
 800891e:	68fa      	ldr	r2, [r7, #12]
 8008920:	4313      	orrs	r3, r2
 8008922:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8008924:	697b      	ldr	r3, [r7, #20]
 8008926:	f023 0320 	bic.w	r3, r3, #32
 800892a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800892c:	683b      	ldr	r3, [r7, #0]
 800892e:	689b      	ldr	r3, [r3, #8]
 8008930:	011b      	lsls	r3, r3, #4
 8008932:	697a      	ldr	r2, [r7, #20]
 8008934:	4313      	orrs	r3, r2
 8008936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	4a22      	ldr	r2, [pc, #136]	; (80089c4 <TIM_OC2_SetConfig+0xe4>)
 800893c:	4293      	cmp	r3, r2
 800893e:	d003      	beq.n	8008948 <TIM_OC2_SetConfig+0x68>
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	4a21      	ldr	r2, [pc, #132]	; (80089c8 <TIM_OC2_SetConfig+0xe8>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d10d      	bne.n	8008964 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008948:	697b      	ldr	r3, [r7, #20]
 800894a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800894e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	68db      	ldr	r3, [r3, #12]
 8008954:	011b      	lsls	r3, r3, #4
 8008956:	697a      	ldr	r2, [r7, #20]
 8008958:	4313      	orrs	r3, r2
 800895a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800895c:	697b      	ldr	r3, [r7, #20]
 800895e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008962:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	4a17      	ldr	r2, [pc, #92]	; (80089c4 <TIM_OC2_SetConfig+0xe4>)
 8008968:	4293      	cmp	r3, r2
 800896a:	d003      	beq.n	8008974 <TIM_OC2_SetConfig+0x94>
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	4a16      	ldr	r2, [pc, #88]	; (80089c8 <TIM_OC2_SetConfig+0xe8>)
 8008970:	4293      	cmp	r3, r2
 8008972:	d113      	bne.n	800899c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008974:	693b      	ldr	r3, [r7, #16]
 8008976:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800897a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800897c:	693b      	ldr	r3, [r7, #16]
 800897e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008982:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	695b      	ldr	r3, [r3, #20]
 8008988:	009b      	lsls	r3, r3, #2
 800898a:	693a      	ldr	r2, [r7, #16]
 800898c:	4313      	orrs	r3, r2
 800898e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	699b      	ldr	r3, [r3, #24]
 8008994:	009b      	lsls	r3, r3, #2
 8008996:	693a      	ldr	r2, [r7, #16]
 8008998:	4313      	orrs	r3, r2
 800899a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	693a      	ldr	r2, [r7, #16]
 80089a0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80089a8:	683b      	ldr	r3, [r7, #0]
 80089aa:	685a      	ldr	r2, [r3, #4]
 80089ac:	687b      	ldr	r3, [r7, #4]
 80089ae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	697a      	ldr	r2, [r7, #20]
 80089b4:	621a      	str	r2, [r3, #32]
}
 80089b6:	bf00      	nop
 80089b8:	371c      	adds	r7, #28
 80089ba:	46bd      	mov	sp, r7
 80089bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c0:	4770      	bx	lr
 80089c2:	bf00      	nop
 80089c4:	40010000 	.word	0x40010000
 80089c8:	40010400 	.word	0x40010400

080089cc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80089cc:	b480      	push	{r7}
 80089ce:	b087      	sub	sp, #28
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	6078      	str	r0, [r7, #4]
 80089d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	6a1b      	ldr	r3, [r3, #32]
 80089da:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	6a1b      	ldr	r3, [r3, #32]
 80089e6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	685b      	ldr	r3, [r3, #4]
 80089ec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	69db      	ldr	r3, [r3, #28]
 80089f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089fa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f023 0303 	bic.w	r3, r3, #3
 8008a02:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	681b      	ldr	r3, [r3, #0]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8008a0e:	697b      	ldr	r3, [r7, #20]
 8008a10:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8008a14:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	689b      	ldr	r3, [r3, #8]
 8008a1a:	021b      	lsls	r3, r3, #8
 8008a1c:	697a      	ldr	r2, [r7, #20]
 8008a1e:	4313      	orrs	r3, r2
 8008a20:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	4a21      	ldr	r2, [pc, #132]	; (8008aac <TIM_OC3_SetConfig+0xe0>)
 8008a26:	4293      	cmp	r3, r2
 8008a28:	d003      	beq.n	8008a32 <TIM_OC3_SetConfig+0x66>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	4a20      	ldr	r2, [pc, #128]	; (8008ab0 <TIM_OC3_SetConfig+0xe4>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d10d      	bne.n	8008a4e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008a32:	697b      	ldr	r3, [r7, #20]
 8008a34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008a38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8008a3a:	683b      	ldr	r3, [r7, #0]
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	021b      	lsls	r3, r3, #8
 8008a40:	697a      	ldr	r2, [r7, #20]
 8008a42:	4313      	orrs	r3, r2
 8008a44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008a46:	697b      	ldr	r3, [r7, #20]
 8008a48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008a4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	4a16      	ldr	r2, [pc, #88]	; (8008aac <TIM_OC3_SetConfig+0xe0>)
 8008a52:	4293      	cmp	r3, r2
 8008a54:	d003      	beq.n	8008a5e <TIM_OC3_SetConfig+0x92>
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	4a15      	ldr	r2, [pc, #84]	; (8008ab0 <TIM_OC3_SetConfig+0xe4>)
 8008a5a:	4293      	cmp	r3, r2
 8008a5c:	d113      	bne.n	8008a86 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8008a5e:	693b      	ldr	r3, [r7, #16]
 8008a60:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008a64:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008a66:	693b      	ldr	r3, [r7, #16]
 8008a68:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	695b      	ldr	r3, [r3, #20]
 8008a72:	011b      	lsls	r3, r3, #4
 8008a74:	693a      	ldr	r2, [r7, #16]
 8008a76:	4313      	orrs	r3, r2
 8008a78:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	699b      	ldr	r3, [r3, #24]
 8008a7e:	011b      	lsls	r3, r3, #4
 8008a80:	693a      	ldr	r2, [r7, #16]
 8008a82:	4313      	orrs	r3, r2
 8008a84:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	693a      	ldr	r2, [r7, #16]
 8008a8a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	68fa      	ldr	r2, [r7, #12]
 8008a90:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008a92:	683b      	ldr	r3, [r7, #0]
 8008a94:	685a      	ldr	r2, [r3, #4]
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	697a      	ldr	r2, [r7, #20]
 8008a9e:	621a      	str	r2, [r3, #32]
}
 8008aa0:	bf00      	nop
 8008aa2:	371c      	adds	r7, #28
 8008aa4:	46bd      	mov	sp, r7
 8008aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aaa:	4770      	bx	lr
 8008aac:	40010000 	.word	0x40010000
 8008ab0:	40010400 	.word	0x40010400

08008ab4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008ab4:	b480      	push	{r7}
 8008ab6:	b087      	sub	sp, #28
 8008ab8:	af00      	add	r7, sp, #0
 8008aba:	6078      	str	r0, [r7, #4]
 8008abc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	6a1b      	ldr	r3, [r3, #32]
 8008ac2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	6a1b      	ldr	r3, [r3, #32]
 8008ace:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	685b      	ldr	r3, [r3, #4]
 8008ad4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	69db      	ldr	r3, [r3, #28]
 8008ada:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ae2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008aea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	681b      	ldr	r3, [r3, #0]
 8008af0:	021b      	lsls	r3, r3, #8
 8008af2:	68fa      	ldr	r2, [r7, #12]
 8008af4:	4313      	orrs	r3, r2
 8008af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008af8:	693b      	ldr	r3, [r7, #16]
 8008afa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008afe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008b00:	683b      	ldr	r3, [r7, #0]
 8008b02:	689b      	ldr	r3, [r3, #8]
 8008b04:	031b      	lsls	r3, r3, #12
 8008b06:	693a      	ldr	r2, [r7, #16]
 8008b08:	4313      	orrs	r3, r2
 8008b0a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	4a12      	ldr	r2, [pc, #72]	; (8008b58 <TIM_OC4_SetConfig+0xa4>)
 8008b10:	4293      	cmp	r3, r2
 8008b12:	d003      	beq.n	8008b1c <TIM_OC4_SetConfig+0x68>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	4a11      	ldr	r2, [pc, #68]	; (8008b5c <TIM_OC4_SetConfig+0xa8>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d109      	bne.n	8008b30 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8008b1c:	697b      	ldr	r3, [r7, #20]
 8008b1e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008b22:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	695b      	ldr	r3, [r3, #20]
 8008b28:	019b      	lsls	r3, r3, #6
 8008b2a:	697a      	ldr	r2, [r7, #20]
 8008b2c:	4313      	orrs	r3, r2
 8008b2e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	697a      	ldr	r2, [r7, #20]
 8008b34:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	68fa      	ldr	r2, [r7, #12]
 8008b3a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	685a      	ldr	r2, [r3, #4]
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	693a      	ldr	r2, [r7, #16]
 8008b48:	621a      	str	r2, [r3, #32]
}
 8008b4a:	bf00      	nop
 8008b4c:	371c      	adds	r7, #28
 8008b4e:	46bd      	mov	sp, r7
 8008b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b54:	4770      	bx	lr
 8008b56:	bf00      	nop
 8008b58:	40010000 	.word	0x40010000
 8008b5c:	40010400 	.word	0x40010400

08008b60 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008b60:	b480      	push	{r7}
 8008b62:	b087      	sub	sp, #28
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	6a1b      	ldr	r3, [r3, #32]
 8008b70:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	6a1b      	ldr	r3, [r3, #32]
 8008b76:	f023 0201 	bic.w	r2, r3, #1
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	699b      	ldr	r3, [r3, #24]
 8008b82:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008b84:	693b      	ldr	r3, [r7, #16]
 8008b86:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008b8a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008b8c:	687b      	ldr	r3, [r7, #4]
 8008b8e:	011b      	lsls	r3, r3, #4
 8008b90:	693a      	ldr	r2, [r7, #16]
 8008b92:	4313      	orrs	r3, r2
 8008b94:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	f023 030a 	bic.w	r3, r3, #10
 8008b9c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008b9e:	697a      	ldr	r2, [r7, #20]
 8008ba0:	68bb      	ldr	r3, [r7, #8]
 8008ba2:	4313      	orrs	r3, r2
 8008ba4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	693a      	ldr	r2, [r7, #16]
 8008baa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	697a      	ldr	r2, [r7, #20]
 8008bb0:	621a      	str	r2, [r3, #32]
}
 8008bb2:	bf00      	nop
 8008bb4:	371c      	adds	r7, #28
 8008bb6:	46bd      	mov	sp, r7
 8008bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bbc:	4770      	bx	lr

08008bbe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008bbe:	b480      	push	{r7}
 8008bc0:	b087      	sub	sp, #28
 8008bc2:	af00      	add	r7, sp, #0
 8008bc4:	60f8      	str	r0, [r7, #12]
 8008bc6:	60b9      	str	r1, [r7, #8]
 8008bc8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008bca:	68fb      	ldr	r3, [r7, #12]
 8008bcc:	6a1b      	ldr	r3, [r3, #32]
 8008bce:	f023 0210 	bic.w	r2, r3, #16
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	699b      	ldr	r3, [r3, #24]
 8008bda:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6a1b      	ldr	r3, [r3, #32]
 8008be0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008be8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	031b      	lsls	r3, r3, #12
 8008bee:	697a      	ldr	r2, [r7, #20]
 8008bf0:	4313      	orrs	r3, r2
 8008bf2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008bf4:	693b      	ldr	r3, [r7, #16]
 8008bf6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008bfa:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008bfc:	68bb      	ldr	r3, [r7, #8]
 8008bfe:	011b      	lsls	r3, r3, #4
 8008c00:	693a      	ldr	r2, [r7, #16]
 8008c02:	4313      	orrs	r3, r2
 8008c04:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	697a      	ldr	r2, [r7, #20]
 8008c0a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008c0c:	68fb      	ldr	r3, [r7, #12]
 8008c0e:	693a      	ldr	r2, [r7, #16]
 8008c10:	621a      	str	r2, [r3, #32]
}
 8008c12:	bf00      	nop
 8008c14:	371c      	adds	r7, #28
 8008c16:	46bd      	mov	sp, r7
 8008c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c1c:	4770      	bx	lr

08008c1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008c1e:	b480      	push	{r7}
 8008c20:	b085      	sub	sp, #20
 8008c22:	af00      	add	r7, sp, #0
 8008c24:	6078      	str	r0, [r7, #4]
 8008c26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008c36:	683a      	ldr	r2, [r7, #0]
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	4313      	orrs	r3, r2
 8008c3c:	f043 0307 	orr.w	r3, r3, #7
 8008c40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	68fa      	ldr	r2, [r7, #12]
 8008c46:	609a      	str	r2, [r3, #8]
}
 8008c48:	bf00      	nop
 8008c4a:	3714      	adds	r7, #20
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c52:	4770      	bx	lr

08008c54 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008c54:	b480      	push	{r7}
 8008c56:	b087      	sub	sp, #28
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	60f8      	str	r0, [r7, #12]
 8008c5c:	60b9      	str	r1, [r7, #8]
 8008c5e:	607a      	str	r2, [r7, #4]
 8008c60:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	689b      	ldr	r3, [r3, #8]
 8008c66:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008c68:	697b      	ldr	r3, [r7, #20]
 8008c6a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008c6e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	021a      	lsls	r2, r3, #8
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	431a      	orrs	r2, r3
 8008c78:	68bb      	ldr	r3, [r7, #8]
 8008c7a:	4313      	orrs	r3, r2
 8008c7c:	697a      	ldr	r2, [r7, #20]
 8008c7e:	4313      	orrs	r3, r2
 8008c80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	697a      	ldr	r2, [r7, #20]
 8008c86:	609a      	str	r2, [r3, #8]
}
 8008c88:	bf00      	nop
 8008c8a:	371c      	adds	r7, #28
 8008c8c:	46bd      	mov	sp, r7
 8008c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c92:	4770      	bx	lr

08008c94 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b087      	sub	sp, #28
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	60f8      	str	r0, [r7, #12]
 8008c9c:	60b9      	str	r1, [r7, #8]
 8008c9e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008ca0:	68bb      	ldr	r3, [r7, #8]
 8008ca2:	f003 031f 	and.w	r3, r3, #31
 8008ca6:	2201      	movs	r2, #1
 8008ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8008cac:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6a1a      	ldr	r2, [r3, #32]
 8008cb2:	697b      	ldr	r3, [r7, #20]
 8008cb4:	43db      	mvns	r3, r3
 8008cb6:	401a      	ands	r2, r3
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	6a1a      	ldr	r2, [r3, #32]
 8008cc0:	68bb      	ldr	r3, [r7, #8]
 8008cc2:	f003 031f 	and.w	r3, r3, #31
 8008cc6:	6879      	ldr	r1, [r7, #4]
 8008cc8:	fa01 f303 	lsl.w	r3, r1, r3
 8008ccc:	431a      	orrs	r2, r3
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	621a      	str	r2, [r3, #32]
}
 8008cd2:	bf00      	nop
 8008cd4:	371c      	adds	r7, #28
 8008cd6:	46bd      	mov	sp, r7
 8008cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cdc:	4770      	bx	lr
	...

08008ce0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008ce0:	b480      	push	{r7}
 8008ce2:	b085      	sub	sp, #20
 8008ce4:	af00      	add	r7, sp, #0
 8008ce6:	6078      	str	r0, [r7, #4]
 8008ce8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008cf0:	2b01      	cmp	r3, #1
 8008cf2:	d101      	bne.n	8008cf8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008cf4:	2302      	movs	r3, #2
 8008cf6:	e05a      	b.n	8008dae <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2201      	movs	r2, #1
 8008cfc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	2202      	movs	r2, #2
 8008d04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	689b      	ldr	r3, [r3, #8]
 8008d16:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d1e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008d20:	683b      	ldr	r3, [r7, #0]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	68fa      	ldr	r2, [r7, #12]
 8008d26:	4313      	orrs	r3, r2
 8008d28:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68fa      	ldr	r2, [r7, #12]
 8008d30:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	4a21      	ldr	r2, [pc, #132]	; (8008dbc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008d38:	4293      	cmp	r3, r2
 8008d3a:	d022      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008d44:	d01d      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	681b      	ldr	r3, [r3, #0]
 8008d4a:	4a1d      	ldr	r2, [pc, #116]	; (8008dc0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	d018      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	4a1b      	ldr	r2, [pc, #108]	; (8008dc4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008d56:	4293      	cmp	r3, r2
 8008d58:	d013      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a1a      	ldr	r2, [pc, #104]	; (8008dc8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d00e      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	4a18      	ldr	r2, [pc, #96]	; (8008dcc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8008d6a:	4293      	cmp	r3, r2
 8008d6c:	d009      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a17      	ldr	r2, [pc, #92]	; (8008dd0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d004      	beq.n	8008d82 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	4a15      	ldr	r2, [pc, #84]	; (8008dd4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008d7e:	4293      	cmp	r3, r2
 8008d80:	d10c      	bne.n	8008d9c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008d82:	68bb      	ldr	r3, [r7, #8]
 8008d84:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008d88:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008d8a:	683b      	ldr	r3, [r7, #0]
 8008d8c:	685b      	ldr	r3, [r3, #4]
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	4313      	orrs	r3, r2
 8008d92:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	68ba      	ldr	r2, [r7, #8]
 8008d9a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2201      	movs	r2, #1
 8008da0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3714      	adds	r7, #20
 8008db2:	46bd      	mov	sp, r7
 8008db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db8:	4770      	bx	lr
 8008dba:	bf00      	nop
 8008dbc:	40010000 	.word	0x40010000
 8008dc0:	40000400 	.word	0x40000400
 8008dc4:	40000800 	.word	0x40000800
 8008dc8:	40000c00 	.word	0x40000c00
 8008dcc:	40010400 	.word	0x40010400
 8008dd0:	40014000 	.word	0x40014000
 8008dd4:	40001800 	.word	0x40001800

08008dd8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008dd8:	b480      	push	{r7}
 8008dda:	b083      	sub	sp, #12
 8008ddc:	af00      	add	r7, sp, #0
 8008dde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008de0:	bf00      	nop
 8008de2:	370c      	adds	r7, #12
 8008de4:	46bd      	mov	sp, r7
 8008de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dea:	4770      	bx	lr

08008dec <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8008df4:	bf00      	nop
 8008df6:	370c      	adds	r7, #12
 8008df8:	46bd      	mov	sp, r7
 8008dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfe:	4770      	bx	lr

08008e00 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b082      	sub	sp, #8
 8008e04:	af00      	add	r7, sp, #0
 8008e06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	2b00      	cmp	r3, #0
 8008e0c:	d101      	bne.n	8008e12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008e0e:	2301      	movs	r3, #1
 8008e10:	e03f      	b.n	8008e92 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8008e18:	b2db      	uxtb	r3, r3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d106      	bne.n	8008e2c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2200      	movs	r2, #0
 8008e22:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008e26:	6878      	ldr	r0, [r7, #4]
 8008e28:	f7f9 ff6c 	bl	8002d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	2224      	movs	r2, #36	; 0x24
 8008e30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	68da      	ldr	r2, [r3, #12]
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008e42:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008e44:	6878      	ldr	r0, [r7, #4]
 8008e46:	f000 f829 	bl	8008e9c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	691a      	ldr	r2, [r3, #16]
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008e58:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	695a      	ldr	r2, [r3, #20]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008e68:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	68da      	ldr	r2, [r3, #12]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8008e78:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	2200      	movs	r2, #0
 8008e7e:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	2220      	movs	r2, #32
 8008e84:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2220      	movs	r2, #32
 8008e8c:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8008e90:	2300      	movs	r3, #0
}
 8008e92:	4618      	mov	r0, r3
 8008e94:	3708      	adds	r7, #8
 8008e96:	46bd      	mov	sp, r7
 8008e98:	bd80      	pop	{r7, pc}
	...

08008e9c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008e9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ea0:	b085      	sub	sp, #20
 8008ea2:	af00      	add	r7, sp, #0
 8008ea4:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	691b      	ldr	r3, [r3, #16]
 8008eac:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	68da      	ldr	r2, [r3, #12]
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	430a      	orrs	r2, r1
 8008eba:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	689a      	ldr	r2, [r3, #8]
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	691b      	ldr	r3, [r3, #16]
 8008ec4:	431a      	orrs	r2, r3
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	695b      	ldr	r3, [r3, #20]
 8008eca:	431a      	orrs	r2, r3
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	69db      	ldr	r3, [r3, #28]
 8008ed0:	4313      	orrs	r3, r2
 8008ed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	68db      	ldr	r3, [r3, #12]
 8008eda:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8008ede:	f023 030c 	bic.w	r3, r3, #12
 8008ee2:	687a      	ldr	r2, [r7, #4]
 8008ee4:	6812      	ldr	r2, [r2, #0]
 8008ee6:	68f9      	ldr	r1, [r7, #12]
 8008ee8:	430b      	orrs	r3, r1
 8008eea:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	695b      	ldr	r3, [r3, #20]
 8008ef2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	699a      	ldr	r2, [r3, #24]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	430a      	orrs	r2, r1
 8008f00:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	69db      	ldr	r3, [r3, #28]
 8008f06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008f0a:	f040 818b 	bne.w	8009224 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008f0e:	687b      	ldr	r3, [r7, #4]
 8008f10:	681b      	ldr	r3, [r3, #0]
 8008f12:	4ac1      	ldr	r2, [pc, #772]	; (8009218 <UART_SetConfig+0x37c>)
 8008f14:	4293      	cmp	r3, r2
 8008f16:	d005      	beq.n	8008f24 <UART_SetConfig+0x88>
 8008f18:	687b      	ldr	r3, [r7, #4]
 8008f1a:	681b      	ldr	r3, [r3, #0]
 8008f1c:	4abf      	ldr	r2, [pc, #764]	; (800921c <UART_SetConfig+0x380>)
 8008f1e:	4293      	cmp	r3, r2
 8008f20:	f040 80bd 	bne.w	800909e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008f24:	f7fc fdee 	bl	8005b04 <HAL_RCC_GetPCLK2Freq>
 8008f28:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008f2a:	68bb      	ldr	r3, [r7, #8]
 8008f2c:	461d      	mov	r5, r3
 8008f2e:	f04f 0600 	mov.w	r6, #0
 8008f32:	46a8      	mov	r8, r5
 8008f34:	46b1      	mov	r9, r6
 8008f36:	eb18 0308 	adds.w	r3, r8, r8
 8008f3a:	eb49 0409 	adc.w	r4, r9, r9
 8008f3e:	4698      	mov	r8, r3
 8008f40:	46a1      	mov	r9, r4
 8008f42:	eb18 0805 	adds.w	r8, r8, r5
 8008f46:	eb49 0906 	adc.w	r9, r9, r6
 8008f4a:	f04f 0100 	mov.w	r1, #0
 8008f4e:	f04f 0200 	mov.w	r2, #0
 8008f52:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008f56:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008f5a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008f5e:	4688      	mov	r8, r1
 8008f60:	4691      	mov	r9, r2
 8008f62:	eb18 0005 	adds.w	r0, r8, r5
 8008f66:	eb49 0106 	adc.w	r1, r9, r6
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	461d      	mov	r5, r3
 8008f70:	f04f 0600 	mov.w	r6, #0
 8008f74:	196b      	adds	r3, r5, r5
 8008f76:	eb46 0406 	adc.w	r4, r6, r6
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	4623      	mov	r3, r4
 8008f7e:	f7f7 fe83 	bl	8000c88 <__aeabi_uldivmod>
 8008f82:	4603      	mov	r3, r0
 8008f84:	460c      	mov	r4, r1
 8008f86:	461a      	mov	r2, r3
 8008f88:	4ba5      	ldr	r3, [pc, #660]	; (8009220 <UART_SetConfig+0x384>)
 8008f8a:	fba3 2302 	umull	r2, r3, r3, r2
 8008f8e:	095b      	lsrs	r3, r3, #5
 8008f90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	461d      	mov	r5, r3
 8008f98:	f04f 0600 	mov.w	r6, #0
 8008f9c:	46a9      	mov	r9, r5
 8008f9e:	46b2      	mov	sl, r6
 8008fa0:	eb19 0309 	adds.w	r3, r9, r9
 8008fa4:	eb4a 040a 	adc.w	r4, sl, sl
 8008fa8:	4699      	mov	r9, r3
 8008faa:	46a2      	mov	sl, r4
 8008fac:	eb19 0905 	adds.w	r9, r9, r5
 8008fb0:	eb4a 0a06 	adc.w	sl, sl, r6
 8008fb4:	f04f 0100 	mov.w	r1, #0
 8008fb8:	f04f 0200 	mov.w	r2, #0
 8008fbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008fc0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008fc4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008fc8:	4689      	mov	r9, r1
 8008fca:	4692      	mov	sl, r2
 8008fcc:	eb19 0005 	adds.w	r0, r9, r5
 8008fd0:	eb4a 0106 	adc.w	r1, sl, r6
 8008fd4:	687b      	ldr	r3, [r7, #4]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	461d      	mov	r5, r3
 8008fda:	f04f 0600 	mov.w	r6, #0
 8008fde:	196b      	adds	r3, r5, r5
 8008fe0:	eb46 0406 	adc.w	r4, r6, r6
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	4623      	mov	r3, r4
 8008fe8:	f7f7 fe4e 	bl	8000c88 <__aeabi_uldivmod>
 8008fec:	4603      	mov	r3, r0
 8008fee:	460c      	mov	r4, r1
 8008ff0:	461a      	mov	r2, r3
 8008ff2:	4b8b      	ldr	r3, [pc, #556]	; (8009220 <UART_SetConfig+0x384>)
 8008ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8008ff8:	095b      	lsrs	r3, r3, #5
 8008ffa:	2164      	movs	r1, #100	; 0x64
 8008ffc:	fb01 f303 	mul.w	r3, r1, r3
 8009000:	1ad3      	subs	r3, r2, r3
 8009002:	00db      	lsls	r3, r3, #3
 8009004:	3332      	adds	r3, #50	; 0x32
 8009006:	4a86      	ldr	r2, [pc, #536]	; (8009220 <UART_SetConfig+0x384>)
 8009008:	fba2 2303 	umull	r2, r3, r2, r3
 800900c:	095b      	lsrs	r3, r3, #5
 800900e:	005b      	lsls	r3, r3, #1
 8009010:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8009014:	4498      	add	r8, r3
 8009016:	68bb      	ldr	r3, [r7, #8]
 8009018:	461d      	mov	r5, r3
 800901a:	f04f 0600 	mov.w	r6, #0
 800901e:	46a9      	mov	r9, r5
 8009020:	46b2      	mov	sl, r6
 8009022:	eb19 0309 	adds.w	r3, r9, r9
 8009026:	eb4a 040a 	adc.w	r4, sl, sl
 800902a:	4699      	mov	r9, r3
 800902c:	46a2      	mov	sl, r4
 800902e:	eb19 0905 	adds.w	r9, r9, r5
 8009032:	eb4a 0a06 	adc.w	sl, sl, r6
 8009036:	f04f 0100 	mov.w	r1, #0
 800903a:	f04f 0200 	mov.w	r2, #0
 800903e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009042:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009046:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800904a:	4689      	mov	r9, r1
 800904c:	4692      	mov	sl, r2
 800904e:	eb19 0005 	adds.w	r0, r9, r5
 8009052:	eb4a 0106 	adc.w	r1, sl, r6
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	685b      	ldr	r3, [r3, #4]
 800905a:	461d      	mov	r5, r3
 800905c:	f04f 0600 	mov.w	r6, #0
 8009060:	196b      	adds	r3, r5, r5
 8009062:	eb46 0406 	adc.w	r4, r6, r6
 8009066:	461a      	mov	r2, r3
 8009068:	4623      	mov	r3, r4
 800906a:	f7f7 fe0d 	bl	8000c88 <__aeabi_uldivmod>
 800906e:	4603      	mov	r3, r0
 8009070:	460c      	mov	r4, r1
 8009072:	461a      	mov	r2, r3
 8009074:	4b6a      	ldr	r3, [pc, #424]	; (8009220 <UART_SetConfig+0x384>)
 8009076:	fba3 1302 	umull	r1, r3, r3, r2
 800907a:	095b      	lsrs	r3, r3, #5
 800907c:	2164      	movs	r1, #100	; 0x64
 800907e:	fb01 f303 	mul.w	r3, r1, r3
 8009082:	1ad3      	subs	r3, r2, r3
 8009084:	00db      	lsls	r3, r3, #3
 8009086:	3332      	adds	r3, #50	; 0x32
 8009088:	4a65      	ldr	r2, [pc, #404]	; (8009220 <UART_SetConfig+0x384>)
 800908a:	fba2 2303 	umull	r2, r3, r2, r3
 800908e:	095b      	lsrs	r3, r3, #5
 8009090:	f003 0207 	and.w	r2, r3, #7
 8009094:	687b      	ldr	r3, [r7, #4]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4442      	add	r2, r8
 800909a:	609a      	str	r2, [r3, #8]
 800909c:	e26f      	b.n	800957e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800909e:	f7fc fd1d 	bl	8005adc <HAL_RCC_GetPCLK1Freq>
 80090a2:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80090a4:	68bb      	ldr	r3, [r7, #8]
 80090a6:	461d      	mov	r5, r3
 80090a8:	f04f 0600 	mov.w	r6, #0
 80090ac:	46a8      	mov	r8, r5
 80090ae:	46b1      	mov	r9, r6
 80090b0:	eb18 0308 	adds.w	r3, r8, r8
 80090b4:	eb49 0409 	adc.w	r4, r9, r9
 80090b8:	4698      	mov	r8, r3
 80090ba:	46a1      	mov	r9, r4
 80090bc:	eb18 0805 	adds.w	r8, r8, r5
 80090c0:	eb49 0906 	adc.w	r9, r9, r6
 80090c4:	f04f 0100 	mov.w	r1, #0
 80090c8:	f04f 0200 	mov.w	r2, #0
 80090cc:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80090d0:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80090d4:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80090d8:	4688      	mov	r8, r1
 80090da:	4691      	mov	r9, r2
 80090dc:	eb18 0005 	adds.w	r0, r8, r5
 80090e0:	eb49 0106 	adc.w	r1, r9, r6
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	685b      	ldr	r3, [r3, #4]
 80090e8:	461d      	mov	r5, r3
 80090ea:	f04f 0600 	mov.w	r6, #0
 80090ee:	196b      	adds	r3, r5, r5
 80090f0:	eb46 0406 	adc.w	r4, r6, r6
 80090f4:	461a      	mov	r2, r3
 80090f6:	4623      	mov	r3, r4
 80090f8:	f7f7 fdc6 	bl	8000c88 <__aeabi_uldivmod>
 80090fc:	4603      	mov	r3, r0
 80090fe:	460c      	mov	r4, r1
 8009100:	461a      	mov	r2, r3
 8009102:	4b47      	ldr	r3, [pc, #284]	; (8009220 <UART_SetConfig+0x384>)
 8009104:	fba3 2302 	umull	r2, r3, r3, r2
 8009108:	095b      	lsrs	r3, r3, #5
 800910a:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800910e:	68bb      	ldr	r3, [r7, #8]
 8009110:	461d      	mov	r5, r3
 8009112:	f04f 0600 	mov.w	r6, #0
 8009116:	46a9      	mov	r9, r5
 8009118:	46b2      	mov	sl, r6
 800911a:	eb19 0309 	adds.w	r3, r9, r9
 800911e:	eb4a 040a 	adc.w	r4, sl, sl
 8009122:	4699      	mov	r9, r3
 8009124:	46a2      	mov	sl, r4
 8009126:	eb19 0905 	adds.w	r9, r9, r5
 800912a:	eb4a 0a06 	adc.w	sl, sl, r6
 800912e:	f04f 0100 	mov.w	r1, #0
 8009132:	f04f 0200 	mov.w	r2, #0
 8009136:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800913a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800913e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8009142:	4689      	mov	r9, r1
 8009144:	4692      	mov	sl, r2
 8009146:	eb19 0005 	adds.w	r0, r9, r5
 800914a:	eb4a 0106 	adc.w	r1, sl, r6
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	461d      	mov	r5, r3
 8009154:	f04f 0600 	mov.w	r6, #0
 8009158:	196b      	adds	r3, r5, r5
 800915a:	eb46 0406 	adc.w	r4, r6, r6
 800915e:	461a      	mov	r2, r3
 8009160:	4623      	mov	r3, r4
 8009162:	f7f7 fd91 	bl	8000c88 <__aeabi_uldivmod>
 8009166:	4603      	mov	r3, r0
 8009168:	460c      	mov	r4, r1
 800916a:	461a      	mov	r2, r3
 800916c:	4b2c      	ldr	r3, [pc, #176]	; (8009220 <UART_SetConfig+0x384>)
 800916e:	fba3 1302 	umull	r1, r3, r3, r2
 8009172:	095b      	lsrs	r3, r3, #5
 8009174:	2164      	movs	r1, #100	; 0x64
 8009176:	fb01 f303 	mul.w	r3, r1, r3
 800917a:	1ad3      	subs	r3, r2, r3
 800917c:	00db      	lsls	r3, r3, #3
 800917e:	3332      	adds	r3, #50	; 0x32
 8009180:	4a27      	ldr	r2, [pc, #156]	; (8009220 <UART_SetConfig+0x384>)
 8009182:	fba2 2303 	umull	r2, r3, r2, r3
 8009186:	095b      	lsrs	r3, r3, #5
 8009188:	005b      	lsls	r3, r3, #1
 800918a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800918e:	4498      	add	r8, r3
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	461d      	mov	r5, r3
 8009194:	f04f 0600 	mov.w	r6, #0
 8009198:	46a9      	mov	r9, r5
 800919a:	46b2      	mov	sl, r6
 800919c:	eb19 0309 	adds.w	r3, r9, r9
 80091a0:	eb4a 040a 	adc.w	r4, sl, sl
 80091a4:	4699      	mov	r9, r3
 80091a6:	46a2      	mov	sl, r4
 80091a8:	eb19 0905 	adds.w	r9, r9, r5
 80091ac:	eb4a 0a06 	adc.w	sl, sl, r6
 80091b0:	f04f 0100 	mov.w	r1, #0
 80091b4:	f04f 0200 	mov.w	r2, #0
 80091b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80091bc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80091c0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80091c4:	4689      	mov	r9, r1
 80091c6:	4692      	mov	sl, r2
 80091c8:	eb19 0005 	adds.w	r0, r9, r5
 80091cc:	eb4a 0106 	adc.w	r1, sl, r6
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	685b      	ldr	r3, [r3, #4]
 80091d4:	461d      	mov	r5, r3
 80091d6:	f04f 0600 	mov.w	r6, #0
 80091da:	196b      	adds	r3, r5, r5
 80091dc:	eb46 0406 	adc.w	r4, r6, r6
 80091e0:	461a      	mov	r2, r3
 80091e2:	4623      	mov	r3, r4
 80091e4:	f7f7 fd50 	bl	8000c88 <__aeabi_uldivmod>
 80091e8:	4603      	mov	r3, r0
 80091ea:	460c      	mov	r4, r1
 80091ec:	461a      	mov	r2, r3
 80091ee:	4b0c      	ldr	r3, [pc, #48]	; (8009220 <UART_SetConfig+0x384>)
 80091f0:	fba3 1302 	umull	r1, r3, r3, r2
 80091f4:	095b      	lsrs	r3, r3, #5
 80091f6:	2164      	movs	r1, #100	; 0x64
 80091f8:	fb01 f303 	mul.w	r3, r1, r3
 80091fc:	1ad3      	subs	r3, r2, r3
 80091fe:	00db      	lsls	r3, r3, #3
 8009200:	3332      	adds	r3, #50	; 0x32
 8009202:	4a07      	ldr	r2, [pc, #28]	; (8009220 <UART_SetConfig+0x384>)
 8009204:	fba2 2303 	umull	r2, r3, r2, r3
 8009208:	095b      	lsrs	r3, r3, #5
 800920a:	f003 0207 	and.w	r2, r3, #7
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	4442      	add	r2, r8
 8009214:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8009216:	e1b2      	b.n	800957e <UART_SetConfig+0x6e2>
 8009218:	40011000 	.word	0x40011000
 800921c:	40011400 	.word	0x40011400
 8009220:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	4ad7      	ldr	r2, [pc, #860]	; (8009588 <UART_SetConfig+0x6ec>)
 800922a:	4293      	cmp	r3, r2
 800922c:	d005      	beq.n	800923a <UART_SetConfig+0x39e>
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	4ad6      	ldr	r2, [pc, #856]	; (800958c <UART_SetConfig+0x6f0>)
 8009234:	4293      	cmp	r3, r2
 8009236:	f040 80d1 	bne.w	80093dc <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800923a:	f7fc fc63 	bl	8005b04 <HAL_RCC_GetPCLK2Freq>
 800923e:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	469a      	mov	sl, r3
 8009244:	f04f 0b00 	mov.w	fp, #0
 8009248:	46d0      	mov	r8, sl
 800924a:	46d9      	mov	r9, fp
 800924c:	eb18 0308 	adds.w	r3, r8, r8
 8009250:	eb49 0409 	adc.w	r4, r9, r9
 8009254:	4698      	mov	r8, r3
 8009256:	46a1      	mov	r9, r4
 8009258:	eb18 080a 	adds.w	r8, r8, sl
 800925c:	eb49 090b 	adc.w	r9, r9, fp
 8009260:	f04f 0100 	mov.w	r1, #0
 8009264:	f04f 0200 	mov.w	r2, #0
 8009268:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800926c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009270:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009274:	4688      	mov	r8, r1
 8009276:	4691      	mov	r9, r2
 8009278:	eb1a 0508 	adds.w	r5, sl, r8
 800927c:	eb4b 0609 	adc.w	r6, fp, r9
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	685b      	ldr	r3, [r3, #4]
 8009284:	4619      	mov	r1, r3
 8009286:	f04f 0200 	mov.w	r2, #0
 800928a:	f04f 0300 	mov.w	r3, #0
 800928e:	f04f 0400 	mov.w	r4, #0
 8009292:	0094      	lsls	r4, r2, #2
 8009294:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009298:	008b      	lsls	r3, r1, #2
 800929a:	461a      	mov	r2, r3
 800929c:	4623      	mov	r3, r4
 800929e:	4628      	mov	r0, r5
 80092a0:	4631      	mov	r1, r6
 80092a2:	f7f7 fcf1 	bl	8000c88 <__aeabi_uldivmod>
 80092a6:	4603      	mov	r3, r0
 80092a8:	460c      	mov	r4, r1
 80092aa:	461a      	mov	r2, r3
 80092ac:	4bb8      	ldr	r3, [pc, #736]	; (8009590 <UART_SetConfig+0x6f4>)
 80092ae:	fba3 2302 	umull	r2, r3, r3, r2
 80092b2:	095b      	lsrs	r3, r3, #5
 80092b4:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80092b8:	68bb      	ldr	r3, [r7, #8]
 80092ba:	469b      	mov	fp, r3
 80092bc:	f04f 0c00 	mov.w	ip, #0
 80092c0:	46d9      	mov	r9, fp
 80092c2:	46e2      	mov	sl, ip
 80092c4:	eb19 0309 	adds.w	r3, r9, r9
 80092c8:	eb4a 040a 	adc.w	r4, sl, sl
 80092cc:	4699      	mov	r9, r3
 80092ce:	46a2      	mov	sl, r4
 80092d0:	eb19 090b 	adds.w	r9, r9, fp
 80092d4:	eb4a 0a0c 	adc.w	sl, sl, ip
 80092d8:	f04f 0100 	mov.w	r1, #0
 80092dc:	f04f 0200 	mov.w	r2, #0
 80092e0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80092e4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80092e8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80092ec:	4689      	mov	r9, r1
 80092ee:	4692      	mov	sl, r2
 80092f0:	eb1b 0509 	adds.w	r5, fp, r9
 80092f4:	eb4c 060a 	adc.w	r6, ip, sl
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	685b      	ldr	r3, [r3, #4]
 80092fc:	4619      	mov	r1, r3
 80092fe:	f04f 0200 	mov.w	r2, #0
 8009302:	f04f 0300 	mov.w	r3, #0
 8009306:	f04f 0400 	mov.w	r4, #0
 800930a:	0094      	lsls	r4, r2, #2
 800930c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009310:	008b      	lsls	r3, r1, #2
 8009312:	461a      	mov	r2, r3
 8009314:	4623      	mov	r3, r4
 8009316:	4628      	mov	r0, r5
 8009318:	4631      	mov	r1, r6
 800931a:	f7f7 fcb5 	bl	8000c88 <__aeabi_uldivmod>
 800931e:	4603      	mov	r3, r0
 8009320:	460c      	mov	r4, r1
 8009322:	461a      	mov	r2, r3
 8009324:	4b9a      	ldr	r3, [pc, #616]	; (8009590 <UART_SetConfig+0x6f4>)
 8009326:	fba3 1302 	umull	r1, r3, r3, r2
 800932a:	095b      	lsrs	r3, r3, #5
 800932c:	2164      	movs	r1, #100	; 0x64
 800932e:	fb01 f303 	mul.w	r3, r1, r3
 8009332:	1ad3      	subs	r3, r2, r3
 8009334:	011b      	lsls	r3, r3, #4
 8009336:	3332      	adds	r3, #50	; 0x32
 8009338:	4a95      	ldr	r2, [pc, #596]	; (8009590 <UART_SetConfig+0x6f4>)
 800933a:	fba2 2303 	umull	r2, r3, r2, r3
 800933e:	095b      	lsrs	r3, r3, #5
 8009340:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009344:	4498      	add	r8, r3
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	469b      	mov	fp, r3
 800934a:	f04f 0c00 	mov.w	ip, #0
 800934e:	46d9      	mov	r9, fp
 8009350:	46e2      	mov	sl, ip
 8009352:	eb19 0309 	adds.w	r3, r9, r9
 8009356:	eb4a 040a 	adc.w	r4, sl, sl
 800935a:	4699      	mov	r9, r3
 800935c:	46a2      	mov	sl, r4
 800935e:	eb19 090b 	adds.w	r9, r9, fp
 8009362:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009366:	f04f 0100 	mov.w	r1, #0
 800936a:	f04f 0200 	mov.w	r2, #0
 800936e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009372:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009376:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800937a:	4689      	mov	r9, r1
 800937c:	4692      	mov	sl, r2
 800937e:	eb1b 0509 	adds.w	r5, fp, r9
 8009382:	eb4c 060a 	adc.w	r6, ip, sl
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	685b      	ldr	r3, [r3, #4]
 800938a:	4619      	mov	r1, r3
 800938c:	f04f 0200 	mov.w	r2, #0
 8009390:	f04f 0300 	mov.w	r3, #0
 8009394:	f04f 0400 	mov.w	r4, #0
 8009398:	0094      	lsls	r4, r2, #2
 800939a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800939e:	008b      	lsls	r3, r1, #2
 80093a0:	461a      	mov	r2, r3
 80093a2:	4623      	mov	r3, r4
 80093a4:	4628      	mov	r0, r5
 80093a6:	4631      	mov	r1, r6
 80093a8:	f7f7 fc6e 	bl	8000c88 <__aeabi_uldivmod>
 80093ac:	4603      	mov	r3, r0
 80093ae:	460c      	mov	r4, r1
 80093b0:	461a      	mov	r2, r3
 80093b2:	4b77      	ldr	r3, [pc, #476]	; (8009590 <UART_SetConfig+0x6f4>)
 80093b4:	fba3 1302 	umull	r1, r3, r3, r2
 80093b8:	095b      	lsrs	r3, r3, #5
 80093ba:	2164      	movs	r1, #100	; 0x64
 80093bc:	fb01 f303 	mul.w	r3, r1, r3
 80093c0:	1ad3      	subs	r3, r2, r3
 80093c2:	011b      	lsls	r3, r3, #4
 80093c4:	3332      	adds	r3, #50	; 0x32
 80093c6:	4a72      	ldr	r2, [pc, #456]	; (8009590 <UART_SetConfig+0x6f4>)
 80093c8:	fba2 2303 	umull	r2, r3, r2, r3
 80093cc:	095b      	lsrs	r3, r3, #5
 80093ce:	f003 020f 	and.w	r2, r3, #15
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	4442      	add	r2, r8
 80093d8:	609a      	str	r2, [r3, #8]
 80093da:	e0d0      	b.n	800957e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80093dc:	f7fc fb7e 	bl	8005adc <HAL_RCC_GetPCLK1Freq>
 80093e0:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80093e2:	68bb      	ldr	r3, [r7, #8]
 80093e4:	469a      	mov	sl, r3
 80093e6:	f04f 0b00 	mov.w	fp, #0
 80093ea:	46d0      	mov	r8, sl
 80093ec:	46d9      	mov	r9, fp
 80093ee:	eb18 0308 	adds.w	r3, r8, r8
 80093f2:	eb49 0409 	adc.w	r4, r9, r9
 80093f6:	4698      	mov	r8, r3
 80093f8:	46a1      	mov	r9, r4
 80093fa:	eb18 080a 	adds.w	r8, r8, sl
 80093fe:	eb49 090b 	adc.w	r9, r9, fp
 8009402:	f04f 0100 	mov.w	r1, #0
 8009406:	f04f 0200 	mov.w	r2, #0
 800940a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800940e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8009412:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8009416:	4688      	mov	r8, r1
 8009418:	4691      	mov	r9, r2
 800941a:	eb1a 0508 	adds.w	r5, sl, r8
 800941e:	eb4b 0609 	adc.w	r6, fp, r9
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	685b      	ldr	r3, [r3, #4]
 8009426:	4619      	mov	r1, r3
 8009428:	f04f 0200 	mov.w	r2, #0
 800942c:	f04f 0300 	mov.w	r3, #0
 8009430:	f04f 0400 	mov.w	r4, #0
 8009434:	0094      	lsls	r4, r2, #2
 8009436:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800943a:	008b      	lsls	r3, r1, #2
 800943c:	461a      	mov	r2, r3
 800943e:	4623      	mov	r3, r4
 8009440:	4628      	mov	r0, r5
 8009442:	4631      	mov	r1, r6
 8009444:	f7f7 fc20 	bl	8000c88 <__aeabi_uldivmod>
 8009448:	4603      	mov	r3, r0
 800944a:	460c      	mov	r4, r1
 800944c:	461a      	mov	r2, r3
 800944e:	4b50      	ldr	r3, [pc, #320]	; (8009590 <UART_SetConfig+0x6f4>)
 8009450:	fba3 2302 	umull	r2, r3, r3, r2
 8009454:	095b      	lsrs	r3, r3, #5
 8009456:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800945a:	68bb      	ldr	r3, [r7, #8]
 800945c:	469b      	mov	fp, r3
 800945e:	f04f 0c00 	mov.w	ip, #0
 8009462:	46d9      	mov	r9, fp
 8009464:	46e2      	mov	sl, ip
 8009466:	eb19 0309 	adds.w	r3, r9, r9
 800946a:	eb4a 040a 	adc.w	r4, sl, sl
 800946e:	4699      	mov	r9, r3
 8009470:	46a2      	mov	sl, r4
 8009472:	eb19 090b 	adds.w	r9, r9, fp
 8009476:	eb4a 0a0c 	adc.w	sl, sl, ip
 800947a:	f04f 0100 	mov.w	r1, #0
 800947e:	f04f 0200 	mov.w	r2, #0
 8009482:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009486:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800948a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800948e:	4689      	mov	r9, r1
 8009490:	4692      	mov	sl, r2
 8009492:	eb1b 0509 	adds.w	r5, fp, r9
 8009496:	eb4c 060a 	adc.w	r6, ip, sl
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	685b      	ldr	r3, [r3, #4]
 800949e:	4619      	mov	r1, r3
 80094a0:	f04f 0200 	mov.w	r2, #0
 80094a4:	f04f 0300 	mov.w	r3, #0
 80094a8:	f04f 0400 	mov.w	r4, #0
 80094ac:	0094      	lsls	r4, r2, #2
 80094ae:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80094b2:	008b      	lsls	r3, r1, #2
 80094b4:	461a      	mov	r2, r3
 80094b6:	4623      	mov	r3, r4
 80094b8:	4628      	mov	r0, r5
 80094ba:	4631      	mov	r1, r6
 80094bc:	f7f7 fbe4 	bl	8000c88 <__aeabi_uldivmod>
 80094c0:	4603      	mov	r3, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	461a      	mov	r2, r3
 80094c6:	4b32      	ldr	r3, [pc, #200]	; (8009590 <UART_SetConfig+0x6f4>)
 80094c8:	fba3 1302 	umull	r1, r3, r3, r2
 80094cc:	095b      	lsrs	r3, r3, #5
 80094ce:	2164      	movs	r1, #100	; 0x64
 80094d0:	fb01 f303 	mul.w	r3, r1, r3
 80094d4:	1ad3      	subs	r3, r2, r3
 80094d6:	011b      	lsls	r3, r3, #4
 80094d8:	3332      	adds	r3, #50	; 0x32
 80094da:	4a2d      	ldr	r2, [pc, #180]	; (8009590 <UART_SetConfig+0x6f4>)
 80094dc:	fba2 2303 	umull	r2, r3, r2, r3
 80094e0:	095b      	lsrs	r3, r3, #5
 80094e2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80094e6:	4498      	add	r8, r3
 80094e8:	68bb      	ldr	r3, [r7, #8]
 80094ea:	469b      	mov	fp, r3
 80094ec:	f04f 0c00 	mov.w	ip, #0
 80094f0:	46d9      	mov	r9, fp
 80094f2:	46e2      	mov	sl, ip
 80094f4:	eb19 0309 	adds.w	r3, r9, r9
 80094f8:	eb4a 040a 	adc.w	r4, sl, sl
 80094fc:	4699      	mov	r9, r3
 80094fe:	46a2      	mov	sl, r4
 8009500:	eb19 090b 	adds.w	r9, r9, fp
 8009504:	eb4a 0a0c 	adc.w	sl, sl, ip
 8009508:	f04f 0100 	mov.w	r1, #0
 800950c:	f04f 0200 	mov.w	r2, #0
 8009510:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009514:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8009518:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800951c:	4689      	mov	r9, r1
 800951e:	4692      	mov	sl, r2
 8009520:	eb1b 0509 	adds.w	r5, fp, r9
 8009524:	eb4c 060a 	adc.w	r6, ip, sl
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	685b      	ldr	r3, [r3, #4]
 800952c:	4619      	mov	r1, r3
 800952e:	f04f 0200 	mov.w	r2, #0
 8009532:	f04f 0300 	mov.w	r3, #0
 8009536:	f04f 0400 	mov.w	r4, #0
 800953a:	0094      	lsls	r4, r2, #2
 800953c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8009540:	008b      	lsls	r3, r1, #2
 8009542:	461a      	mov	r2, r3
 8009544:	4623      	mov	r3, r4
 8009546:	4628      	mov	r0, r5
 8009548:	4631      	mov	r1, r6
 800954a:	f7f7 fb9d 	bl	8000c88 <__aeabi_uldivmod>
 800954e:	4603      	mov	r3, r0
 8009550:	460c      	mov	r4, r1
 8009552:	461a      	mov	r2, r3
 8009554:	4b0e      	ldr	r3, [pc, #56]	; (8009590 <UART_SetConfig+0x6f4>)
 8009556:	fba3 1302 	umull	r1, r3, r3, r2
 800955a:	095b      	lsrs	r3, r3, #5
 800955c:	2164      	movs	r1, #100	; 0x64
 800955e:	fb01 f303 	mul.w	r3, r1, r3
 8009562:	1ad3      	subs	r3, r2, r3
 8009564:	011b      	lsls	r3, r3, #4
 8009566:	3332      	adds	r3, #50	; 0x32
 8009568:	4a09      	ldr	r2, [pc, #36]	; (8009590 <UART_SetConfig+0x6f4>)
 800956a:	fba2 2303 	umull	r2, r3, r2, r3
 800956e:	095b      	lsrs	r3, r3, #5
 8009570:	f003 020f 	and.w	r2, r3, #15
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	681b      	ldr	r3, [r3, #0]
 8009578:	4442      	add	r2, r8
 800957a:	609a      	str	r2, [r3, #8]
}
 800957c:	e7ff      	b.n	800957e <UART_SetConfig+0x6e2>
 800957e:	bf00      	nop
 8009580:	3714      	adds	r7, #20
 8009582:	46bd      	mov	sp, r7
 8009584:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009588:	40011000 	.word	0x40011000
 800958c:	40011400 	.word	0x40011400
 8009590:	51eb851f 	.word	0x51eb851f

08009594 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8009594:	b084      	sub	sp, #16
 8009596:	b480      	push	{r7}
 8009598:	b085      	sub	sp, #20
 800959a:	af00      	add	r7, sp, #0
 800959c:	6078      	str	r0, [r7, #4]
 800959e:	f107 001c 	add.w	r0, r7, #28
 80095a2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 80095a6:	2300      	movs	r3, #0
 80095a8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 80095aa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 80095ac:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 80095ae:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 80095b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
             Init.ClockBypass         |\
 80095b2:	431a      	orrs	r2, r3
             Init.BusWide             |\
 80095b4:	6abb      	ldr	r3, [r7, #40]	; 0x28
             Init.ClockPowerSave      |\
 80095b6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 80095b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
             Init.BusWide             |\
 80095ba:	431a      	orrs	r2, r3
             Init.ClockDiv
 80095bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
             Init.HardwareFlowControl |\
 80095be:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 80095c0:	68fa      	ldr	r2, [r7, #12]
 80095c2:	4313      	orrs	r3, r2
 80095c4:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	685b      	ldr	r3, [r3, #4]
 80095ca:	f423 43fd 	bic.w	r3, r3, #32384	; 0x7e80
 80095ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80095d2:	68fa      	ldr	r2, [r7, #12]
 80095d4:	431a      	orrs	r2, r3
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80095da:	2300      	movs	r3, #0
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3714      	adds	r7, #20
 80095e0:	46bd      	mov	sp, r7
 80095e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095e6:	b004      	add	sp, #16
 80095e8:	4770      	bx	lr

080095ea <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 80095ea:	b480      	push	{r7}
 80095ec:	b083      	sub	sp, #12
 80095ee:	af00      	add	r7, sp, #0
 80095f0:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 80095f2:	687b      	ldr	r3, [r7, #4]
 80095f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80095f8:	4618      	mov	r0, r3
 80095fa:	370c      	adds	r7, #12
 80095fc:	46bd      	mov	sp, r7
 80095fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009602:	4770      	bx	lr

08009604 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8009604:	b480      	push	{r7}
 8009606:	b083      	sub	sp, #12
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
 800960c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 800960e:	683b      	ldr	r3, [r7, #0]
 8009610:	681a      	ldr	r2, [r3, #0]
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009618:	2300      	movs	r3, #0
}
 800961a:	4618      	mov	r0, r3
 800961c:	370c      	adds	r7, #12
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr

08009626 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8009626:	b580      	push	{r7, lr}
 8009628:	b082      	sub	sp, #8
 800962a:	af00      	add	r7, sp, #0
 800962c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	2203      	movs	r2, #3
 8009632:	601a      	str	r2, [r3, #0]

  /* 1ms: required power up waiting time before starting the SD initialization
  sequence */
  HAL_Delay(2);
 8009634:	2002      	movs	r0, #2
 8009636:	f7f9 fcc7 	bl	8002fc8 <HAL_Delay>
  
  return HAL_OK;
 800963a:	2300      	movs	r3, #0
}
 800963c:	4618      	mov	r0, r3
 800963e:	3708      	adds	r7, #8
 8009640:	46bd      	mov	sp, r7
 8009642:	bd80      	pop	{r7, pc}

08009644 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8009644:	b480      	push	{r7}
 8009646:	b083      	sub	sp, #12
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	f003 0303 	and.w	r3, r3, #3
}
 8009654:	4618      	mov	r0, r3
 8009656:	370c      	adds	r7, #12
 8009658:	46bd      	mov	sp, r7
 800965a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800965e:	4770      	bx	lr

08009660 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8009660:	b480      	push	{r7}
 8009662:	b085      	sub	sp, #20
 8009664:	af00      	add	r7, sp, #0
 8009666:	6078      	str	r0, [r7, #4]
 8009668:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800966e:	683b      	ldr	r3, [r7, #0]
 8009670:	681a      	ldr	r2, [r3, #0]
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8009676:	683b      	ldr	r3, [r7, #0]
 8009678:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800967a:	683b      	ldr	r3, [r7, #0]
 800967c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800967e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8009684:	431a      	orrs	r2, r3
                       Command->CPSM);
 8009686:	683b      	ldr	r3, [r7, #0]
 8009688:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800968a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800968c:	68fa      	ldr	r2, [r7, #12]
 800968e:	4313      	orrs	r3, r2
 8009690:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	68db      	ldr	r3, [r3, #12]
 8009696:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800969a:	f023 030f 	bic.w	r3, r3, #15
 800969e:	68fa      	ldr	r2, [r7, #12]
 80096a0:	431a      	orrs	r2, r3
 80096a2:	687b      	ldr	r3, [r7, #4]
 80096a4:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 80096a6:	2300      	movs	r3, #0
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3714      	adds	r7, #20
 80096ac:	46bd      	mov	sp, r7
 80096ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b2:	4770      	bx	lr

080096b4 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 80096b4:	b480      	push	{r7}
 80096b6:	b083      	sub	sp, #12
 80096b8:	af00      	add	r7, sp, #0
 80096ba:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	691b      	ldr	r3, [r3, #16]
 80096c0:	b2db      	uxtb	r3, r3
}
 80096c2:	4618      	mov	r0, r3
 80096c4:	370c      	adds	r7, #12
 80096c6:	46bd      	mov	sp, r7
 80096c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096cc:	4770      	bx	lr

080096ce <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 80096ce:	b480      	push	{r7}
 80096d0:	b085      	sub	sp, #20
 80096d2:	af00      	add	r7, sp, #0
 80096d4:	6078      	str	r0, [r7, #4]
 80096d6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	3314      	adds	r3, #20
 80096dc:	461a      	mov	r2, r3
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	4413      	add	r3, r2
 80096e2:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	681b      	ldr	r3, [r3, #0]
}  
 80096e8:	4618      	mov	r0, r3
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 80096f4:	b480      	push	{r7}
 80096f6:	b085      	sub	sp, #20
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
 80096fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80096fe:	2300      	movs	r3, #0
 8009700:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8009702:	683b      	ldr	r3, [r7, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	685a      	ldr	r2, [r3, #4]
 800970e:	687b      	ldr	r3, [r7, #4]
 8009710:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009712:	683b      	ldr	r3, [r7, #0]
 8009714:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8009716:	683b      	ldr	r3, [r7, #0]
 8009718:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800971a:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800971c:	683b      	ldr	r3, [r7, #0]
 800971e:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8009720:	431a      	orrs	r2, r3
                       Data->DPSM);
 8009722:	683b      	ldr	r3, [r7, #0]
 8009724:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8009726:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8009728:	68fa      	ldr	r2, [r7, #12]
 800972a:	4313      	orrs	r3, r2
 800972c:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009732:	f023 02f7 	bic.w	r2, r3, #247	; 0xf7
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	431a      	orrs	r2, r3
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	62da      	str	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800973e:	2300      	movs	r3, #0

}
 8009740:	4618      	mov	r0, r3
 8009742:	3714      	adds	r7, #20
 8009744:	46bd      	mov	sp, r7
 8009746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800974a:	4770      	bx	lr

0800974c <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Lenght command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b088      	sub	sp, #32
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
 8009754:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8009756:	683b      	ldr	r3, [r7, #0]
 8009758:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800975a:	2310      	movs	r3, #16
 800975c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800975e:	2340      	movs	r3, #64	; 0x40
 8009760:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009762:	2300      	movs	r3, #0
 8009764:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009766:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800976a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800976c:	f107 0308 	add.w	r3, r7, #8
 8009770:	4619      	mov	r1, r3
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7ff ff74 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8009778:	f241 3288 	movw	r2, #5000	; 0x1388
 800977c:	2110      	movs	r1, #16
 800977e:	6878      	ldr	r0, [r7, #4]
 8009780:	f000 fa40 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009784:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009786:	69fb      	ldr	r3, [r7, #28]
}
 8009788:	4618      	mov	r0, r3
 800978a:	3720      	adds	r7, #32
 800978c:	46bd      	mov	sp, r7
 800978e:	bd80      	pop	{r7, pc}

08009790 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8009790:	b580      	push	{r7, lr}
 8009792:	b088      	sub	sp, #32
 8009794:	af00      	add	r7, sp, #0
 8009796:	6078      	str	r0, [r7, #4]
 8009798:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800979a:	683b      	ldr	r3, [r7, #0]
 800979c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800979e:	2311      	movs	r3, #17
 80097a0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097a2:	2340      	movs	r3, #64	; 0x40
 80097a4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097a6:	2300      	movs	r3, #0
 80097a8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097ae:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097b0:	f107 0308 	add.w	r3, r7, #8
 80097b4:	4619      	mov	r1, r3
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f7ff ff52 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 80097bc:	f241 3288 	movw	r2, #5000	; 0x1388
 80097c0:	2111      	movs	r1, #17
 80097c2:	6878      	ldr	r0, [r7, #4]
 80097c4:	f000 fa1e 	bl	8009c04 <SDMMC_GetCmdResp1>
 80097c8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80097ca:	69fb      	ldr	r3, [r7, #28]
}
 80097cc:	4618      	mov	r0, r3
 80097ce:	3720      	adds	r7, #32
 80097d0:	46bd      	mov	sp, r7
 80097d2:	bd80      	pop	{r7, pc}

080097d4 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 80097d4:	b580      	push	{r7, lr}
 80097d6:	b088      	sub	sp, #32
 80097d8:	af00      	add	r7, sp, #0
 80097da:	6078      	str	r0, [r7, #4]
 80097dc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80097e2:	2312      	movs	r3, #18
 80097e4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80097e6:	2340      	movs	r3, #64	; 0x40
 80097e8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80097ea:	2300      	movs	r3, #0
 80097ec:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80097ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80097f2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80097f4:	f107 0308 	add.w	r3, r7, #8
 80097f8:	4619      	mov	r1, r3
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f7ff ff30 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009800:	f241 3288 	movw	r2, #5000	; 0x1388
 8009804:	2112      	movs	r1, #18
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 f9fc 	bl	8009c04 <SDMMC_GetCmdResp1>
 800980c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800980e:	69fb      	ldr	r3, [r7, #28]
}
 8009810:	4618      	mov	r0, r3
 8009812:	3720      	adds	r7, #32
 8009814:	46bd      	mov	sp, r7
 8009816:	bd80      	pop	{r7, pc}

08009818 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8009818:	b580      	push	{r7, lr}
 800981a:	b088      	sub	sp, #32
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
 8009820:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009822:	683b      	ldr	r3, [r7, #0]
 8009824:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8009826:	2318      	movs	r3, #24
 8009828:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800982a:	2340      	movs	r3, #64	; 0x40
 800982c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800982e:	2300      	movs	r3, #0
 8009830:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009836:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009838:	f107 0308 	add.w	r3, r7, #8
 800983c:	4619      	mov	r1, r3
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f7ff ff0e 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8009844:	f241 3288 	movw	r2, #5000	; 0x1388
 8009848:	2118      	movs	r1, #24
 800984a:	6878      	ldr	r0, [r7, #4]
 800984c:	f000 f9da 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009850:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009852:	69fb      	ldr	r3, [r7, #28]
}
 8009854:	4618      	mov	r0, r3
 8009856:	3720      	adds	r7, #32
 8009858:	46bd      	mov	sp, r7
 800985a:	bd80      	pop	{r7, pc}

0800985c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800985c:	b580      	push	{r7, lr}
 800985e:	b088      	sub	sp, #32
 8009860:	af00      	add	r7, sp, #0
 8009862:	6078      	str	r0, [r7, #4]
 8009864:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8009866:	683b      	ldr	r3, [r7, #0]
 8009868:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800986a:	2319      	movs	r3, #25
 800986c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800986e:	2340      	movs	r3, #64	; 0x40
 8009870:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009872:	2300      	movs	r3, #0
 8009874:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009876:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800987a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800987c:	f107 0308 	add.w	r3, r7, #8
 8009880:	4619      	mov	r1, r3
 8009882:	6878      	ldr	r0, [r7, #4]
 8009884:	f7ff feec 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 8009888:	f241 3288 	movw	r2, #5000	; 0x1388
 800988c:	2119      	movs	r1, #25
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f000 f9b8 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009894:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009896:	69fb      	ldr	r3, [r7, #28]
}
 8009898:	4618      	mov	r0, r3
 800989a:	3720      	adds	r7, #32
 800989c:	46bd      	mov	sp, r7
 800989e:	bd80      	pop	{r7, pc}

080098a0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80098a0:	b580      	push	{r7, lr}
 80098a2:	b088      	sub	sp, #32
 80098a4:	af00      	add	r7, sp, #0
 80098a6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80098a8:	2300      	movs	r3, #0
 80098aa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80098ac:	230c      	movs	r3, #12
 80098ae:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098b0:	2340      	movs	r3, #64	; 0x40
 80098b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098b4:	2300      	movs	r3, #0
 80098b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80098b8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80098bc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80098be:	f107 0308 	add.w	r3, r7, #8
 80098c2:	4619      	mov	r1, r3
 80098c4:	6878      	ldr	r0, [r7, #4]
 80098c6:	f7ff fecb 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 80098ca:	4a05      	ldr	r2, [pc, #20]	; (80098e0 <SDMMC_CmdStopTransfer+0x40>)
 80098cc:	210c      	movs	r1, #12
 80098ce:	6878      	ldr	r0, [r7, #4]
 80098d0:	f000 f998 	bl	8009c04 <SDMMC_GetCmdResp1>
 80098d4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80098d6:	69fb      	ldr	r3, [r7, #28]
}
 80098d8:	4618      	mov	r0, r3
 80098da:	3720      	adds	r7, #32
 80098dc:	46bd      	mov	sp, r7
 80098de:	bd80      	pop	{r7, pc}
 80098e0:	05f5e100 	.word	0x05f5e100

080098e4 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 80098e4:	b580      	push	{r7, lr}
 80098e6:	b08a      	sub	sp, #40	; 0x28
 80098e8:	af00      	add	r7, sp, #0
 80098ea:	60f8      	str	r0, [r7, #12]
 80098ec:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 80098f0:	683b      	ldr	r3, [r7, #0]
 80098f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 80098f4:	2307      	movs	r3, #7
 80098f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80098f8:	2340      	movs	r3, #64	; 0x40
 80098fa:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80098fc:	2300      	movs	r3, #0
 80098fe:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009900:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009904:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009906:	f107 0310 	add.w	r3, r7, #16
 800990a:	4619      	mov	r1, r3
 800990c:	68f8      	ldr	r0, [r7, #12]
 800990e:	f7ff fea7 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8009912:	f241 3288 	movw	r2, #5000	; 0x1388
 8009916:	2107      	movs	r1, #7
 8009918:	68f8      	ldr	r0, [r7, #12]
 800991a:	f000 f973 	bl	8009c04 <SDMMC_GetCmdResp1>
 800991e:	6278      	str	r0, [r7, #36]	; 0x24

  return errorstate;
 8009920:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009922:	4618      	mov	r0, r3
 8009924:	3728      	adds	r7, #40	; 0x28
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b088      	sub	sp, #32
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8009932:	2300      	movs	r3, #0
 8009934:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8009936:	2300      	movs	r3, #0
 8009938:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800993a:	2300      	movs	r3, #0
 800993c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800993e:	2300      	movs	r3, #0
 8009940:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009942:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009946:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009948:	f107 0308 	add.w	r3, r7, #8
 800994c:	4619      	mov	r1, r3
 800994e:	6878      	ldr	r0, [r7, #4]
 8009950:	f7ff fe86 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 8009954:	6878      	ldr	r0, [r7, #4]
 8009956:	f000 f92d 	bl	8009bb4 <SDMMC_GetCmdError>
 800995a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800995c:	69fb      	ldr	r3, [r7, #28]
}
 800995e:	4618      	mov	r0, r3
 8009960:	3720      	adds	r7, #32
 8009962:	46bd      	mov	sp, r7
 8009964:	bd80      	pop	{r7, pc}

08009966 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 8009966:	b580      	push	{r7, lr}
 8009968:	b088      	sub	sp, #32
 800996a:	af00      	add	r7, sp, #0
 800996c:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800996e:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8009972:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8009974:	2308      	movs	r3, #8
 8009976:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009978:	2340      	movs	r3, #64	; 0x40
 800997a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800997c:	2300      	movs	r3, #0
 800997e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009980:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009984:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009986:	f107 0308 	add.w	r3, r7, #8
 800998a:	4619      	mov	r1, r3
 800998c:	6878      	ldr	r0, [r7, #4]
 800998e:	f7ff fe67 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fb16 	bl	8009fc4 <SDMMC_GetCmdResp7>
 8009998:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800999a:	69fb      	ldr	r3, [r7, #28]
}
 800999c:	4618      	mov	r0, r3
 800999e:	3720      	adds	r7, #32
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bd80      	pop	{r7, pc}

080099a4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80099a4:	b580      	push	{r7, lr}
 80099a6:	b088      	sub	sp, #32
 80099a8:	af00      	add	r7, sp, #0
 80099aa:	6078      	str	r0, [r7, #4]
 80099ac:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80099ae:	683b      	ldr	r3, [r7, #0]
 80099b0:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 80099b2:	2337      	movs	r3, #55	; 0x37
 80099b4:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80099b6:	2340      	movs	r3, #64	; 0x40
 80099b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80099ba:	2300      	movs	r3, #0
 80099bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80099be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80099c2:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80099c4:	f107 0308 	add.w	r3, r7, #8
 80099c8:	4619      	mov	r1, r3
 80099ca:	6878      	ldr	r0, [r7, #4]
 80099cc:	f7ff fe48 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 80099d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80099d4:	2137      	movs	r1, #55	; 0x37
 80099d6:	6878      	ldr	r0, [r7, #4]
 80099d8:	f000 f914 	bl	8009c04 <SDMMC_GetCmdResp1>
 80099dc:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80099de:	69fb      	ldr	r3, [r7, #28]
}
 80099e0:	4618      	mov	r0, r3
 80099e2:	3720      	adds	r7, #32
 80099e4:	46bd      	mov	sp, r7
 80099e6:	bd80      	pop	{r7, pc}

080099e8 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80099e8:	b580      	push	{r7, lr}
 80099ea:	b088      	sub	sp, #32
 80099ec:	af00      	add	r7, sp, #0
 80099ee:	6078      	str	r0, [r7, #4]
 80099f0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 80099f2:	683b      	ldr	r3, [r7, #0]
 80099f4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80099f8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099fc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 80099fe:	2329      	movs	r3, #41	; 0x29
 8009a00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a02:	2340      	movs	r3, #64	; 0x40
 8009a04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a06:	2300      	movs	r3, #0
 8009a08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a10:	f107 0308 	add.w	r3, r7, #8
 8009a14:	4619      	mov	r1, r3
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f7ff fe22 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 8009a1c:	6878      	ldr	r0, [r7, #4]
 8009a1e:	f000 fa23 	bl	8009e68 <SDMMC_GetCmdResp3>
 8009a22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a24:	69fb      	ldr	r3, [r7, #28]
}
 8009a26:	4618      	mov	r0, r3
 8009a28:	3720      	adds	r7, #32
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}

08009a2e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 8009a2e:	b580      	push	{r7, lr}
 8009a30:	b088      	sub	sp, #32
 8009a32:	af00      	add	r7, sp, #0
 8009a34:	6078      	str	r0, [r7, #4]
 8009a36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8009a38:	683b      	ldr	r3, [r7, #0]
 8009a3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 8009a3c:	2306      	movs	r3, #6
 8009a3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a40:	2340      	movs	r3, #64	; 0x40
 8009a42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a44:	2300      	movs	r3, #0
 8009a46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a4e:	f107 0308 	add.w	r3, r7, #8
 8009a52:	4619      	mov	r1, r3
 8009a54:	6878      	ldr	r0, [r7, #4]
 8009a56:	f7ff fe03 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 8009a5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a5e:	2106      	movs	r1, #6
 8009a60:	6878      	ldr	r0, [r7, #4]
 8009a62:	f000 f8cf 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009a66:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009a68:	69fb      	ldr	r3, [r7, #28]
}
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	3720      	adds	r7, #32
 8009a6e:	46bd      	mov	sp, r7
 8009a70:	bd80      	pop	{r7, pc}

08009a72 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 8009a72:	b580      	push	{r7, lr}
 8009a74:	b088      	sub	sp, #32
 8009a76:	af00      	add	r7, sp, #0
 8009a78:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 8009a7e:	2333      	movs	r3, #51	; 0x33
 8009a80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009a82:	2340      	movs	r3, #64	; 0x40
 8009a84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009a86:	2300      	movs	r3, #0
 8009a88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009a8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009a8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009a90:	f107 0308 	add.w	r3, r7, #8
 8009a94:	4619      	mov	r1, r3
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f7ff fde2 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 8009a9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009aa0:	2133      	movs	r1, #51	; 0x33
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 f8ae 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009aa8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009aaa:	69fb      	ldr	r3, [r7, #28]
}
 8009aac:	4618      	mov	r0, r3
 8009aae:	3720      	adds	r7, #32
 8009ab0:	46bd      	mov	sp, r7
 8009ab2:	bd80      	pop	{r7, pc}

08009ab4 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	b088      	sub	sp, #32
 8009ab8:	af00      	add	r7, sp, #0
 8009aba:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 8009abc:	2300      	movs	r3, #0
 8009abe:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8009ac0:	2302      	movs	r3, #2
 8009ac2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009ac4:	23c0      	movs	r3, #192	; 0xc0
 8009ac6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009ac8:	2300      	movs	r3, #0
 8009aca:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009acc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009ad0:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009ad2:	f107 0308 	add.w	r3, r7, #8
 8009ad6:	4619      	mov	r1, r3
 8009ad8:	6878      	ldr	r0, [r7, #4]
 8009ada:	f7ff fdc1 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009ade:	6878      	ldr	r0, [r7, #4]
 8009ae0:	f000 f97c 	bl	8009ddc <SDMMC_GetCmdResp2>
 8009ae4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009ae6:	69fb      	ldr	r3, [r7, #28]
}
 8009ae8:	4618      	mov	r0, r3
 8009aea:	3720      	adds	r7, #32
 8009aec:	46bd      	mov	sp, r7
 8009aee:	bd80      	pop	{r7, pc}

08009af0 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009af0:	b580      	push	{r7, lr}
 8009af2:	b088      	sub	sp, #32
 8009af4:	af00      	add	r7, sp, #0
 8009af6:	6078      	str	r0, [r7, #4]
 8009af8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8009afa:	683b      	ldr	r3, [r7, #0]
 8009afc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8009afe:	2309      	movs	r3, #9
 8009b00:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8009b02:	23c0      	movs	r3, #192	; 0xc0
 8009b04:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b06:	2300      	movs	r3, #0
 8009b08:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b0e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b10:	f107 0308 	add.w	r3, r7, #8
 8009b14:	4619      	mov	r1, r3
 8009b16:	6878      	ldr	r0, [r7, #4]
 8009b18:	f7ff fda2 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 8009b1c:	6878      	ldr	r0, [r7, #4]
 8009b1e:	f000 f95d 	bl	8009ddc <SDMMC_GetCmdResp2>
 8009b22:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b24:	69fb      	ldr	r3, [r7, #28]
}
 8009b26:	4618      	mov	r0, r3
 8009b28:	3720      	adds	r7, #32
 8009b2a:	46bd      	mov	sp, r7
 8009b2c:	bd80      	pop	{r7, pc}

08009b2e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 8009b2e:	b580      	push	{r7, lr}
 8009b30:	b088      	sub	sp, #32
 8009b32:	af00      	add	r7, sp, #0
 8009b34:	6078      	str	r0, [r7, #4]
 8009b36:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8009b38:	2300      	movs	r3, #0
 8009b3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8009b3c:	2303      	movs	r3, #3
 8009b3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b40:	2340      	movs	r3, #64	; 0x40
 8009b42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b44:	2300      	movs	r3, #0
 8009b46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b48:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b4e:	f107 0308 	add.w	r3, r7, #8
 8009b52:	4619      	mov	r1, r3
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f7ff fd83 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 8009b5a:	683a      	ldr	r2, [r7, #0]
 8009b5c:	2103      	movs	r1, #3
 8009b5e:	6878      	ldr	r0, [r7, #4]
 8009b60:	f000 f9bc 	bl	8009edc <SDMMC_GetCmdResp6>
 8009b64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009b66:	69fb      	ldr	r3, [r7, #28]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3720      	adds	r7, #32
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}

08009b70 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8009b70:	b580      	push	{r7, lr}
 8009b72:	b088      	sub	sp, #32
 8009b74:	af00      	add	r7, sp, #0
 8009b76:	6078      	str	r0, [r7, #4]
 8009b78:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8009b7e:	230d      	movs	r3, #13
 8009b80:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8009b82:	2340      	movs	r3, #64	; 0x40
 8009b84:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8009b86:	2300      	movs	r3, #0
 8009b88:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8009b8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b8e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8009b90:	f107 0308 	add.w	r3, r7, #8
 8009b94:	4619      	mov	r1, r3
 8009b96:	6878      	ldr	r0, [r7, #4]
 8009b98:	f7ff fd62 	bl	8009660 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 8009b9c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ba0:	210d      	movs	r1, #13
 8009ba2:	6878      	ldr	r0, [r7, #4]
 8009ba4:	f000 f82e 	bl	8009c04 <SDMMC_GetCmdResp1>
 8009ba8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8009baa:	69fb      	ldr	r3, [r7, #28]
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3720      	adds	r7, #32
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8009bb4:	b490      	push	{r4, r7}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009bbc:	4b0f      	ldr	r3, [pc, #60]	; (8009bfc <SDMMC_GetCmdError+0x48>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	4a0f      	ldr	r2, [pc, #60]	; (8009c00 <SDMMC_GetCmdError+0x4c>)
 8009bc2:	fba2 2303 	umull	r2, r3, r2, r3
 8009bc6:	0a5b      	lsrs	r3, r3, #9
 8009bc8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bcc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009bd0:	4623      	mov	r3, r4
 8009bd2:	1e5c      	subs	r4, r3, #1
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d102      	bne.n	8009bde <SDMMC_GetCmdError+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009bd8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009bdc:	e009      	b.n	8009bf2 <SDMMC_GetCmdError+0x3e>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009be2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d0f2      	beq.n	8009bd0 <SDMMC_GetCmdError+0x1c>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	22c5      	movs	r2, #197	; 0xc5
 8009bee:	639a      	str	r2, [r3, #56]	; 0x38
  
  return SDMMC_ERROR_NONE;
 8009bf0:	2300      	movs	r3, #0
}
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	3708      	adds	r7, #8
 8009bf6:	46bd      	mov	sp, r7
 8009bf8:	bc90      	pop	{r4, r7}
 8009bfa:	4770      	bx	lr
 8009bfc:	20000008 	.word	0x20000008
 8009c00:	10624dd3 	.word	0x10624dd3

08009c04 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8009c04:	b590      	push	{r4, r7, lr}
 8009c06:	b087      	sub	sp, #28
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	60f8      	str	r0, [r7, #12]
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	607a      	str	r2, [r7, #4]
 8009c10:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8009c12:	4b6f      	ldr	r3, [pc, #444]	; (8009dd0 <SDMMC_GetCmdResp1+0x1cc>)
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	4a6f      	ldr	r2, [pc, #444]	; (8009dd4 <SDMMC_GetCmdResp1+0x1d0>)
 8009c18:	fba2 2303 	umull	r2, r3, r2, r3
 8009c1c:	0a5b      	lsrs	r3, r3, #9
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009c24:	4623      	mov	r3, r4
 8009c26:	1e5c      	subs	r4, r3, #1
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d102      	bne.n	8009c32 <SDMMC_GetCmdResp1+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009c2c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009c30:	e0c9      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
    }
    sta_reg = SDIOx->STA;
 8009c32:	68fb      	ldr	r3, [r7, #12]
 8009c34:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c36:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c38:	697b      	ldr	r3, [r7, #20]
 8009c3a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d0f0      	beq.n	8009c24 <SDMMC_GetCmdResp1+0x20>
 8009c42:	697b      	ldr	r3, [r7, #20]
 8009c44:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1eb      	bne.n	8009c24 <SDMMC_GetCmdResp1+0x20>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c50:	f003 0304 	and.w	r3, r3, #4
 8009c54:	2b00      	cmp	r3, #0
 8009c56:	d004      	beq.n	8009c62 <SDMMC_GetCmdResp1+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009c58:	68fb      	ldr	r3, [r7, #12]
 8009c5a:	2204      	movs	r2, #4
 8009c5c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009c5e:	2304      	movs	r3, #4
 8009c60:	e0b1      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009c66:	f003 0301 	and.w	r3, r3, #1
 8009c6a:	2b00      	cmp	r3, #0
 8009c6c:	d004      	beq.n	8009c78 <SDMMC_GetCmdResp1+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009c6e:	68fb      	ldr	r3, [r7, #12]
 8009c70:	2201      	movs	r2, #1
 8009c72:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c74:	2301      	movs	r3, #1
 8009c76:	e0a6      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	22c5      	movs	r2, #197	; 0xc5
 8009c7c:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f7ff fd18 	bl	80096b4 <SDIO_GetCommandResponse>
 8009c84:	4603      	mov	r3, r0
 8009c86:	461a      	mov	r2, r3
 8009c88:	7afb      	ldrb	r3, [r7, #11]
 8009c8a:	4293      	cmp	r3, r2
 8009c8c:	d001      	beq.n	8009c92 <SDMMC_GetCmdResp1+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009c8e:	2301      	movs	r3, #1
 8009c90:	e099      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009c92:	2100      	movs	r1, #0
 8009c94:	68f8      	ldr	r0, [r7, #12]
 8009c96:	f7ff fd1a 	bl	80096ce <SDIO_GetResponse>
 8009c9a:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8009c9c:	693a      	ldr	r2, [r7, #16]
 8009c9e:	4b4e      	ldr	r3, [pc, #312]	; (8009dd8 <SDMMC_GetCmdResp1+0x1d4>)
 8009ca0:	4013      	ands	r3, r2
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d101      	bne.n	8009caa <SDMMC_GetCmdResp1+0xa6>
  {
    return SDMMC_ERROR_NONE;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	e08d      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	da02      	bge.n	8009cb6 <SDMMC_GetCmdResp1+0xb2>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8009cb0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8009cb4:	e087      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8009cb6:	693b      	ldr	r3, [r7, #16]
 8009cb8:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8009cbc:	2b00      	cmp	r3, #0
 8009cbe:	d001      	beq.n	8009cc4 <SDMMC_GetCmdResp1+0xc0>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8009cc0:	2340      	movs	r3, #64	; 0x40
 8009cc2:	e080      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8009cc4:	693b      	ldr	r3, [r7, #16]
 8009cc6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009cca:	2b00      	cmp	r3, #0
 8009ccc:	d001      	beq.n	8009cd2 <SDMMC_GetCmdResp1+0xce>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8009cce:	2380      	movs	r3, #128	; 0x80
 8009cd0:	e079      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8009cd2:	693b      	ldr	r3, [r7, #16]
 8009cd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cd8:	2b00      	cmp	r3, #0
 8009cda:	d002      	beq.n	8009ce2 <SDMMC_GetCmdResp1+0xde>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8009cdc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009ce0:	e071      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8009ce2:	693b      	ldr	r3, [r7, #16]
 8009ce4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009ce8:	2b00      	cmp	r3, #0
 8009cea:	d002      	beq.n	8009cf2 <SDMMC_GetCmdResp1+0xee>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8009cec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cf0:	e069      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8009cf2:	693b      	ldr	r3, [r7, #16]
 8009cf4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d002      	beq.n	8009d02 <SDMMC_GetCmdResp1+0xfe>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8009cfc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009d00:	e061      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8009d08:	2b00      	cmp	r3, #0
 8009d0a:	d002      	beq.n	8009d12 <SDMMC_GetCmdResp1+0x10e>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8009d0c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009d10:	e059      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d002      	beq.n	8009d22 <SDMMC_GetCmdResp1+0x11e>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009d1c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009d20:	e051      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d002      	beq.n	8009d32 <SDMMC_GetCmdResp1+0x12e>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009d2c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009d30:	e049      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d002      	beq.n	8009d42 <SDMMC_GetCmdResp1+0x13e>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8009d3c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009d40:	e041      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8009d42:	693b      	ldr	r3, [r7, #16]
 8009d44:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d002      	beq.n	8009d52 <SDMMC_GetCmdResp1+0x14e>
  {
    return SDMMC_ERROR_CC_ERR;
 8009d4c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8009d50:	e039      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8009d52:	693b      	ldr	r3, [r7, #16]
 8009d54:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d002      	beq.n	8009d62 <SDMMC_GetCmdResp1+0x15e>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8009d5c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8009d60:	e031      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8009d62:	693b      	ldr	r3, [r7, #16]
 8009d64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d002      	beq.n	8009d72 <SDMMC_GetCmdResp1+0x16e>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8009d6c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009d70:	e029      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8009d72:	693b      	ldr	r3, [r7, #16]
 8009d74:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d002      	beq.n	8009d82 <SDMMC_GetCmdResp1+0x17e>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8009d7c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8009d80:	e021      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d002      	beq.n	8009d92 <SDMMC_GetCmdResp1+0x18e>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8009d8c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8009d90:	e019      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8009d92:	693b      	ldr	r3, [r7, #16]
 8009d94:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d002      	beq.n	8009da2 <SDMMC_GetCmdResp1+0x19e>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8009d9c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8009da0:	e011      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8009da2:	693b      	ldr	r3, [r7, #16]
 8009da4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d002      	beq.n	8009db2 <SDMMC_GetCmdResp1+0x1ae>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8009dac:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8009db0:	e009      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8009db2:	693b      	ldr	r3, [r7, #16]
 8009db4:	f003 0308 	and.w	r3, r3, #8
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d002      	beq.n	8009dc2 <SDMMC_GetCmdResp1+0x1be>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8009dbc:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8009dc0:	e001      	b.n	8009dc6 <SDMMC_GetCmdResp1+0x1c2>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009dc2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	371c      	adds	r7, #28
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd90      	pop	{r4, r7, pc}
 8009dce:	bf00      	nop
 8009dd0:	20000008 	.word	0x20000008
 8009dd4:	10624dd3 	.word	0x10624dd3
 8009dd8:	fdffe008 	.word	0xfdffe008

08009ddc <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 8009ddc:	b490      	push	{r4, r7}
 8009dde:	b084      	sub	sp, #16
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009de4:	4b1e      	ldr	r3, [pc, #120]	; (8009e60 <SDMMC_GetCmdResp2+0x84>)
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	4a1e      	ldr	r2, [pc, #120]	; (8009e64 <SDMMC_GetCmdResp2+0x88>)
 8009dea:	fba2 2303 	umull	r2, r3, r2, r3
 8009dee:	0a5b      	lsrs	r3, r3, #9
 8009df0:	f241 3288 	movw	r2, #5000	; 0x1388
 8009df4:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009df8:	4623      	mov	r3, r4
 8009dfa:	1e5c      	subs	r4, r3, #1
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d102      	bne.n	8009e06 <SDMMC_GetCmdResp2+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e00:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e04:	e026      	b.n	8009e54 <SDMMC_GetCmdResp2+0x78>
    }
    sta_reg = SDIOx->STA;
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e0a:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d0f0      	beq.n	8009df8 <SDMMC_GetCmdResp2+0x1c>
 8009e16:	68fb      	ldr	r3, [r7, #12]
 8009e18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d1eb      	bne.n	8009df8 <SDMMC_GetCmdResp2+0x1c>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e24:	f003 0304 	and.w	r3, r3, #4
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d004      	beq.n	8009e36 <SDMMC_GetCmdResp2+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	2204      	movs	r2, #4
 8009e30:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009e32:	2304      	movs	r3, #4
 8009e34:	e00e      	b.n	8009e54 <SDMMC_GetCmdResp2+0x78>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e3a:	f003 0301 	and.w	r3, r3, #1
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d004      	beq.n	8009e4c <SDMMC_GetCmdResp2+0x70>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2201      	movs	r2, #1
 8009e46:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009e48:	2301      	movs	r3, #1
 8009e4a:	e003      	b.n	8009e54 <SDMMC_GetCmdResp2+0x78>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	22c5      	movs	r2, #197	; 0xc5
 8009e50:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return SDMMC_ERROR_NONE;
 8009e52:	2300      	movs	r3, #0
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3710      	adds	r7, #16
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bc90      	pop	{r4, r7}
 8009e5c:	4770      	bx	lr
 8009e5e:	bf00      	nop
 8009e60:	20000008 	.word	0x20000008
 8009e64:	10624dd3 	.word	0x10624dd3

08009e68 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8009e68:	b490      	push	{r4, r7}
 8009e6a:	b084      	sub	sp, #16
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009e70:	4b18      	ldr	r3, [pc, #96]	; (8009ed4 <SDMMC_GetCmdResp3+0x6c>)
 8009e72:	681b      	ldr	r3, [r3, #0]
 8009e74:	4a18      	ldr	r2, [pc, #96]	; (8009ed8 <SDMMC_GetCmdResp3+0x70>)
 8009e76:	fba2 2303 	umull	r2, r3, r2, r3
 8009e7a:	0a5b      	lsrs	r3, r3, #9
 8009e7c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009e80:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009e84:	4623      	mov	r3, r4
 8009e86:	1e5c      	subs	r4, r3, #1
 8009e88:	2b00      	cmp	r3, #0
 8009e8a:	d102      	bne.n	8009e92 <SDMMC_GetCmdResp3+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009e8c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009e90:	e01b      	b.n	8009eca <SDMMC_GetCmdResp3+0x62>
    }
    sta_reg = SDIOx->STA;
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009e96:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009e98:	68fb      	ldr	r3, [r7, #12]
 8009e9a:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009e9e:	2b00      	cmp	r3, #0
 8009ea0:	d0f0      	beq.n	8009e84 <SDMMC_GetCmdResp3+0x1c>
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d1eb      	bne.n	8009e84 <SDMMC_GetCmdResp3+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009eac:	687b      	ldr	r3, [r7, #4]
 8009eae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009eb0:	f003 0304 	and.w	r3, r3, #4
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d004      	beq.n	8009ec2 <SDMMC_GetCmdResp3+0x5a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	2204      	movs	r2, #4
 8009ebc:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009ebe:	2304      	movs	r3, #4
 8009ec0:	e003      	b.n	8009eca <SDMMC_GetCmdResp3+0x62>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	22c5      	movs	r2, #197	; 0xc5
 8009ec6:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8009ec8:	2300      	movs	r3, #0
}
 8009eca:	4618      	mov	r0, r3
 8009ecc:	3710      	adds	r7, #16
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bc90      	pop	{r4, r7}
 8009ed2:	4770      	bx	lr
 8009ed4:	20000008 	.word	0x20000008
 8009ed8:	10624dd3 	.word	0x10624dd3

08009edc <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 8009edc:	b590      	push	{r4, r7, lr}
 8009ede:	b087      	sub	sp, #28
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	60f8      	str	r0, [r7, #12]
 8009ee4:	460b      	mov	r3, r1
 8009ee6:	607a      	str	r2, [r7, #4]
 8009ee8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009eea:	4b34      	ldr	r3, [pc, #208]	; (8009fbc <SDMMC_GetCmdResp6+0xe0>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	4a34      	ldr	r2, [pc, #208]	; (8009fc0 <SDMMC_GetCmdResp6+0xe4>)
 8009ef0:	fba2 2303 	umull	r2, r3, r2, r3
 8009ef4:	0a5b      	lsrs	r3, r3, #9
 8009ef6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009efa:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009efe:	4623      	mov	r3, r4
 8009f00:	1e5c      	subs	r4, r3, #1
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d102      	bne.n	8009f0c <SDMMC_GetCmdResp6+0x30>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009f06:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009f0a:	e052      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
    }
    sta_reg = SDIOx->STA;
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f10:	617b      	str	r3, [r7, #20]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f12:	697b      	ldr	r3, [r7, #20]
 8009f14:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	d0f0      	beq.n	8009efe <SDMMC_GetCmdResp6+0x22>
 8009f1c:	697b      	ldr	r3, [r7, #20]
 8009f1e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d1eb      	bne.n	8009efe <SDMMC_GetCmdResp6+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f2a:	f003 0304 	and.w	r3, r3, #4
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d004      	beq.n	8009f3c <SDMMC_GetCmdResp6+0x60>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2204      	movs	r2, #4
 8009f36:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8009f38:	2304      	movs	r3, #4
 8009f3a:	e03a      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8009f3c:	68fb      	ldr	r3, [r7, #12]
 8009f3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f40:	f003 0301 	and.w	r3, r3, #1
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d004      	beq.n	8009f52 <SDMMC_GetCmdResp6+0x76>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	2201      	movs	r2, #1
 8009f4c:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f4e:	2301      	movs	r3, #1
 8009f50:	e02f      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8009f52:	68f8      	ldr	r0, [r7, #12]
 8009f54:	f7ff fbae 	bl	80096b4 <SDIO_GetCommandResponse>
 8009f58:	4603      	mov	r3, r0
 8009f5a:	461a      	mov	r2, r3
 8009f5c:	7afb      	ldrb	r3, [r7, #11]
 8009f5e:	4293      	cmp	r3, r2
 8009f60:	d001      	beq.n	8009f66 <SDMMC_GetCmdResp6+0x8a>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e025      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8009f66:	68fb      	ldr	r3, [r7, #12]
 8009f68:	22c5      	movs	r2, #197	; 0xc5
 8009f6a:	639a      	str	r2, [r3, #56]	; 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8009f6c:	2100      	movs	r1, #0
 8009f6e:	68f8      	ldr	r0, [r7, #12]
 8009f70:	f7ff fbad 	bl	80096ce <SDIO_GetResponse>
 8009f74:	6138      	str	r0, [r7, #16]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8009f76:	693b      	ldr	r3, [r7, #16]
 8009f78:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d106      	bne.n	8009f8e <SDMMC_GetCmdResp6+0xb2>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8009f80:	693b      	ldr	r3, [r7, #16]
 8009f82:	0c1b      	lsrs	r3, r3, #16
 8009f84:	b29a      	uxth	r2, r3
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	e011      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8009f8e:	693b      	ldr	r3, [r7, #16]
 8009f90:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d002      	beq.n	8009f9e <SDMMC_GetCmdResp6+0xc2>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8009f98:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009f9c:	e009      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 8009f9e:	693b      	ldr	r3, [r7, #16]
 8009fa0:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d002      	beq.n	8009fae <SDMMC_GetCmdResp6+0xd2>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8009fa8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fac:	e001      	b.n	8009fb2 <SDMMC_GetCmdResp6+0xd6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8009fae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	371c      	adds	r7, #28
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd90      	pop	{r4, r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	20000008 	.word	0x20000008
 8009fc0:	10624dd3 	.word	0x10624dd3

08009fc4 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 8009fc4:	b490      	push	{r4, r7}
 8009fc6:	b084      	sub	sp, #16
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8009fcc:	4b21      	ldr	r3, [pc, #132]	; (800a054 <SDMMC_GetCmdResp7+0x90>)
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a21      	ldr	r2, [pc, #132]	; (800a058 <SDMMC_GetCmdResp7+0x94>)
 8009fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8009fd6:	0a5b      	lsrs	r3, r3, #9
 8009fd8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fdc:	fb02 f403 	mul.w	r4, r2, r3
  
  do
  {
    if (count-- == 0U)
 8009fe0:	4623      	mov	r3, r4
 8009fe2:	1e5c      	subs	r4, r3, #1
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d102      	bne.n	8009fee <SDMMC_GetCmdResp7+0x2a>
    {
      return SDMMC_ERROR_TIMEOUT;
 8009fe8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8009fec:	e02c      	b.n	800a048 <SDMMC_GetCmdResp7+0x84>
    }
    sta_reg = SDIOx->STA;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009ff2:	60fb      	str	r3, [r7, #12]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	f003 0345 	and.w	r3, r3, #69	; 0x45
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d0f0      	beq.n	8009fe0 <SDMMC_GetCmdResp7+0x1c>
 8009ffe:	68fb      	ldr	r3, [r7, #12]
 800a000:	f403 6300 	and.w	r3, r3, #2048	; 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800a004:	2b00      	cmp	r3, #0
 800a006:	d1eb      	bne.n	8009fe0 <SDMMC_GetCmdResp7+0x1c>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a00c:	f003 0304 	and.w	r3, r3, #4
 800a010:	2b00      	cmp	r3, #0
 800a012:	d004      	beq.n	800a01e <SDMMC_GetCmdResp7+0x5a>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800a014:	687b      	ldr	r3, [r7, #4]
 800a016:	2204      	movs	r2, #4
 800a018:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800a01a:	2304      	movs	r3, #4
 800a01c:	e014      	b.n	800a048 <SDMMC_GetCmdResp7+0x84>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a022:	f003 0301 	and.w	r3, r3, #1
 800a026:	2b00      	cmp	r3, #0
 800a028:	d004      	beq.n	800a034 <SDMMC_GetCmdResp7+0x70>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2201      	movs	r2, #1
 800a02e:	639a      	str	r2, [r3, #56]	; 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800a030:	2301      	movs	r3, #1
 800a032:	e009      	b.n	800a048 <SDMMC_GetCmdResp7+0x84>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d002      	beq.n	800a046 <SDMMC_GetCmdResp7+0x82>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	2240      	movs	r2, #64	; 0x40
 800a044:	639a      	str	r2, [r3, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800a046:	2300      	movs	r3, #0
  
}
 800a048:	4618      	mov	r0, r3
 800a04a:	3710      	adds	r7, #16
 800a04c:	46bd      	mov	sp, r7
 800a04e:	bc90      	pop	{r4, r7}
 800a050:	4770      	bx	lr
 800a052:	bf00      	nop
 800a054:	20000008 	.word	0x20000008
 800a058:	10624dd3 	.word	0x10624dd3

0800a05c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a05c:	b084      	sub	sp, #16
 800a05e:	b580      	push	{r7, lr}
 800a060:	b084      	sub	sp, #16
 800a062:	af00      	add	r7, sp, #0
 800a064:	6078      	str	r0, [r7, #4]
 800a066:	f107 001c 	add.w	r0, r7, #28
 800a06a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a06e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a070:	2b01      	cmp	r3, #1
 800a072:	d122      	bne.n	800a0ba <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a078:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	68db      	ldr	r3, [r3, #12]
 800a084:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800a088:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a08c:	687a      	ldr	r2, [r7, #4]
 800a08e:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	68db      	ldr	r3, [r3, #12]
 800a094:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800a09c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a09e:	2b01      	cmp	r3, #1
 800a0a0:	d105      	bne.n	800a0ae <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800a0a2:	687b      	ldr	r3, [r7, #4]
 800a0a4:	68db      	ldr	r3, [r3, #12]
 800a0a6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f001 fa7c 	bl	800b5ac <USB_CoreReset>
 800a0b4:	4603      	mov	r3, r0
 800a0b6:	73fb      	strb	r3, [r7, #15]
 800a0b8:	e01a      	b.n	800a0f0 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	68db      	ldr	r3, [r3, #12]
 800a0be:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800a0c6:	6878      	ldr	r0, [r7, #4]
 800a0c8:	f001 fa70 	bl	800b5ac <USB_CoreReset>
 800a0cc:	4603      	mov	r3, r0
 800a0ce:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800a0d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d106      	bne.n	800a0e4 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0da:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	639a      	str	r2, [r3, #56]	; 0x38
 800a0e2:	e005      	b.n	800a0f0 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a0e8:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800a0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f2:	2b01      	cmp	r3, #1
 800a0f4:	d10b      	bne.n	800a10e <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	f043 0206 	orr.w	r2, r3, #6
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	689b      	ldr	r3, [r3, #8]
 800a106:	f043 0220 	orr.w	r2, r3, #32
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800a10e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a110:	4618      	mov	r0, r3
 800a112:	3710      	adds	r7, #16
 800a114:	46bd      	mov	sp, r7
 800a116:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a11a:	b004      	add	sp, #16
 800a11c:	4770      	bx	lr
	...

0800a120 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800a120:	b480      	push	{r7}
 800a122:	b087      	sub	sp, #28
 800a124:	af00      	add	r7, sp, #0
 800a126:	60f8      	str	r0, [r7, #12]
 800a128:	60b9      	str	r1, [r7, #8]
 800a12a:	4613      	mov	r3, r2
 800a12c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800a12e:	79fb      	ldrb	r3, [r7, #7]
 800a130:	2b02      	cmp	r3, #2
 800a132:	d165      	bne.n	800a200 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800a134:	68bb      	ldr	r3, [r7, #8]
 800a136:	4a41      	ldr	r2, [pc, #260]	; (800a23c <USB_SetTurnaroundTime+0x11c>)
 800a138:	4293      	cmp	r3, r2
 800a13a:	d906      	bls.n	800a14a <USB_SetTurnaroundTime+0x2a>
 800a13c:	68bb      	ldr	r3, [r7, #8]
 800a13e:	4a40      	ldr	r2, [pc, #256]	; (800a240 <USB_SetTurnaroundTime+0x120>)
 800a140:	4293      	cmp	r3, r2
 800a142:	d802      	bhi.n	800a14a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800a144:	230f      	movs	r3, #15
 800a146:	617b      	str	r3, [r7, #20]
 800a148:	e062      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800a14a:	68bb      	ldr	r3, [r7, #8]
 800a14c:	4a3c      	ldr	r2, [pc, #240]	; (800a240 <USB_SetTurnaroundTime+0x120>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d906      	bls.n	800a160 <USB_SetTurnaroundTime+0x40>
 800a152:	68bb      	ldr	r3, [r7, #8]
 800a154:	4a3b      	ldr	r2, [pc, #236]	; (800a244 <USB_SetTurnaroundTime+0x124>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d802      	bhi.n	800a160 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800a15a:	230e      	movs	r3, #14
 800a15c:	617b      	str	r3, [r7, #20]
 800a15e:	e057      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	4a38      	ldr	r2, [pc, #224]	; (800a244 <USB_SetTurnaroundTime+0x124>)
 800a164:	4293      	cmp	r3, r2
 800a166:	d906      	bls.n	800a176 <USB_SetTurnaroundTime+0x56>
 800a168:	68bb      	ldr	r3, [r7, #8]
 800a16a:	4a37      	ldr	r2, [pc, #220]	; (800a248 <USB_SetTurnaroundTime+0x128>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d802      	bhi.n	800a176 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800a170:	230d      	movs	r3, #13
 800a172:	617b      	str	r3, [r7, #20]
 800a174:	e04c      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	4a33      	ldr	r2, [pc, #204]	; (800a248 <USB_SetTurnaroundTime+0x128>)
 800a17a:	4293      	cmp	r3, r2
 800a17c:	d906      	bls.n	800a18c <USB_SetTurnaroundTime+0x6c>
 800a17e:	68bb      	ldr	r3, [r7, #8]
 800a180:	4a32      	ldr	r2, [pc, #200]	; (800a24c <USB_SetTurnaroundTime+0x12c>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d802      	bhi.n	800a18c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800a186:	230c      	movs	r3, #12
 800a188:	617b      	str	r3, [r7, #20]
 800a18a:	e041      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	4a2f      	ldr	r2, [pc, #188]	; (800a24c <USB_SetTurnaroundTime+0x12c>)
 800a190:	4293      	cmp	r3, r2
 800a192:	d906      	bls.n	800a1a2 <USB_SetTurnaroundTime+0x82>
 800a194:	68bb      	ldr	r3, [r7, #8]
 800a196:	4a2e      	ldr	r2, [pc, #184]	; (800a250 <USB_SetTurnaroundTime+0x130>)
 800a198:	4293      	cmp	r3, r2
 800a19a:	d802      	bhi.n	800a1a2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800a19c:	230b      	movs	r3, #11
 800a19e:	617b      	str	r3, [r7, #20]
 800a1a0:	e036      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800a1a2:	68bb      	ldr	r3, [r7, #8]
 800a1a4:	4a2a      	ldr	r2, [pc, #168]	; (800a250 <USB_SetTurnaroundTime+0x130>)
 800a1a6:	4293      	cmp	r3, r2
 800a1a8:	d906      	bls.n	800a1b8 <USB_SetTurnaroundTime+0x98>
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	4a29      	ldr	r2, [pc, #164]	; (800a254 <USB_SetTurnaroundTime+0x134>)
 800a1ae:	4293      	cmp	r3, r2
 800a1b0:	d802      	bhi.n	800a1b8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800a1b2:	230a      	movs	r3, #10
 800a1b4:	617b      	str	r3, [r7, #20]
 800a1b6:	e02b      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800a1b8:	68bb      	ldr	r3, [r7, #8]
 800a1ba:	4a26      	ldr	r2, [pc, #152]	; (800a254 <USB_SetTurnaroundTime+0x134>)
 800a1bc:	4293      	cmp	r3, r2
 800a1be:	d906      	bls.n	800a1ce <USB_SetTurnaroundTime+0xae>
 800a1c0:	68bb      	ldr	r3, [r7, #8]
 800a1c2:	4a25      	ldr	r2, [pc, #148]	; (800a258 <USB_SetTurnaroundTime+0x138>)
 800a1c4:	4293      	cmp	r3, r2
 800a1c6:	d802      	bhi.n	800a1ce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800a1c8:	2309      	movs	r3, #9
 800a1ca:	617b      	str	r3, [r7, #20]
 800a1cc:	e020      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	4a21      	ldr	r2, [pc, #132]	; (800a258 <USB_SetTurnaroundTime+0x138>)
 800a1d2:	4293      	cmp	r3, r2
 800a1d4:	d906      	bls.n	800a1e4 <USB_SetTurnaroundTime+0xc4>
 800a1d6:	68bb      	ldr	r3, [r7, #8]
 800a1d8:	4a20      	ldr	r2, [pc, #128]	; (800a25c <USB_SetTurnaroundTime+0x13c>)
 800a1da:	4293      	cmp	r3, r2
 800a1dc:	d802      	bhi.n	800a1e4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800a1de:	2308      	movs	r3, #8
 800a1e0:	617b      	str	r3, [r7, #20]
 800a1e2:	e015      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800a1e4:	68bb      	ldr	r3, [r7, #8]
 800a1e6:	4a1d      	ldr	r2, [pc, #116]	; (800a25c <USB_SetTurnaroundTime+0x13c>)
 800a1e8:	4293      	cmp	r3, r2
 800a1ea:	d906      	bls.n	800a1fa <USB_SetTurnaroundTime+0xda>
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	4a1c      	ldr	r2, [pc, #112]	; (800a260 <USB_SetTurnaroundTime+0x140>)
 800a1f0:	4293      	cmp	r3, r2
 800a1f2:	d802      	bhi.n	800a1fa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800a1f4:	2307      	movs	r3, #7
 800a1f6:	617b      	str	r3, [r7, #20]
 800a1f8:	e00a      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800a1fa:	2306      	movs	r3, #6
 800a1fc:	617b      	str	r3, [r7, #20]
 800a1fe:	e007      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800a200:	79fb      	ldrb	r3, [r7, #7]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d102      	bne.n	800a20c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800a206:	2309      	movs	r3, #9
 800a208:	617b      	str	r3, [r7, #20]
 800a20a:	e001      	b.n	800a210 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800a20c:	2309      	movs	r3, #9
 800a20e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	68db      	ldr	r3, [r3, #12]
 800a214:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800a21c:	68fb      	ldr	r3, [r7, #12]
 800a21e:	68da      	ldr	r2, [r3, #12]
 800a220:	697b      	ldr	r3, [r7, #20]
 800a222:	029b      	lsls	r3, r3, #10
 800a224:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 800a228:	431a      	orrs	r2, r3
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800a22e:	2300      	movs	r3, #0
}
 800a230:	4618      	mov	r0, r3
 800a232:	371c      	adds	r7, #28
 800a234:	46bd      	mov	sp, r7
 800a236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a23a:	4770      	bx	lr
 800a23c:	00d8acbf 	.word	0x00d8acbf
 800a240:	00e4e1bf 	.word	0x00e4e1bf
 800a244:	00f423ff 	.word	0x00f423ff
 800a248:	0106737f 	.word	0x0106737f
 800a24c:	011a499f 	.word	0x011a499f
 800a250:	01312cff 	.word	0x01312cff
 800a254:	014ca43f 	.word	0x014ca43f
 800a258:	016e35ff 	.word	0x016e35ff
 800a25c:	01a6ab1f 	.word	0x01a6ab1f
 800a260:	01e847ff 	.word	0x01e847ff

0800a264 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f043 0201 	orr.w	r2, r3, #1
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a278:	2300      	movs	r3, #0
}
 800a27a:	4618      	mov	r0, r3
 800a27c:	370c      	adds	r7, #12
 800a27e:	46bd      	mov	sp, r7
 800a280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a284:	4770      	bx	lr

0800a286 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800a286:	b480      	push	{r7}
 800a288:	b083      	sub	sp, #12
 800a28a:	af00      	add	r7, sp, #0
 800a28c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	689b      	ldr	r3, [r3, #8]
 800a292:	f023 0201 	bic.w	r2, r3, #1
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800a29a:	2300      	movs	r3, #0
}
 800a29c:	4618      	mov	r0, r3
 800a29e:	370c      	adds	r7, #12
 800a2a0:	46bd      	mov	sp, r7
 800a2a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2a6:	4770      	bx	lr

0800a2a8 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800a2a8:	b580      	push	{r7, lr}
 800a2aa:	b082      	sub	sp, #8
 800a2ac:	af00      	add	r7, sp, #0
 800a2ae:	6078      	str	r0, [r7, #4]
 800a2b0:	460b      	mov	r3, r1
 800a2b2:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68db      	ldr	r3, [r3, #12]
 800a2b8:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800a2c0:	78fb      	ldrb	r3, [r7, #3]
 800a2c2:	2b01      	cmp	r3, #1
 800a2c4:	d106      	bne.n	800a2d4 <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800a2c6:	687b      	ldr	r3, [r7, #4]
 800a2c8:	68db      	ldr	r3, [r3, #12]
 800a2ca:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	60da      	str	r2, [r3, #12]
 800a2d2:	e00b      	b.n	800a2ec <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d106      	bne.n	800a2e8 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	60da      	str	r2, [r3, #12]
 800a2e6:	e001      	b.n	800a2ec <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800a2e8:	2301      	movs	r3, #1
 800a2ea:	e003      	b.n	800a2f4 <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800a2ec:	2032      	movs	r0, #50	; 0x32
 800a2ee:	f7f8 fe6b 	bl	8002fc8 <HAL_Delay>

  return HAL_OK;
 800a2f2:	2300      	movs	r3, #0
}
 800a2f4:	4618      	mov	r0, r3
 800a2f6:	3708      	adds	r7, #8
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	bd80      	pop	{r7, pc}

0800a2fc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800a2fc:	b084      	sub	sp, #16
 800a2fe:	b580      	push	{r7, lr}
 800a300:	b086      	sub	sp, #24
 800a302:	af00      	add	r7, sp, #0
 800a304:	6078      	str	r0, [r7, #4]
 800a306:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800a30a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800a30e:	2300      	movs	r3, #0
 800a310:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800a316:	2300      	movs	r3, #0
 800a318:	613b      	str	r3, [r7, #16]
 800a31a:	e009      	b.n	800a330 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800a31c:	687a      	ldr	r2, [r7, #4]
 800a31e:	693b      	ldr	r3, [r7, #16]
 800a320:	3340      	adds	r3, #64	; 0x40
 800a322:	009b      	lsls	r3, r3, #2
 800a324:	4413      	add	r3, r2
 800a326:	2200      	movs	r2, #0
 800a328:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	3301      	adds	r3, #1
 800a32e:	613b      	str	r3, [r7, #16]
 800a330:	693b      	ldr	r3, [r7, #16]
 800a332:	2b0e      	cmp	r3, #14
 800a334:	d9f2      	bls.n	800a31c <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800a336:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d112      	bne.n	800a362 <USB_DevInit+0x66>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a340:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a34c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a358:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	639a      	str	r2, [r3, #56]	; 0x38
 800a360:	e00b      	b.n	800a37a <USB_DevInit+0x7e>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GOTGCTL &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	601a      	str	r2, [r3, #0]
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800a36e:	687b      	ldr	r3, [r7, #4]
 800a370:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a372:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800a376:	687b      	ldr	r3, [r7, #4]
 800a378:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800a380:	461a      	mov	r2, r3
 800a382:	2300      	movs	r3, #0
 800a384:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a38c:	4619      	mov	r1, r3
 800a38e:	68fb      	ldr	r3, [r7, #12]
 800a390:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a394:	461a      	mov	r2, r3
 800a396:	680b      	ldr	r3, [r1, #0]
 800a398:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800a39a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a39c:	2b01      	cmp	r3, #1
 800a39e:	d10c      	bne.n	800a3ba <USB_DevInit+0xbe>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800a3a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a3a2:	2b00      	cmp	r3, #0
 800a3a4:	d104      	bne.n	800a3b0 <USB_DevInit+0xb4>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800a3a6:	2100      	movs	r1, #0
 800a3a8:	6878      	ldr	r0, [r7, #4]
 800a3aa:	f000 f961 	bl	800a670 <USB_SetDevSpeed>
 800a3ae:	e008      	b.n	800a3c2 <USB_DevInit+0xc6>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800a3b0:	2101      	movs	r1, #1
 800a3b2:	6878      	ldr	r0, [r7, #4]
 800a3b4:	f000 f95c 	bl	800a670 <USB_SetDevSpeed>
 800a3b8:	e003      	b.n	800a3c2 <USB_DevInit+0xc6>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800a3ba:	2103      	movs	r1, #3
 800a3bc:	6878      	ldr	r0, [r7, #4]
 800a3be:	f000 f957 	bl	800a670 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800a3c2:	2110      	movs	r1, #16
 800a3c4:	6878      	ldr	r0, [r7, #4]
 800a3c6:	f000 f90b 	bl	800a5e0 <USB_FlushTxFifo>
 800a3ca:	4603      	mov	r3, r0
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d001      	beq.n	800a3d4 <USB_DevInit+0xd8>
  {
    ret = HAL_ERROR;
 800a3d0:	2301      	movs	r3, #1
 800a3d2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800a3d4:	6878      	ldr	r0, [r7, #4]
 800a3d6:	f000 f929 	bl	800a62c <USB_FlushRxFifo>
 800a3da:	4603      	mov	r3, r0
 800a3dc:	2b00      	cmp	r3, #0
 800a3de:	d001      	beq.n	800a3e4 <USB_DevInit+0xe8>
  {
    ret = HAL_ERROR;
 800a3e0:	2301      	movs	r3, #1
 800a3e2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800a3e4:	68fb      	ldr	r3, [r7, #12]
 800a3e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3ea:	461a      	mov	r2, r3
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a3f6:	461a      	mov	r2, r3
 800a3f8:	2300      	movs	r3, #0
 800a3fa:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800a3fc:	68fb      	ldr	r3, [r7, #12]
 800a3fe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a402:	461a      	mov	r2, r3
 800a404:	2300      	movs	r3, #0
 800a406:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a408:	2300      	movs	r3, #0
 800a40a:	613b      	str	r3, [r7, #16]
 800a40c:	e043      	b.n	800a496 <USB_DevInit+0x19a>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800a40e:	693b      	ldr	r3, [r7, #16]
 800a410:	015a      	lsls	r2, r3, #5
 800a412:	68fb      	ldr	r3, [r7, #12]
 800a414:	4413      	add	r3, r2
 800a416:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a420:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a424:	d118      	bne.n	800a458 <USB_DevInit+0x15c>
    {
      if (i == 0U)
 800a426:	693b      	ldr	r3, [r7, #16]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10a      	bne.n	800a442 <USB_DevInit+0x146>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800a42c:	693b      	ldr	r3, [r7, #16]
 800a42e:	015a      	lsls	r2, r3, #5
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	4413      	add	r3, r2
 800a434:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a438:	461a      	mov	r2, r3
 800a43a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a43e:	6013      	str	r3, [r2, #0]
 800a440:	e013      	b.n	800a46a <USB_DevInit+0x16e>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	015a      	lsls	r2, r3, #5
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	4413      	add	r3, r2
 800a44a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a44e:	461a      	mov	r2, r3
 800a450:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a454:	6013      	str	r3, [r2, #0]
 800a456:	e008      	b.n	800a46a <USB_DevInit+0x16e>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800a458:	693b      	ldr	r3, [r7, #16]
 800a45a:	015a      	lsls	r2, r3, #5
 800a45c:	68fb      	ldr	r3, [r7, #12]
 800a45e:	4413      	add	r3, r2
 800a460:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a464:	461a      	mov	r2, r3
 800a466:	2300      	movs	r3, #0
 800a468:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800a46a:	693b      	ldr	r3, [r7, #16]
 800a46c:	015a      	lsls	r2, r3, #5
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	4413      	add	r3, r2
 800a472:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a476:	461a      	mov	r2, r3
 800a478:	2300      	movs	r3, #0
 800a47a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800a47c:	693b      	ldr	r3, [r7, #16]
 800a47e:	015a      	lsls	r2, r3, #5
 800a480:	68fb      	ldr	r3, [r7, #12]
 800a482:	4413      	add	r3, r2
 800a484:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a488:	461a      	mov	r2, r3
 800a48a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a48e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a490:	693b      	ldr	r3, [r7, #16]
 800a492:	3301      	adds	r3, #1
 800a494:	613b      	str	r3, [r7, #16]
 800a496:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a498:	693a      	ldr	r2, [r7, #16]
 800a49a:	429a      	cmp	r2, r3
 800a49c:	d3b7      	bcc.n	800a40e <USB_DevInit+0x112>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a49e:	2300      	movs	r3, #0
 800a4a0:	613b      	str	r3, [r7, #16]
 800a4a2:	e043      	b.n	800a52c <USB_DevInit+0x230>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a4a4:	693b      	ldr	r3, [r7, #16]
 800a4a6:	015a      	lsls	r2, r3, #5
 800a4a8:	68fb      	ldr	r3, [r7, #12]
 800a4aa:	4413      	add	r3, r2
 800a4ac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800a4b6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800a4ba:	d118      	bne.n	800a4ee <USB_DevInit+0x1f2>
    {
      if (i == 0U)
 800a4bc:	693b      	ldr	r3, [r7, #16]
 800a4be:	2b00      	cmp	r3, #0
 800a4c0:	d10a      	bne.n	800a4d8 <USB_DevInit+0x1dc>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	015a      	lsls	r2, r3, #5
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	4413      	add	r3, r2
 800a4ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4ce:	461a      	mov	r2, r3
 800a4d0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800a4d4:	6013      	str	r3, [r2, #0]
 800a4d6:	e013      	b.n	800a500 <USB_DevInit+0x204>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	015a      	lsls	r2, r3, #5
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	4413      	add	r3, r2
 800a4e0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4e4:	461a      	mov	r2, r3
 800a4e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800a4ea:	6013      	str	r3, [r2, #0]
 800a4ec:	e008      	b.n	800a500 <USB_DevInit+0x204>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800a4ee:	693b      	ldr	r3, [r7, #16]
 800a4f0:	015a      	lsls	r2, r3, #5
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	4413      	add	r3, r2
 800a4f6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a4fa:	461a      	mov	r2, r3
 800a4fc:	2300      	movs	r3, #0
 800a4fe:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	015a      	lsls	r2, r3, #5
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	4413      	add	r3, r2
 800a508:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a50c:	461a      	mov	r2, r3
 800a50e:	2300      	movs	r3, #0
 800a510:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800a512:	693b      	ldr	r3, [r7, #16]
 800a514:	015a      	lsls	r2, r3, #5
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	4413      	add	r3, r2
 800a51a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a51e:	461a      	mov	r2, r3
 800a520:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800a524:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	3301      	adds	r3, #1
 800a52a:	613b      	str	r3, [r7, #16]
 800a52c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a52e:	693a      	ldr	r2, [r7, #16]
 800a530:	429a      	cmp	r2, r3
 800a532:	d3b7      	bcc.n	800a4a4 <USB_DevInit+0x1a8>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800a534:	68fb      	ldr	r3, [r7, #12]
 800a536:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a53a:	691b      	ldr	r3, [r3, #16]
 800a53c:	68fa      	ldr	r2, [r7, #12]
 800a53e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a542:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a546:	6113      	str	r3, [r2, #16]

  if (cfg.dma_enable == 1U)
 800a548:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	d111      	bne.n	800a572 <USB_DevInit+0x276>
  {
    /*Set threshold parameters */
    USBx_DEVICE->DTHRCTL = USB_OTG_DTHRCTL_TXTHRLEN_6 |
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a554:	461a      	mov	r2, r3
 800a556:	4b20      	ldr	r3, [pc, #128]	; (800a5d8 <USB_DevInit+0x2dc>)
 800a558:	6313      	str	r3, [r2, #48]	; 0x30
                           USB_OTG_DTHRCTL_RXTHRLEN_6;

    USBx_DEVICE->DTHRCTL |= USB_OTG_DTHRCTL_RXTHREN |
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a560:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a562:	68fa      	ldr	r2, [r7, #12]
 800a564:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800a568:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a56c:	f043 0303 	orr.w	r3, r3, #3
 800a570:	6313      	str	r3, [r2, #48]	; 0x30
                            USB_OTG_DTHRCTL_ISOTHREN |
                            USB_OTG_DTHRCTL_NONISOTHREN;
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	2200      	movs	r2, #0
 800a576:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800a57e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800a580:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a582:	2b00      	cmp	r3, #0
 800a584:	d105      	bne.n	800a592 <USB_DevInit+0x296>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	699b      	ldr	r3, [r3, #24]
 800a58a:	f043 0210 	orr.w	r2, r3, #16
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	699a      	ldr	r2, [r3, #24]
 800a596:	4b11      	ldr	r3, [pc, #68]	; (800a5dc <USB_DevInit+0x2e0>)
 800a598:	4313      	orrs	r3, r2
 800a59a:	687a      	ldr	r2, [r7, #4]
 800a59c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800a59e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a5a0:	2b00      	cmp	r3, #0
 800a5a2:	d005      	beq.n	800a5b0 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800a5a4:	687b      	ldr	r3, [r7, #4]
 800a5a6:	699b      	ldr	r3, [r3, #24]
 800a5a8:	f043 0208 	orr.w	r2, r3, #8
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800a5b0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800a5b2:	2b01      	cmp	r3, #1
 800a5b4:	d107      	bne.n	800a5c6 <USB_DevInit+0x2ca>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800a5b6:	687b      	ldr	r3, [r7, #4]
 800a5b8:	699b      	ldr	r3, [r3, #24]
 800a5ba:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800a5be:	f043 0304 	orr.w	r3, r3, #4
 800a5c2:	687a      	ldr	r2, [r7, #4]
 800a5c4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800a5c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3718      	adds	r7, #24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800a5d2:	b004      	add	sp, #16
 800a5d4:	4770      	bx	lr
 800a5d6:	bf00      	nop
 800a5d8:	00800100 	.word	0x00800100
 800a5dc:	803c3800 	.word	0x803c3800

0800a5e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800a5e0:	b480      	push	{r7}
 800a5e2:	b085      	sub	sp, #20
 800a5e4:	af00      	add	r7, sp, #0
 800a5e6:	6078      	str	r0, [r7, #4]
 800a5e8:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800a5ee:	683b      	ldr	r3, [r7, #0]
 800a5f0:	019b      	lsls	r3, r3, #6
 800a5f2:	f043 0220 	orr.w	r2, r3, #32
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	3301      	adds	r3, #1
 800a5fe:	60fb      	str	r3, [r7, #12]
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	4a09      	ldr	r2, [pc, #36]	; (800a628 <USB_FlushTxFifo+0x48>)
 800a604:	4293      	cmp	r3, r2
 800a606:	d901      	bls.n	800a60c <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800a608:	2303      	movs	r3, #3
 800a60a:	e006      	b.n	800a61a <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	691b      	ldr	r3, [r3, #16]
 800a610:	f003 0320 	and.w	r3, r3, #32
 800a614:	2b20      	cmp	r3, #32
 800a616:	d0f0      	beq.n	800a5fa <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800a618:	2300      	movs	r3, #0
}
 800a61a:	4618      	mov	r0, r3
 800a61c:	3714      	adds	r7, #20
 800a61e:	46bd      	mov	sp, r7
 800a620:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a624:	4770      	bx	lr
 800a626:	bf00      	nop
 800a628:	00030d40 	.word	0x00030d40

0800a62c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800a62c:	b480      	push	{r7}
 800a62e:	b085      	sub	sp, #20
 800a630:	af00      	add	r7, sp, #0
 800a632:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800a634:	2300      	movs	r3, #0
 800a636:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	2210      	movs	r2, #16
 800a63c:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	3301      	adds	r3, #1
 800a642:	60fb      	str	r3, [r7, #12]
 800a644:	68fb      	ldr	r3, [r7, #12]
 800a646:	4a09      	ldr	r2, [pc, #36]	; (800a66c <USB_FlushRxFifo+0x40>)
 800a648:	4293      	cmp	r3, r2
 800a64a:	d901      	bls.n	800a650 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800a64c:	2303      	movs	r3, #3
 800a64e:	e006      	b.n	800a65e <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800a650:	687b      	ldr	r3, [r7, #4]
 800a652:	691b      	ldr	r3, [r3, #16]
 800a654:	f003 0310 	and.w	r3, r3, #16
 800a658:	2b10      	cmp	r3, #16
 800a65a:	d0f0      	beq.n	800a63e <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800a65c:	2300      	movs	r3, #0
}
 800a65e:	4618      	mov	r0, r3
 800a660:	3714      	adds	r7, #20
 800a662:	46bd      	mov	sp, r7
 800a664:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a668:	4770      	bx	lr
 800a66a:	bf00      	nop
 800a66c:	00030d40 	.word	0x00030d40

0800a670 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800a670:	b480      	push	{r7}
 800a672:	b085      	sub	sp, #20
 800a674:	af00      	add	r7, sp, #0
 800a676:	6078      	str	r0, [r7, #4]
 800a678:	460b      	mov	r3, r1
 800a67a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a686:	681a      	ldr	r2, [r3, #0]
 800a688:	78fb      	ldrb	r3, [r7, #3]
 800a68a:	68f9      	ldr	r1, [r7, #12]
 800a68c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a690:	4313      	orrs	r3, r2
 800a692:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800a694:	2300      	movs	r3, #0
}
 800a696:	4618      	mov	r0, r3
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr

0800a6a2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_HIGH: High speed mode
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800a6a2:	b480      	push	{r7}
 800a6a4:	b087      	sub	sp, #28
 800a6a6:	af00      	add	r7, sp, #0
 800a6a8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800a6ae:	693b      	ldr	r3, [r7, #16]
 800a6b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a6b4:	689b      	ldr	r3, [r3, #8]
 800a6b6:	f003 0306 	and.w	r3, r3, #6
 800a6ba:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d102      	bne.n	800a6c8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800a6c2:	2300      	movs	r3, #0
 800a6c4:	75fb      	strb	r3, [r7, #23]
 800a6c6:	e00a      	b.n	800a6de <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	2b02      	cmp	r3, #2
 800a6cc:	d002      	beq.n	800a6d4 <USB_GetDevSpeed+0x32>
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	2b06      	cmp	r3, #6
 800a6d2:	d102      	bne.n	800a6da <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800a6d4:	2302      	movs	r3, #2
 800a6d6:	75fb      	strb	r3, [r7, #23]
 800a6d8:	e001      	b.n	800a6de <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800a6da:	230f      	movs	r3, #15
 800a6dc:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800a6de:	7dfb      	ldrb	r3, [r7, #23]
}
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	371c      	adds	r7, #28
 800a6e4:	46bd      	mov	sp, r7
 800a6e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ea:	4770      	bx	lr

0800a6ec <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a6ec:	b480      	push	{r7}
 800a6ee:	b085      	sub	sp, #20
 800a6f0:	af00      	add	r7, sp, #0
 800a6f2:	6078      	str	r0, [r7, #4]
 800a6f4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a6fa:	683b      	ldr	r3, [r7, #0]
 800a6fc:	781b      	ldrb	r3, [r3, #0]
 800a6fe:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a700:	683b      	ldr	r3, [r7, #0]
 800a702:	785b      	ldrb	r3, [r3, #1]
 800a704:	2b01      	cmp	r3, #1
 800a706:	d13a      	bne.n	800a77e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a70e:	69da      	ldr	r2, [r3, #28]
 800a710:	683b      	ldr	r3, [r7, #0]
 800a712:	781b      	ldrb	r3, [r3, #0]
 800a714:	f003 030f 	and.w	r3, r3, #15
 800a718:	2101      	movs	r1, #1
 800a71a:	fa01 f303 	lsl.w	r3, r1, r3
 800a71e:	b29b      	uxth	r3, r3
 800a720:	68f9      	ldr	r1, [r7, #12]
 800a722:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a726:	4313      	orrs	r3, r2
 800a728:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	015a      	lsls	r2, r3, #5
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	4413      	add	r3, r2
 800a732:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a736:	681b      	ldr	r3, [r3, #0]
 800a738:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d155      	bne.n	800a7ec <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a740:	68bb      	ldr	r3, [r7, #8]
 800a742:	015a      	lsls	r2, r3, #5
 800a744:	68fb      	ldr	r3, [r7, #12]
 800a746:	4413      	add	r3, r2
 800a748:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a74c:	681a      	ldr	r2, [r3, #0]
 800a74e:	683b      	ldr	r3, [r7, #0]
 800a750:	689b      	ldr	r3, [r3, #8]
 800a752:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a756:	683b      	ldr	r3, [r7, #0]
 800a758:	78db      	ldrb	r3, [r3, #3]
 800a75a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a75c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800a75e:	68bb      	ldr	r3, [r7, #8]
 800a760:	059b      	lsls	r3, r3, #22
 800a762:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800a764:	4313      	orrs	r3, r2
 800a766:	68ba      	ldr	r2, [r7, #8]
 800a768:	0151      	lsls	r1, r2, #5
 800a76a:	68fa      	ldr	r2, [r7, #12]
 800a76c:	440a      	add	r2, r1
 800a76e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a772:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a776:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a77a:	6013      	str	r3, [r2, #0]
 800a77c:	e036      	b.n	800a7ec <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800a77e:	68fb      	ldr	r3, [r7, #12]
 800a780:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a784:	69da      	ldr	r2, [r3, #28]
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	781b      	ldrb	r3, [r3, #0]
 800a78a:	f003 030f 	and.w	r3, r3, #15
 800a78e:	2101      	movs	r1, #1
 800a790:	fa01 f303 	lsl.w	r3, r1, r3
 800a794:	041b      	lsls	r3, r3, #16
 800a796:	68f9      	ldr	r1, [r7, #12]
 800a798:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a79c:	4313      	orrs	r3, r2
 800a79e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800a7a0:	68bb      	ldr	r3, [r7, #8]
 800a7a2:	015a      	lsls	r2, r3, #5
 800a7a4:	68fb      	ldr	r3, [r7, #12]
 800a7a6:	4413      	add	r3, r2
 800a7a8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a7b2:	2b00      	cmp	r3, #0
 800a7b4:	d11a      	bne.n	800a7ec <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a7b6:	68bb      	ldr	r3, [r7, #8]
 800a7b8:	015a      	lsls	r2, r3, #5
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	4413      	add	r3, r2
 800a7be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	689b      	ldr	r3, [r3, #8]
 800a7c8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800a7cc:	683b      	ldr	r3, [r7, #0]
 800a7ce:	78db      	ldrb	r3, [r3, #3]
 800a7d0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800a7d2:	430b      	orrs	r3, r1
 800a7d4:	4313      	orrs	r3, r2
 800a7d6:	68ba      	ldr	r2, [r7, #8]
 800a7d8:	0151      	lsls	r1, r2, #5
 800a7da:	68fa      	ldr	r2, [r7, #12]
 800a7dc:	440a      	add	r2, r1
 800a7de:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800a7e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a7e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800a7ea:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800a7ec:	2300      	movs	r3, #0
}
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	3714      	adds	r7, #20
 800a7f2:	46bd      	mov	sp, r7
 800a7f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7f8:	4770      	bx	lr
	...

0800a7fc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800a7fc:	b480      	push	{r7}
 800a7fe:	b085      	sub	sp, #20
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
 800a804:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a80a:	683b      	ldr	r3, [r7, #0]
 800a80c:	781b      	ldrb	r3, [r3, #0]
 800a80e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	785b      	ldrb	r3, [r3, #1]
 800a814:	2b01      	cmp	r3, #1
 800a816:	d135      	bne.n	800a884 <USB_DeactivateEndpoint+0x88>
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a81e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	781b      	ldrb	r3, [r3, #0]
 800a824:	f003 030f 	and.w	r3, r3, #15
 800a828:	2101      	movs	r1, #1
 800a82a:	fa01 f303 	lsl.w	r3, r1, r3
 800a82e:	b29b      	uxth	r3, r3
 800a830:	43db      	mvns	r3, r3
 800a832:	68f9      	ldr	r1, [r7, #12]
 800a834:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a838:	4013      	ands	r3, r2
 800a83a:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a842:	69da      	ldr	r2, [r3, #28]
 800a844:	683b      	ldr	r3, [r7, #0]
 800a846:	781b      	ldrb	r3, [r3, #0]
 800a848:	f003 030f 	and.w	r3, r3, #15
 800a84c:	2101      	movs	r1, #1
 800a84e:	fa01 f303 	lsl.w	r3, r1, r3
 800a852:	b29b      	uxth	r3, r3
 800a854:	43db      	mvns	r3, r3
 800a856:	68f9      	ldr	r1, [r7, #12]
 800a858:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a85c:	4013      	ands	r3, r2
 800a85e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800a860:	68bb      	ldr	r3, [r7, #8]
 800a862:	015a      	lsls	r2, r3, #5
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	4413      	add	r3, r2
 800a868:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a86c:	681a      	ldr	r2, [r3, #0]
 800a86e:	68bb      	ldr	r3, [r7, #8]
 800a870:	0159      	lsls	r1, r3, #5
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	440b      	add	r3, r1
 800a876:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a87a:	4619      	mov	r1, r3
 800a87c:	4b1f      	ldr	r3, [pc, #124]	; (800a8fc <USB_DeactivateEndpoint+0x100>)
 800a87e:	4013      	ands	r3, r2
 800a880:	600b      	str	r3, [r1, #0]
 800a882:	e034      	b.n	800a8ee <USB_DeactivateEndpoint+0xf2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a884:	68fb      	ldr	r3, [r7, #12]
 800a886:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a88a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800a88c:	683b      	ldr	r3, [r7, #0]
 800a88e:	781b      	ldrb	r3, [r3, #0]
 800a890:	f003 030f 	and.w	r3, r3, #15
 800a894:	2101      	movs	r1, #1
 800a896:	fa01 f303 	lsl.w	r3, r1, r3
 800a89a:	041b      	lsls	r3, r3, #16
 800a89c:	43db      	mvns	r3, r3
 800a89e:	68f9      	ldr	r1, [r7, #12]
 800a8a0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8a4:	4013      	ands	r3, r2
 800a8a6:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800a8a8:	68fb      	ldr	r3, [r7, #12]
 800a8aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800a8ae:	69da      	ldr	r2, [r3, #28]
 800a8b0:	683b      	ldr	r3, [r7, #0]
 800a8b2:	781b      	ldrb	r3, [r3, #0]
 800a8b4:	f003 030f 	and.w	r3, r3, #15
 800a8b8:	2101      	movs	r1, #1
 800a8ba:	fa01 f303 	lsl.w	r3, r1, r3
 800a8be:	041b      	lsls	r3, r3, #16
 800a8c0:	43db      	mvns	r3, r3
 800a8c2:	68f9      	ldr	r1, [r7, #12]
 800a8c4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800a8c8:	4013      	ands	r3, r2
 800a8ca:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	015a      	lsls	r2, r3, #5
 800a8d0:	68fb      	ldr	r3, [r7, #12]
 800a8d2:	4413      	add	r3, r2
 800a8d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8d8:	681a      	ldr	r2, [r3, #0]
 800a8da:	68bb      	ldr	r3, [r7, #8]
 800a8dc:	0159      	lsls	r1, r3, #5
 800a8de:	68fb      	ldr	r3, [r7, #12]
 800a8e0:	440b      	add	r3, r1
 800a8e2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800a8e6:	4619      	mov	r1, r3
 800a8e8:	4b05      	ldr	r3, [pc, #20]	; (800a900 <USB_DeactivateEndpoint+0x104>)
 800a8ea:	4013      	ands	r3, r2
 800a8ec:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800a8ee:	2300      	movs	r3, #0
}
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	3714      	adds	r7, #20
 800a8f4:	46bd      	mov	sp, r7
 800a8f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8fa:	4770      	bx	lr
 800a8fc:	ec337800 	.word	0xec337800
 800a900:	eff37800 	.word	0xeff37800

0800a904 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800a904:	b580      	push	{r7, lr}
 800a906:	b08a      	sub	sp, #40	; 0x28
 800a908:	af02      	add	r7, sp, #8
 800a90a:	60f8      	str	r0, [r7, #12]
 800a90c:	60b9      	str	r1, [r7, #8]
 800a90e:	4613      	mov	r3, r2
 800a910:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a912:	68fb      	ldr	r3, [r7, #12]
 800a914:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800a916:	68bb      	ldr	r3, [r7, #8]
 800a918:	781b      	ldrb	r3, [r3, #0]
 800a91a:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800a91c:	68bb      	ldr	r3, [r7, #8]
 800a91e:	785b      	ldrb	r3, [r3, #1]
 800a920:	2b01      	cmp	r3, #1
 800a922:	f040 815c 	bne.w	800abde <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800a926:	68bb      	ldr	r3, [r7, #8]
 800a928:	695b      	ldr	r3, [r3, #20]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d132      	bne.n	800a994 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a92e:	69bb      	ldr	r3, [r7, #24]
 800a930:	015a      	lsls	r2, r3, #5
 800a932:	69fb      	ldr	r3, [r7, #28]
 800a934:	4413      	add	r3, r2
 800a936:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a93a:	691b      	ldr	r3, [r3, #16]
 800a93c:	69ba      	ldr	r2, [r7, #24]
 800a93e:	0151      	lsls	r1, r2, #5
 800a940:	69fa      	ldr	r2, [r7, #28]
 800a942:	440a      	add	r2, r1
 800a944:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a948:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a94c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a950:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800a952:	69bb      	ldr	r3, [r7, #24]
 800a954:	015a      	lsls	r2, r3, #5
 800a956:	69fb      	ldr	r3, [r7, #28]
 800a958:	4413      	add	r3, r2
 800a95a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a95e:	691b      	ldr	r3, [r3, #16]
 800a960:	69ba      	ldr	r2, [r7, #24]
 800a962:	0151      	lsls	r1, r2, #5
 800a964:	69fa      	ldr	r2, [r7, #28]
 800a966:	440a      	add	r2, r1
 800a968:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a96c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800a970:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a972:	69bb      	ldr	r3, [r7, #24]
 800a974:	015a      	lsls	r2, r3, #5
 800a976:	69fb      	ldr	r3, [r7, #28]
 800a978:	4413      	add	r3, r2
 800a97a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a97e:	691b      	ldr	r3, [r3, #16]
 800a980:	69ba      	ldr	r2, [r7, #24]
 800a982:	0151      	lsls	r1, r2, #5
 800a984:	69fa      	ldr	r2, [r7, #28]
 800a986:	440a      	add	r2, r1
 800a988:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a98c:	0cdb      	lsrs	r3, r3, #19
 800a98e:	04db      	lsls	r3, r3, #19
 800a990:	6113      	str	r3, [r2, #16]
 800a992:	e074      	b.n	800aa7e <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800a994:	69bb      	ldr	r3, [r7, #24]
 800a996:	015a      	lsls	r2, r3, #5
 800a998:	69fb      	ldr	r3, [r7, #28]
 800a99a:	4413      	add	r3, r2
 800a99c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9a0:	691b      	ldr	r3, [r3, #16]
 800a9a2:	69ba      	ldr	r2, [r7, #24]
 800a9a4:	0151      	lsls	r1, r2, #5
 800a9a6:	69fa      	ldr	r2, [r7, #28]
 800a9a8:	440a      	add	r2, r1
 800a9aa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9ae:	0cdb      	lsrs	r3, r3, #19
 800a9b0:	04db      	lsls	r3, r3, #19
 800a9b2:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800a9b4:	69bb      	ldr	r3, [r7, #24]
 800a9b6:	015a      	lsls	r2, r3, #5
 800a9b8:	69fb      	ldr	r3, [r7, #28]
 800a9ba:	4413      	add	r3, r2
 800a9bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9c0:	691b      	ldr	r3, [r3, #16]
 800a9c2:	69ba      	ldr	r2, [r7, #24]
 800a9c4:	0151      	lsls	r1, r2, #5
 800a9c6:	69fa      	ldr	r2, [r7, #28]
 800a9c8:	440a      	add	r2, r1
 800a9ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800a9ce:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800a9d2:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800a9d6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 800a9d8:	69bb      	ldr	r3, [r7, #24]
 800a9da:	015a      	lsls	r2, r3, #5
 800a9dc:	69fb      	ldr	r3, [r7, #28]
 800a9de:	4413      	add	r3, r2
 800a9e0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800a9e4:	691a      	ldr	r2, [r3, #16]
 800a9e6:	68bb      	ldr	r3, [r7, #8]
 800a9e8:	6959      	ldr	r1, [r3, #20]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	689b      	ldr	r3, [r3, #8]
 800a9ee:	440b      	add	r3, r1
 800a9f0:	1e59      	subs	r1, r3, #1
 800a9f2:	68bb      	ldr	r3, [r7, #8]
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	fbb1 f3f3 	udiv	r3, r1, r3
 800a9fa:	04d9      	lsls	r1, r3, #19
 800a9fc:	4b9d      	ldr	r3, [pc, #628]	; (800ac74 <USB_EPStartXfer+0x370>)
 800a9fe:	400b      	ands	r3, r1
 800aa00:	69b9      	ldr	r1, [r7, #24]
 800aa02:	0148      	lsls	r0, r1, #5
 800aa04:	69f9      	ldr	r1, [r7, #28]
 800aa06:	4401      	add	r1, r0
 800aa08:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800aa10:	69bb      	ldr	r3, [r7, #24]
 800aa12:	015a      	lsls	r2, r3, #5
 800aa14:	69fb      	ldr	r3, [r7, #28]
 800aa16:	4413      	add	r3, r2
 800aa18:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa1c:	691a      	ldr	r2, [r3, #16]
 800aa1e:	68bb      	ldr	r3, [r7, #8]
 800aa20:	695b      	ldr	r3, [r3, #20]
 800aa22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa26:	69b9      	ldr	r1, [r7, #24]
 800aa28:	0148      	lsls	r0, r1, #5
 800aa2a:	69f9      	ldr	r1, [r7, #28]
 800aa2c:	4401      	add	r1, r0
 800aa2e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800aa32:	4313      	orrs	r3, r2
 800aa34:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	78db      	ldrb	r3, [r3, #3]
 800aa3a:	2b01      	cmp	r3, #1
 800aa3c:	d11f      	bne.n	800aa7e <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800aa3e:	69bb      	ldr	r3, [r7, #24]
 800aa40:	015a      	lsls	r2, r3, #5
 800aa42:	69fb      	ldr	r3, [r7, #28]
 800aa44:	4413      	add	r3, r2
 800aa46:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa4a:	691b      	ldr	r3, [r3, #16]
 800aa4c:	69ba      	ldr	r2, [r7, #24]
 800aa4e:	0151      	lsls	r1, r2, #5
 800aa50:	69fa      	ldr	r2, [r7, #28]
 800aa52:	440a      	add	r2, r1
 800aa54:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa58:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 800aa5c:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 800aa5e:	69bb      	ldr	r3, [r7, #24]
 800aa60:	015a      	lsls	r2, r3, #5
 800aa62:	69fb      	ldr	r3, [r7, #28]
 800aa64:	4413      	add	r3, r2
 800aa66:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa6a:	691b      	ldr	r3, [r3, #16]
 800aa6c:	69ba      	ldr	r2, [r7, #24]
 800aa6e:	0151      	lsls	r1, r2, #5
 800aa70:	69fa      	ldr	r2, [r7, #28]
 800aa72:	440a      	add	r2, r1
 800aa74:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aa78:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aa7c:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 800aa7e:	79fb      	ldrb	r3, [r7, #7]
 800aa80:	2b01      	cmp	r3, #1
 800aa82:	d14b      	bne.n	800ab1c <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aa84:	68bb      	ldr	r3, [r7, #8]
 800aa86:	691b      	ldr	r3, [r3, #16]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	d009      	beq.n	800aaa0 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aa8c:	69bb      	ldr	r3, [r7, #24]
 800aa8e:	015a      	lsls	r2, r3, #5
 800aa90:	69fb      	ldr	r3, [r7, #28]
 800aa92:	4413      	add	r3, r2
 800aa94:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aa98:	461a      	mov	r2, r3
 800aa9a:	68bb      	ldr	r3, [r7, #8]
 800aa9c:	691b      	ldr	r3, [r3, #16]
 800aa9e:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	78db      	ldrb	r3, [r3, #3]
 800aaa4:	2b01      	cmp	r3, #1
 800aaa6:	d128      	bne.n	800aafa <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800aaa8:	69fb      	ldr	r3, [r7, #28]
 800aaaa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800aaae:	689b      	ldr	r3, [r3, #8]
 800aab0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d110      	bne.n	800aada <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800aab8:	69bb      	ldr	r3, [r7, #24]
 800aaba:	015a      	lsls	r2, r3, #5
 800aabc:	69fb      	ldr	r3, [r7, #28]
 800aabe:	4413      	add	r3, r2
 800aac0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aac4:	681b      	ldr	r3, [r3, #0]
 800aac6:	69ba      	ldr	r2, [r7, #24]
 800aac8:	0151      	lsls	r1, r2, #5
 800aaca:	69fa      	ldr	r2, [r7, #28]
 800aacc:	440a      	add	r2, r1
 800aace:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aad2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800aad6:	6013      	str	r3, [r2, #0]
 800aad8:	e00f      	b.n	800aafa <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aada:	69bb      	ldr	r3, [r7, #24]
 800aadc:	015a      	lsls	r2, r3, #5
 800aade:	69fb      	ldr	r3, [r7, #28]
 800aae0:	4413      	add	r3, r2
 800aae2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	69ba      	ldr	r2, [r7, #24]
 800aaea:	0151      	lsls	r1, r2, #5
 800aaec:	69fa      	ldr	r2, [r7, #28]
 800aaee:	440a      	add	r2, r1
 800aaf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aaf4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aaf8:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aafa:	69bb      	ldr	r3, [r7, #24]
 800aafc:	015a      	lsls	r2, r3, #5
 800aafe:	69fb      	ldr	r3, [r7, #28]
 800ab00:	4413      	add	r3, r2
 800ab02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	69ba      	ldr	r2, [r7, #24]
 800ab0a:	0151      	lsls	r1, r2, #5
 800ab0c:	69fa      	ldr	r2, [r7, #28]
 800ab0e:	440a      	add	r2, r1
 800ab10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab14:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ab18:	6013      	str	r3, [r2, #0]
 800ab1a:	e12f      	b.n	800ad7c <USB_EPStartXfer+0x478>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800ab1c:	69bb      	ldr	r3, [r7, #24]
 800ab1e:	015a      	lsls	r2, r3, #5
 800ab20:	69fb      	ldr	r3, [r7, #28]
 800ab22:	4413      	add	r3, r2
 800ab24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	69ba      	ldr	r2, [r7, #24]
 800ab2c:	0151      	lsls	r1, r2, #5
 800ab2e:	69fa      	ldr	r2, [r7, #28]
 800ab30:	440a      	add	r2, r1
 800ab32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab36:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ab3a:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ab3c:	68bb      	ldr	r3, [r7, #8]
 800ab3e:	78db      	ldrb	r3, [r3, #3]
 800ab40:	2b01      	cmp	r3, #1
 800ab42:	d015      	beq.n	800ab70 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800ab44:	68bb      	ldr	r3, [r7, #8]
 800ab46:	695b      	ldr	r3, [r3, #20]
 800ab48:	2b00      	cmp	r3, #0
 800ab4a:	f000 8117 	beq.w	800ad7c <USB_EPStartXfer+0x478>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800ab4e:	69fb      	ldr	r3, [r7, #28]
 800ab50:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab54:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800ab56:	68bb      	ldr	r3, [r7, #8]
 800ab58:	781b      	ldrb	r3, [r3, #0]
 800ab5a:	f003 030f 	and.w	r3, r3, #15
 800ab5e:	2101      	movs	r1, #1
 800ab60:	fa01 f303 	lsl.w	r3, r1, r3
 800ab64:	69f9      	ldr	r1, [r7, #28]
 800ab66:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800ab6a:	4313      	orrs	r3, r2
 800ab6c:	634b      	str	r3, [r1, #52]	; 0x34
 800ab6e:	e105      	b.n	800ad7c <USB_EPStartXfer+0x478>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ab70:	69fb      	ldr	r3, [r7, #28]
 800ab72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ab76:	689b      	ldr	r3, [r3, #8]
 800ab78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d110      	bne.n	800aba2 <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800ab80:	69bb      	ldr	r3, [r7, #24]
 800ab82:	015a      	lsls	r2, r3, #5
 800ab84:	69fb      	ldr	r3, [r7, #28]
 800ab86:	4413      	add	r3, r2
 800ab88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ab8c:	681b      	ldr	r3, [r3, #0]
 800ab8e:	69ba      	ldr	r2, [r7, #24]
 800ab90:	0151      	lsls	r1, r2, #5
 800ab92:	69fa      	ldr	r2, [r7, #28]
 800ab94:	440a      	add	r2, r1
 800ab96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ab9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ab9e:	6013      	str	r3, [r2, #0]
 800aba0:	e00f      	b.n	800abc2 <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800aba2:	69bb      	ldr	r3, [r7, #24]
 800aba4:	015a      	lsls	r2, r3, #5
 800aba6:	69fb      	ldr	r3, [r7, #28]
 800aba8:	4413      	add	r3, r2
 800abaa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	69ba      	ldr	r2, [r7, #24]
 800abb2:	0151      	lsls	r1, r2, #5
 800abb4:	69fa      	ldr	r2, [r7, #28]
 800abb6:	440a      	add	r2, r1
 800abb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800abbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800abc0:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800abc2:	68bb      	ldr	r3, [r7, #8]
 800abc4:	68d9      	ldr	r1, [r3, #12]
 800abc6:	68bb      	ldr	r3, [r7, #8]
 800abc8:	781a      	ldrb	r2, [r3, #0]
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	695b      	ldr	r3, [r3, #20]
 800abce:	b298      	uxth	r0, r3
 800abd0:	79fb      	ldrb	r3, [r7, #7]
 800abd2:	9300      	str	r3, [sp, #0]
 800abd4:	4603      	mov	r3, r0
 800abd6:	68f8      	ldr	r0, [r7, #12]
 800abd8:	f000 fa2b 	bl	800b032 <USB_WritePacket>
 800abdc:	e0ce      	b.n	800ad7c <USB_EPStartXfer+0x478>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800abde:	69bb      	ldr	r3, [r7, #24]
 800abe0:	015a      	lsls	r2, r3, #5
 800abe2:	69fb      	ldr	r3, [r7, #28]
 800abe4:	4413      	add	r3, r2
 800abe6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800abea:	691b      	ldr	r3, [r3, #16]
 800abec:	69ba      	ldr	r2, [r7, #24]
 800abee:	0151      	lsls	r1, r2, #5
 800abf0:	69fa      	ldr	r2, [r7, #28]
 800abf2:	440a      	add	r2, r1
 800abf4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800abf8:	0cdb      	lsrs	r3, r3, #19
 800abfa:	04db      	lsls	r3, r3, #19
 800abfc:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800abfe:	69bb      	ldr	r3, [r7, #24]
 800ac00:	015a      	lsls	r2, r3, #5
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	4413      	add	r3, r2
 800ac06:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac0a:	691b      	ldr	r3, [r3, #16]
 800ac0c:	69ba      	ldr	r2, [r7, #24]
 800ac0e:	0151      	lsls	r1, r2, #5
 800ac10:	69fa      	ldr	r2, [r7, #28]
 800ac12:	440a      	add	r2, r1
 800ac14:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac18:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ac1c:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ac20:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	695b      	ldr	r3, [r3, #20]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d126      	bne.n	800ac78 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800ac2a:	69bb      	ldr	r3, [r7, #24]
 800ac2c:	015a      	lsls	r2, r3, #5
 800ac2e:	69fb      	ldr	r3, [r7, #28]
 800ac30:	4413      	add	r3, r2
 800ac32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac36:	691a      	ldr	r2, [r3, #16]
 800ac38:	68bb      	ldr	r3, [r7, #8]
 800ac3a:	689b      	ldr	r3, [r3, #8]
 800ac3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800ac40:	69b9      	ldr	r1, [r7, #24]
 800ac42:	0148      	lsls	r0, r1, #5
 800ac44:	69f9      	ldr	r1, [r7, #28]
 800ac46:	4401      	add	r1, r0
 800ac48:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800ac4c:	4313      	orrs	r3, r2
 800ac4e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800ac50:	69bb      	ldr	r3, [r7, #24]
 800ac52:	015a      	lsls	r2, r3, #5
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	4413      	add	r3, r2
 800ac58:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac5c:	691b      	ldr	r3, [r3, #16]
 800ac5e:	69ba      	ldr	r2, [r7, #24]
 800ac60:	0151      	lsls	r1, r2, #5
 800ac62:	69fa      	ldr	r2, [r7, #28]
 800ac64:	440a      	add	r2, r1
 800ac66:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ac6a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ac6e:	6113      	str	r3, [r2, #16]
 800ac70:	e036      	b.n	800ace0 <USB_EPStartXfer+0x3dc>
 800ac72:	bf00      	nop
 800ac74:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800ac78:	68bb      	ldr	r3, [r7, #8]
 800ac7a:	695a      	ldr	r2, [r3, #20]
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	689b      	ldr	r3, [r3, #8]
 800ac80:	4413      	add	r3, r2
 800ac82:	1e5a      	subs	r2, r3, #1
 800ac84:	68bb      	ldr	r3, [r7, #8]
 800ac86:	689b      	ldr	r3, [r3, #8]
 800ac88:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac8c:	82fb      	strh	r3, [r7, #22]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800ac8e:	69bb      	ldr	r3, [r7, #24]
 800ac90:	015a      	lsls	r2, r3, #5
 800ac92:	69fb      	ldr	r3, [r7, #28]
 800ac94:	4413      	add	r3, r2
 800ac96:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ac9a:	691a      	ldr	r2, [r3, #16]
 800ac9c:	8afb      	ldrh	r3, [r7, #22]
 800ac9e:	04d9      	lsls	r1, r3, #19
 800aca0:	4b39      	ldr	r3, [pc, #228]	; (800ad88 <USB_EPStartXfer+0x484>)
 800aca2:	400b      	ands	r3, r1
 800aca4:	69b9      	ldr	r1, [r7, #24]
 800aca6:	0148      	lsls	r0, r1, #5
 800aca8:	69f9      	ldr	r1, [r7, #28]
 800acaa:	4401      	add	r1, r0
 800acac:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800acb0:	4313      	orrs	r3, r2
 800acb2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 800acb4:	69bb      	ldr	r3, [r7, #24]
 800acb6:	015a      	lsls	r2, r3, #5
 800acb8:	69fb      	ldr	r3, [r7, #28]
 800acba:	4413      	add	r3, r2
 800acbc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acc0:	691a      	ldr	r2, [r3, #16]
 800acc2:	68bb      	ldr	r3, [r7, #8]
 800acc4:	689b      	ldr	r3, [r3, #8]
 800acc6:	8af9      	ldrh	r1, [r7, #22]
 800acc8:	fb01 f303 	mul.w	r3, r1, r3
 800accc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800acd0:	69b9      	ldr	r1, [r7, #24]
 800acd2:	0148      	lsls	r0, r1, #5
 800acd4:	69f9      	ldr	r1, [r7, #28]
 800acd6:	4401      	add	r1, r0
 800acd8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800acdc:	4313      	orrs	r3, r2
 800acde:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800ace0:	79fb      	ldrb	r3, [r7, #7]
 800ace2:	2b01      	cmp	r3, #1
 800ace4:	d10d      	bne.n	800ad02 <USB_EPStartXfer+0x3fe>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800ace6:	68bb      	ldr	r3, [r7, #8]
 800ace8:	68db      	ldr	r3, [r3, #12]
 800acea:	2b00      	cmp	r3, #0
 800acec:	d009      	beq.n	800ad02 <USB_EPStartXfer+0x3fe>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800acee:	68bb      	ldr	r3, [r7, #8]
 800acf0:	68d9      	ldr	r1, [r3, #12]
 800acf2:	69bb      	ldr	r3, [r7, #24]
 800acf4:	015a      	lsls	r2, r3, #5
 800acf6:	69fb      	ldr	r3, [r7, #28]
 800acf8:	4413      	add	r3, r2
 800acfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800acfe:	460a      	mov	r2, r1
 800ad00:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800ad02:	68bb      	ldr	r3, [r7, #8]
 800ad04:	78db      	ldrb	r3, [r3, #3]
 800ad06:	2b01      	cmp	r3, #1
 800ad08:	d128      	bne.n	800ad5c <USB_EPStartXfer+0x458>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800ad0a:	69fb      	ldr	r3, [r7, #28]
 800ad0c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ad10:	689b      	ldr	r3, [r3, #8]
 800ad12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d110      	bne.n	800ad3c <USB_EPStartXfer+0x438>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800ad1a:	69bb      	ldr	r3, [r7, #24]
 800ad1c:	015a      	lsls	r2, r3, #5
 800ad1e:	69fb      	ldr	r3, [r7, #28]
 800ad20:	4413      	add	r3, r2
 800ad22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	69ba      	ldr	r2, [r7, #24]
 800ad2a:	0151      	lsls	r1, r2, #5
 800ad2c:	69fa      	ldr	r2, [r7, #28]
 800ad2e:	440a      	add	r2, r1
 800ad30:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad34:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800ad38:	6013      	str	r3, [r2, #0]
 800ad3a:	e00f      	b.n	800ad5c <USB_EPStartXfer+0x458>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800ad3c:	69bb      	ldr	r3, [r7, #24]
 800ad3e:	015a      	lsls	r2, r3, #5
 800ad40:	69fb      	ldr	r3, [r7, #28]
 800ad42:	4413      	add	r3, r2
 800ad44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	69ba      	ldr	r2, [r7, #24]
 800ad4c:	0151      	lsls	r1, r2, #5
 800ad4e:	69fa      	ldr	r2, [r7, #28]
 800ad50:	440a      	add	r2, r1
 800ad52:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ad5a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800ad5c:	69bb      	ldr	r3, [r7, #24]
 800ad5e:	015a      	lsls	r2, r3, #5
 800ad60:	69fb      	ldr	r3, [r7, #28]
 800ad62:	4413      	add	r3, r2
 800ad64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	69ba      	ldr	r2, [r7, #24]
 800ad6c:	0151      	lsls	r1, r2, #5
 800ad6e:	69fa      	ldr	r2, [r7, #28]
 800ad70:	440a      	add	r2, r1
 800ad72:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800ad76:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800ad7a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800ad7c:	2300      	movs	r3, #0
}
 800ad7e:	4618      	mov	r0, r3
 800ad80:	3720      	adds	r7, #32
 800ad82:	46bd      	mov	sp, r7
 800ad84:	bd80      	pop	{r7, pc}
 800ad86:	bf00      	nop
 800ad88:	1ff80000 	.word	0x1ff80000

0800ad8c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800ad8c:	b480      	push	{r7}
 800ad8e:	b087      	sub	sp, #28
 800ad90:	af00      	add	r7, sp, #0
 800ad92:	60f8      	str	r0, [r7, #12]
 800ad94:	60b9      	str	r1, [r7, #8]
 800ad96:	4613      	mov	r3, r2
 800ad98:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 800ad9e:	68bb      	ldr	r3, [r7, #8]
 800ada0:	781b      	ldrb	r3, [r3, #0]
 800ada2:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800ada4:	68bb      	ldr	r3, [r7, #8]
 800ada6:	785b      	ldrb	r3, [r3, #1]
 800ada8:	2b01      	cmp	r3, #1
 800adaa:	f040 80cd 	bne.w	800af48 <USB_EP0StartXfer+0x1bc>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800adae:	68bb      	ldr	r3, [r7, #8]
 800adb0:	695b      	ldr	r3, [r3, #20]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	d132      	bne.n	800ae1c <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800adb6:	693b      	ldr	r3, [r7, #16]
 800adb8:	015a      	lsls	r2, r3, #5
 800adba:	697b      	ldr	r3, [r7, #20]
 800adbc:	4413      	add	r3, r2
 800adbe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800adc2:	691b      	ldr	r3, [r3, #16]
 800adc4:	693a      	ldr	r2, [r7, #16]
 800adc6:	0151      	lsls	r1, r2, #5
 800adc8:	697a      	ldr	r2, [r7, #20]
 800adca:	440a      	add	r2, r1
 800adcc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800add0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800add4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800add8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800adda:	693b      	ldr	r3, [r7, #16]
 800addc:	015a      	lsls	r2, r3, #5
 800adde:	697b      	ldr	r3, [r7, #20]
 800ade0:	4413      	add	r3, r2
 800ade2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ade6:	691b      	ldr	r3, [r3, #16]
 800ade8:	693a      	ldr	r2, [r7, #16]
 800adea:	0151      	lsls	r1, r2, #5
 800adec:	697a      	ldr	r2, [r7, #20]
 800adee:	440a      	add	r2, r1
 800adf0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800adf4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800adf8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800adfa:	693b      	ldr	r3, [r7, #16]
 800adfc:	015a      	lsls	r2, r3, #5
 800adfe:	697b      	ldr	r3, [r7, #20]
 800ae00:	4413      	add	r3, r2
 800ae02:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae06:	691b      	ldr	r3, [r3, #16]
 800ae08:	693a      	ldr	r2, [r7, #16]
 800ae0a:	0151      	lsls	r1, r2, #5
 800ae0c:	697a      	ldr	r2, [r7, #20]
 800ae0e:	440a      	add	r2, r1
 800ae10:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae14:	0cdb      	lsrs	r3, r3, #19
 800ae16:	04db      	lsls	r3, r3, #19
 800ae18:	6113      	str	r3, [r2, #16]
 800ae1a:	e04e      	b.n	800aeba <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800ae1c:	693b      	ldr	r3, [r7, #16]
 800ae1e:	015a      	lsls	r2, r3, #5
 800ae20:	697b      	ldr	r3, [r7, #20]
 800ae22:	4413      	add	r3, r2
 800ae24:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae28:	691b      	ldr	r3, [r3, #16]
 800ae2a:	693a      	ldr	r2, [r7, #16]
 800ae2c:	0151      	lsls	r1, r2, #5
 800ae2e:	697a      	ldr	r2, [r7, #20]
 800ae30:	440a      	add	r2, r1
 800ae32:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae36:	0cdb      	lsrs	r3, r3, #19
 800ae38:	04db      	lsls	r3, r3, #19
 800ae3a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800ae3c:	693b      	ldr	r3, [r7, #16]
 800ae3e:	015a      	lsls	r2, r3, #5
 800ae40:	697b      	ldr	r3, [r7, #20]
 800ae42:	4413      	add	r3, r2
 800ae44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae48:	691b      	ldr	r3, [r3, #16]
 800ae4a:	693a      	ldr	r2, [r7, #16]
 800ae4c:	0151      	lsls	r1, r2, #5
 800ae4e:	697a      	ldr	r2, [r7, #20]
 800ae50:	440a      	add	r2, r1
 800ae52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae56:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800ae5a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800ae5e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 800ae60:	68bb      	ldr	r3, [r7, #8]
 800ae62:	695a      	ldr	r2, [r3, #20]
 800ae64:	68bb      	ldr	r3, [r7, #8]
 800ae66:	689b      	ldr	r3, [r3, #8]
 800ae68:	429a      	cmp	r2, r3
 800ae6a:	d903      	bls.n	800ae74 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800ae6c:	68bb      	ldr	r3, [r7, #8]
 800ae6e:	689a      	ldr	r2, [r3, #8]
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800ae74:	693b      	ldr	r3, [r7, #16]
 800ae76:	015a      	lsls	r2, r3, #5
 800ae78:	697b      	ldr	r3, [r7, #20]
 800ae7a:	4413      	add	r3, r2
 800ae7c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	693a      	ldr	r2, [r7, #16]
 800ae84:	0151      	lsls	r1, r2, #5
 800ae86:	697a      	ldr	r2, [r7, #20]
 800ae88:	440a      	add	r2, r1
 800ae8a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800ae8e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800ae92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	015a      	lsls	r2, r3, #5
 800ae98:	697b      	ldr	r3, [r7, #20]
 800ae9a:	4413      	add	r3, r2
 800ae9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aea0:	691a      	ldr	r2, [r3, #16]
 800aea2:	68bb      	ldr	r3, [r7, #8]
 800aea4:	695b      	ldr	r3, [r3, #20]
 800aea6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aeaa:	6939      	ldr	r1, [r7, #16]
 800aeac:	0148      	lsls	r0, r1, #5
 800aeae:	6979      	ldr	r1, [r7, #20]
 800aeb0:	4401      	add	r1, r0
 800aeb2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800aeba:	79fb      	ldrb	r3, [r7, #7]
 800aebc:	2b01      	cmp	r3, #1
 800aebe:	d11e      	bne.n	800aefe <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800aec0:	68bb      	ldr	r3, [r7, #8]
 800aec2:	691b      	ldr	r3, [r3, #16]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	d009      	beq.n	800aedc <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800aec8:	693b      	ldr	r3, [r7, #16]
 800aeca:	015a      	lsls	r2, r3, #5
 800aecc:	697b      	ldr	r3, [r7, #20]
 800aece:	4413      	add	r3, r2
 800aed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aed4:	461a      	mov	r2, r3
 800aed6:	68bb      	ldr	r3, [r7, #8]
 800aed8:	691b      	ldr	r3, [r3, #16]
 800aeda:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aedc:	693b      	ldr	r3, [r7, #16]
 800aede:	015a      	lsls	r2, r3, #5
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	4413      	add	r3, r2
 800aee4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800aee8:	681b      	ldr	r3, [r3, #0]
 800aeea:	693a      	ldr	r2, [r7, #16]
 800aeec:	0151      	lsls	r1, r2, #5
 800aeee:	697a      	ldr	r2, [r7, #20]
 800aef0:	440a      	add	r2, r1
 800aef2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800aef6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800aefa:	6013      	str	r3, [r2, #0]
 800aefc:	e092      	b.n	800b024 <USB_EP0StartXfer+0x298>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800aefe:	693b      	ldr	r3, [r7, #16]
 800af00:	015a      	lsls	r2, r3, #5
 800af02:	697b      	ldr	r3, [r7, #20]
 800af04:	4413      	add	r3, r2
 800af06:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	693a      	ldr	r2, [r7, #16]
 800af0e:	0151      	lsls	r1, r2, #5
 800af10:	697a      	ldr	r2, [r7, #20]
 800af12:	440a      	add	r2, r1
 800af14:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800af18:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800af1c:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 800af1e:	68bb      	ldr	r3, [r7, #8]
 800af20:	695b      	ldr	r3, [r3, #20]
 800af22:	2b00      	cmp	r3, #0
 800af24:	d07e      	beq.n	800b024 <USB_EP0StartXfer+0x298>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800af26:	697b      	ldr	r3, [r7, #20]
 800af28:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800af2c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800af2e:	68bb      	ldr	r3, [r7, #8]
 800af30:	781b      	ldrb	r3, [r3, #0]
 800af32:	f003 030f 	and.w	r3, r3, #15
 800af36:	2101      	movs	r1, #1
 800af38:	fa01 f303 	lsl.w	r3, r1, r3
 800af3c:	6979      	ldr	r1, [r7, #20]
 800af3e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800af42:	4313      	orrs	r3, r2
 800af44:	634b      	str	r3, [r1, #52]	; 0x34
 800af46:	e06d      	b.n	800b024 <USB_EP0StartXfer+0x298>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800af48:	693b      	ldr	r3, [r7, #16]
 800af4a:	015a      	lsls	r2, r3, #5
 800af4c:	697b      	ldr	r3, [r7, #20]
 800af4e:	4413      	add	r3, r2
 800af50:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af54:	691b      	ldr	r3, [r3, #16]
 800af56:	693a      	ldr	r2, [r7, #16]
 800af58:	0151      	lsls	r1, r2, #5
 800af5a:	697a      	ldr	r2, [r7, #20]
 800af5c:	440a      	add	r2, r1
 800af5e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af62:	0cdb      	lsrs	r3, r3, #19
 800af64:	04db      	lsls	r3, r3, #19
 800af66:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800af68:	693b      	ldr	r3, [r7, #16]
 800af6a:	015a      	lsls	r2, r3, #5
 800af6c:	697b      	ldr	r3, [r7, #20]
 800af6e:	4413      	add	r3, r2
 800af70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800af74:	691b      	ldr	r3, [r3, #16]
 800af76:	693a      	ldr	r2, [r7, #16]
 800af78:	0151      	lsls	r1, r2, #5
 800af7a:	697a      	ldr	r2, [r7, #20]
 800af7c:	440a      	add	r2, r1
 800af7e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800af82:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800af86:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800af8a:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800af8c:	68bb      	ldr	r3, [r7, #8]
 800af8e:	695b      	ldr	r3, [r3, #20]
 800af90:	2b00      	cmp	r3, #0
 800af92:	d003      	beq.n	800af9c <USB_EP0StartXfer+0x210>
    {
      ep->xfer_len = ep->maxpacket;
 800af94:	68bb      	ldr	r3, [r7, #8]
 800af96:	689a      	ldr	r2, [r3, #8]
 800af98:	68bb      	ldr	r3, [r7, #8]
 800af9a:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800af9c:	693b      	ldr	r3, [r7, #16]
 800af9e:	015a      	lsls	r2, r3, #5
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	4413      	add	r3, r2
 800afa4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afa8:	691b      	ldr	r3, [r3, #16]
 800afaa:	693a      	ldr	r2, [r7, #16]
 800afac:	0151      	lsls	r1, r2, #5
 800afae:	697a      	ldr	r2, [r7, #20]
 800afb0:	440a      	add	r2, r1
 800afb2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800afb6:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800afba:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 800afbc:	693b      	ldr	r3, [r7, #16]
 800afbe:	015a      	lsls	r2, r3, #5
 800afc0:	697b      	ldr	r3, [r7, #20]
 800afc2:	4413      	add	r3, r2
 800afc4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800afc8:	691a      	ldr	r2, [r3, #16]
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	689b      	ldr	r3, [r3, #8]
 800afce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800afd2:	6939      	ldr	r1, [r7, #16]
 800afd4:	0148      	lsls	r0, r1, #5
 800afd6:	6979      	ldr	r1, [r7, #20]
 800afd8:	4401      	add	r1, r0
 800afda:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 800afde:	4313      	orrs	r3, r2
 800afe0:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 800afe2:	79fb      	ldrb	r3, [r7, #7]
 800afe4:	2b01      	cmp	r3, #1
 800afe6:	d10d      	bne.n	800b004 <USB_EP0StartXfer+0x278>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800afe8:	68bb      	ldr	r3, [r7, #8]
 800afea:	68db      	ldr	r3, [r3, #12]
 800afec:	2b00      	cmp	r3, #0
 800afee:	d009      	beq.n	800b004 <USB_EP0StartXfer+0x278>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800aff0:	68bb      	ldr	r3, [r7, #8]
 800aff2:	68d9      	ldr	r1, [r3, #12]
 800aff4:	693b      	ldr	r3, [r7, #16]
 800aff6:	015a      	lsls	r2, r3, #5
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	4413      	add	r3, r2
 800affc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b000:	460a      	mov	r2, r1
 800b002:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800b004:	693b      	ldr	r3, [r7, #16]
 800b006:	015a      	lsls	r2, r3, #5
 800b008:	697b      	ldr	r3, [r7, #20]
 800b00a:	4413      	add	r3, r2
 800b00c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	693a      	ldr	r2, [r7, #16]
 800b014:	0151      	lsls	r1, r2, #5
 800b016:	697a      	ldr	r2, [r7, #20]
 800b018:	440a      	add	r2, r1
 800b01a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b01e:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800b022:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	371c      	adds	r7, #28
 800b02a:	46bd      	mov	sp, r7
 800b02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b030:	4770      	bx	lr

0800b032 <USB_WritePacket>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800b032:	b480      	push	{r7}
 800b034:	b089      	sub	sp, #36	; 0x24
 800b036:	af00      	add	r7, sp, #0
 800b038:	60f8      	str	r0, [r7, #12]
 800b03a:	60b9      	str	r1, [r7, #8]
 800b03c:	4611      	mov	r1, r2
 800b03e:	461a      	mov	r2, r3
 800b040:	460b      	mov	r3, r1
 800b042:	71fb      	strb	r3, [r7, #7]
 800b044:	4613      	mov	r3, r2
 800b046:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  if (dma == 0U)
 800b050:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b054:	2b00      	cmp	r3, #0
 800b056:	d11a      	bne.n	800b08e <USB_WritePacket+0x5c>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800b058:	88bb      	ldrh	r3, [r7, #4]
 800b05a:	3303      	adds	r3, #3
 800b05c:	089b      	lsrs	r3, r3, #2
 800b05e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800b060:	2300      	movs	r3, #0
 800b062:	61bb      	str	r3, [r7, #24]
 800b064:	e00f      	b.n	800b086 <USB_WritePacket+0x54>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800b066:	79fb      	ldrb	r3, [r7, #7]
 800b068:	031a      	lsls	r2, r3, #12
 800b06a:	697b      	ldr	r3, [r7, #20]
 800b06c:	4413      	add	r3, r2
 800b06e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b072:	461a      	mov	r2, r3
 800b074:	69fb      	ldr	r3, [r7, #28]
 800b076:	681b      	ldr	r3, [r3, #0]
 800b078:	6013      	str	r3, [r2, #0]
      pSrc++;
 800b07a:	69fb      	ldr	r3, [r7, #28]
 800b07c:	3304      	adds	r3, #4
 800b07e:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800b080:	69bb      	ldr	r3, [r7, #24]
 800b082:	3301      	adds	r3, #1
 800b084:	61bb      	str	r3, [r7, #24]
 800b086:	69ba      	ldr	r2, [r7, #24]
 800b088:	693b      	ldr	r3, [r7, #16]
 800b08a:	429a      	cmp	r2, r3
 800b08c:	d3eb      	bcc.n	800b066 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800b08e:	2300      	movs	r3, #0
}
 800b090:	4618      	mov	r0, r3
 800b092:	3724      	adds	r7, #36	; 0x24
 800b094:	46bd      	mov	sp, r7
 800b096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b09a:	4770      	bx	lr

0800b09c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800b09c:	b480      	push	{r7}
 800b09e:	b089      	sub	sp, #36	; 0x24
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	60f8      	str	r0, [r7, #12]
 800b0a4:	60b9      	str	r1, [r7, #8]
 800b0a6:	4613      	mov	r3, r2
 800b0a8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 800b0ae:	68bb      	ldr	r3, [r7, #8]
 800b0b0:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 800b0b2:	88fb      	ldrh	r3, [r7, #6]
 800b0b4:	3303      	adds	r3, #3
 800b0b6:	089b      	lsrs	r3, r3, #2
 800b0b8:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 800b0ba:	2300      	movs	r3, #0
 800b0bc:	61bb      	str	r3, [r7, #24]
 800b0be:	e00b      	b.n	800b0d8 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800b0c0:	697b      	ldr	r3, [r7, #20]
 800b0c2:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b0c6:	681a      	ldr	r2, [r3, #0]
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	601a      	str	r2, [r3, #0]
    pDest++;
 800b0cc:	69fb      	ldr	r3, [r7, #28]
 800b0ce:	3304      	adds	r3, #4
 800b0d0:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 800b0d2:	69bb      	ldr	r3, [r7, #24]
 800b0d4:	3301      	adds	r3, #1
 800b0d6:	61bb      	str	r3, [r7, #24]
 800b0d8:	69ba      	ldr	r2, [r7, #24]
 800b0da:	693b      	ldr	r3, [r7, #16]
 800b0dc:	429a      	cmp	r2, r3
 800b0de:	d3ef      	bcc.n	800b0c0 <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 800b0e0:	69fb      	ldr	r3, [r7, #28]
}
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	3724      	adds	r7, #36	; 0x24
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0ec:	4770      	bx	lr

0800b0ee <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b0ee:	b480      	push	{r7}
 800b0f0:	b085      	sub	sp, #20
 800b0f2:	af00      	add	r7, sp, #0
 800b0f4:	6078      	str	r0, [r7, #4]
 800b0f6:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b0fc:	683b      	ldr	r3, [r7, #0]
 800b0fe:	781b      	ldrb	r3, [r3, #0]
 800b100:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b102:	683b      	ldr	r3, [r7, #0]
 800b104:	785b      	ldrb	r3, [r3, #1]
 800b106:	2b01      	cmp	r3, #1
 800b108:	d12c      	bne.n	800b164 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b10a:	68bb      	ldr	r3, [r7, #8]
 800b10c:	015a      	lsls	r2, r3, #5
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	4413      	add	r3, r2
 800b112:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	db12      	blt.n	800b142 <USB_EPSetStall+0x54>
 800b11c:	68bb      	ldr	r3, [r7, #8]
 800b11e:	2b00      	cmp	r3, #0
 800b120:	d00f      	beq.n	800b142 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800b122:	68bb      	ldr	r3, [r7, #8]
 800b124:	015a      	lsls	r2, r3, #5
 800b126:	68fb      	ldr	r3, [r7, #12]
 800b128:	4413      	add	r3, r2
 800b12a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68ba      	ldr	r2, [r7, #8]
 800b132:	0151      	lsls	r1, r2, #5
 800b134:	68fa      	ldr	r2, [r7, #12]
 800b136:	440a      	add	r2, r1
 800b138:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b13c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b140:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	015a      	lsls	r2, r3, #5
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	4413      	add	r3, r2
 800b14a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b14e:	681b      	ldr	r3, [r3, #0]
 800b150:	68ba      	ldr	r2, [r7, #8]
 800b152:	0151      	lsls	r1, r2, #5
 800b154:	68fa      	ldr	r2, [r7, #12]
 800b156:	440a      	add	r2, r1
 800b158:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b15c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b160:	6013      	str	r3, [r2, #0]
 800b162:	e02b      	b.n	800b1bc <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	015a      	lsls	r2, r3, #5
 800b168:	68fb      	ldr	r3, [r7, #12]
 800b16a:	4413      	add	r3, r2
 800b16c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	2b00      	cmp	r3, #0
 800b174:	db12      	blt.n	800b19c <USB_EPSetStall+0xae>
 800b176:	68bb      	ldr	r3, [r7, #8]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d00f      	beq.n	800b19c <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800b17c:	68bb      	ldr	r3, [r7, #8]
 800b17e:	015a      	lsls	r2, r3, #5
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	4413      	add	r3, r2
 800b184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	68ba      	ldr	r2, [r7, #8]
 800b18c:	0151      	lsls	r1, r2, #5
 800b18e:	68fa      	ldr	r2, [r7, #12]
 800b190:	440a      	add	r2, r1
 800b192:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b196:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800b19a:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800b19c:	68bb      	ldr	r3, [r7, #8]
 800b19e:	015a      	lsls	r2, r3, #5
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	4413      	add	r3, r2
 800b1a4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	68ba      	ldr	r2, [r7, #8]
 800b1ac:	0151      	lsls	r1, r2, #5
 800b1ae:	68fa      	ldr	r2, [r7, #12]
 800b1b0:	440a      	add	r2, r1
 800b1b2:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b1b6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800b1ba:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b1bc:	2300      	movs	r3, #0
}
 800b1be:	4618      	mov	r0, r3
 800b1c0:	3714      	adds	r7, #20
 800b1c2:	46bd      	mov	sp, r7
 800b1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c8:	4770      	bx	lr

0800b1ca <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800b1ca:	b480      	push	{r7}
 800b1cc:	b085      	sub	sp, #20
 800b1ce:	af00      	add	r7, sp, #0
 800b1d0:	6078      	str	r0, [r7, #4]
 800b1d2:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800b1d8:	683b      	ldr	r3, [r7, #0]
 800b1da:	781b      	ldrb	r3, [r3, #0]
 800b1dc:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800b1de:	683b      	ldr	r3, [r7, #0]
 800b1e0:	785b      	ldrb	r3, [r3, #1]
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d128      	bne.n	800b238 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800b1e6:	68bb      	ldr	r3, [r7, #8]
 800b1e8:	015a      	lsls	r2, r3, #5
 800b1ea:	68fb      	ldr	r3, [r7, #12]
 800b1ec:	4413      	add	r3, r2
 800b1ee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b1f2:	681b      	ldr	r3, [r3, #0]
 800b1f4:	68ba      	ldr	r2, [r7, #8]
 800b1f6:	0151      	lsls	r1, r2, #5
 800b1f8:	68fa      	ldr	r2, [r7, #12]
 800b1fa:	440a      	add	r2, r1
 800b1fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b200:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b204:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	78db      	ldrb	r3, [r3, #3]
 800b20a:	2b03      	cmp	r3, #3
 800b20c:	d003      	beq.n	800b216 <USB_EPClearStall+0x4c>
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	78db      	ldrb	r3, [r3, #3]
 800b212:	2b02      	cmp	r3, #2
 800b214:	d138      	bne.n	800b288 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b216:	68bb      	ldr	r3, [r7, #8]
 800b218:	015a      	lsls	r2, r3, #5
 800b21a:	68fb      	ldr	r3, [r7, #12]
 800b21c:	4413      	add	r3, r2
 800b21e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b222:	681b      	ldr	r3, [r3, #0]
 800b224:	68ba      	ldr	r2, [r7, #8]
 800b226:	0151      	lsls	r1, r2, #5
 800b228:	68fa      	ldr	r2, [r7, #12]
 800b22a:	440a      	add	r2, r1
 800b22c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b230:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b234:	6013      	str	r3, [r2, #0]
 800b236:	e027      	b.n	800b288 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800b238:	68bb      	ldr	r3, [r7, #8]
 800b23a:	015a      	lsls	r2, r3, #5
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	4413      	add	r3, r2
 800b240:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	68ba      	ldr	r2, [r7, #8]
 800b248:	0151      	lsls	r1, r2, #5
 800b24a:	68fa      	ldr	r2, [r7, #12]
 800b24c:	440a      	add	r2, r1
 800b24e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b252:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800b256:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800b258:	683b      	ldr	r3, [r7, #0]
 800b25a:	78db      	ldrb	r3, [r3, #3]
 800b25c:	2b03      	cmp	r3, #3
 800b25e:	d003      	beq.n	800b268 <USB_EPClearStall+0x9e>
 800b260:	683b      	ldr	r3, [r7, #0]
 800b262:	78db      	ldrb	r3, [r3, #3]
 800b264:	2b02      	cmp	r3, #2
 800b266:	d10f      	bne.n	800b288 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800b268:	68bb      	ldr	r3, [r7, #8]
 800b26a:	015a      	lsls	r2, r3, #5
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	4413      	add	r3, r2
 800b270:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b274:	681b      	ldr	r3, [r3, #0]
 800b276:	68ba      	ldr	r2, [r7, #8]
 800b278:	0151      	lsls	r1, r2, #5
 800b27a:	68fa      	ldr	r2, [r7, #12]
 800b27c:	440a      	add	r2, r1
 800b27e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b282:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b286:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800b288:	2300      	movs	r3, #0
}
 800b28a:	4618      	mov	r0, r3
 800b28c:	3714      	adds	r7, #20
 800b28e:	46bd      	mov	sp, r7
 800b290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b294:	4770      	bx	lr

0800b296 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800b296:	b480      	push	{r7}
 800b298:	b085      	sub	sp, #20
 800b29a:	af00      	add	r7, sp, #0
 800b29c:	6078      	str	r0, [r7, #4]
 800b29e:	460b      	mov	r3, r1
 800b2a0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	68fa      	ldr	r2, [r7, #12]
 800b2b0:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b2b4:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 800b2b8:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800b2ba:	68fb      	ldr	r3, [r7, #12]
 800b2bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2c0:	681a      	ldr	r2, [r3, #0]
 800b2c2:	78fb      	ldrb	r3, [r7, #3]
 800b2c4:	011b      	lsls	r3, r3, #4
 800b2c6:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 800b2ca:	68f9      	ldr	r1, [r7, #12]
 800b2cc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800b2d0:	4313      	orrs	r3, r2
 800b2d2:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800b2d4:	2300      	movs	r3, #0
}
 800b2d6:	4618      	mov	r0, r3
 800b2d8:	3714      	adds	r7, #20
 800b2da:	46bd      	mov	sp, r7
 800b2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2e0:	4770      	bx	lr

0800b2e2 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b2e2:	b580      	push	{r7, lr}
 800b2e4:	b084      	sub	sp, #16
 800b2e6:	af00      	add	r7, sp, #0
 800b2e8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b2f4:	685b      	ldr	r3, [r3, #4]
 800b2f6:	68fa      	ldr	r2, [r7, #12]
 800b2f8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b2fc:	f023 0302 	bic.w	r3, r3, #2
 800b300:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b302:	2003      	movs	r0, #3
 800b304:	f7f7 fe60 	bl	8002fc8 <HAL_Delay>

  return HAL_OK;
 800b308:	2300      	movs	r3, #0
}
 800b30a:	4618      	mov	r0, r3
 800b30c:	3710      	adds	r7, #16
 800b30e:	46bd      	mov	sp, r7
 800b310:	bd80      	pop	{r7, pc}

0800b312 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800b312:	b580      	push	{r7, lr}
 800b314:	b084      	sub	sp, #16
 800b316:	af00      	add	r7, sp, #0
 800b318:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800b31e:	68fb      	ldr	r3, [r7, #12]
 800b320:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b324:	685b      	ldr	r3, [r3, #4]
 800b326:	68fa      	ldr	r2, [r7, #12]
 800b328:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b32c:	f043 0302 	orr.w	r3, r3, #2
 800b330:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800b332:	2003      	movs	r0, #3
 800b334:	f7f7 fe48 	bl	8002fc8 <HAL_Delay>

  return HAL_OK;
 800b338:	2300      	movs	r3, #0
}
 800b33a:	4618      	mov	r0, r3
 800b33c:	3710      	adds	r7, #16
 800b33e:	46bd      	mov	sp, r7
 800b340:	bd80      	pop	{r7, pc}

0800b342 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 800b342:	b480      	push	{r7}
 800b344:	b085      	sub	sp, #20
 800b346:	af00      	add	r7, sp, #0
 800b348:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	695b      	ldr	r3, [r3, #20]
 800b34e:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	699b      	ldr	r3, [r3, #24]
 800b354:	68fa      	ldr	r2, [r7, #12]
 800b356:	4013      	ands	r3, r2
 800b358:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800b35a:	68fb      	ldr	r3, [r7, #12]
}
 800b35c:	4618      	mov	r0, r3
 800b35e:	3714      	adds	r7, #20
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr

0800b368 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b368:	b480      	push	{r7}
 800b36a:	b085      	sub	sp, #20
 800b36c:	af00      	add	r7, sp, #0
 800b36e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b370:	687b      	ldr	r3, [r7, #4]
 800b372:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b37a:	699b      	ldr	r3, [r3, #24]
 800b37c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b37e:	68fb      	ldr	r3, [r7, #12]
 800b380:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b384:	69db      	ldr	r3, [r3, #28]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	4013      	ands	r3, r2
 800b38a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800b38c:	68bb      	ldr	r3, [r7, #8]
 800b38e:	0c1b      	lsrs	r3, r3, #16
}
 800b390:	4618      	mov	r0, r3
 800b392:	3714      	adds	r7, #20
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800b39c:	b480      	push	{r7}
 800b39e:	b085      	sub	sp, #20
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800b3a8:	68fb      	ldr	r3, [r7, #12]
 800b3aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3ae:	699b      	ldr	r3, [r3, #24]
 800b3b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800b3b2:	68fb      	ldr	r3, [r7, #12]
 800b3b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3b8:	69db      	ldr	r3, [r3, #28]
 800b3ba:	68ba      	ldr	r2, [r7, #8]
 800b3bc:	4013      	ands	r3, r2
 800b3be:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	b29b      	uxth	r3, r3
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3714      	adds	r7, #20
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3ce:	4770      	bx	lr

0800b3d0 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b085      	sub	sp, #20
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
 800b3d8:	460b      	mov	r3, r1
 800b3da:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800b3e0:	78fb      	ldrb	r3, [r7, #3]
 800b3e2:	015a      	lsls	r2, r3, #5
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	4413      	add	r3, r2
 800b3e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b3ec:	689b      	ldr	r3, [r3, #8]
 800b3ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b3f6:	695b      	ldr	r3, [r3, #20]
 800b3f8:	68ba      	ldr	r2, [r7, #8]
 800b3fa:	4013      	ands	r3, r2
 800b3fc:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b3fe:	68bb      	ldr	r3, [r7, #8]
}
 800b400:	4618      	mov	r0, r3
 800b402:	3714      	adds	r7, #20
 800b404:	46bd      	mov	sp, r7
 800b406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b40a:	4770      	bx	lr

0800b40c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800b40c:	b480      	push	{r7}
 800b40e:	b087      	sub	sp, #28
 800b410:	af00      	add	r7, sp, #0
 800b412:	6078      	str	r0, [r7, #4]
 800b414:	460b      	mov	r3, r1
 800b416:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b418:	687b      	ldr	r3, [r7, #4]
 800b41a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800b41c:	697b      	ldr	r3, [r7, #20]
 800b41e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b422:	691b      	ldr	r3, [r3, #16]
 800b424:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800b426:	697b      	ldr	r3, [r7, #20]
 800b428:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b42c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b42e:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800b430:	78fb      	ldrb	r3, [r7, #3]
 800b432:	f003 030f 	and.w	r3, r3, #15
 800b436:	68fa      	ldr	r2, [r7, #12]
 800b438:	fa22 f303 	lsr.w	r3, r2, r3
 800b43c:	01db      	lsls	r3, r3, #7
 800b43e:	b2db      	uxtb	r3, r3
 800b440:	693a      	ldr	r2, [r7, #16]
 800b442:	4313      	orrs	r3, r2
 800b444:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800b446:	78fb      	ldrb	r3, [r7, #3]
 800b448:	015a      	lsls	r2, r3, #5
 800b44a:	697b      	ldr	r3, [r7, #20]
 800b44c:	4413      	add	r3, r2
 800b44e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b452:	689b      	ldr	r3, [r3, #8]
 800b454:	693a      	ldr	r2, [r7, #16]
 800b456:	4013      	ands	r3, r2
 800b458:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800b45a:	68bb      	ldr	r3, [r7, #8]
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	371c      	adds	r7, #28
 800b460:	46bd      	mov	sp, r7
 800b462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b466:	4770      	bx	lr

0800b468 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800b468:	b480      	push	{r7}
 800b46a:	b083      	sub	sp, #12
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	695b      	ldr	r3, [r3, #20]
 800b474:	f003 0301 	and.w	r3, r3, #1
}
 800b478:	4618      	mov	r0, r3
 800b47a:	370c      	adds	r7, #12
 800b47c:	46bd      	mov	sp, r7
 800b47e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b482:	4770      	bx	lr

0800b484 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 800b484:	b480      	push	{r7}
 800b486:	b085      	sub	sp, #20
 800b488:	af00      	add	r7, sp, #0
 800b48a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b48c:	687b      	ldr	r3, [r7, #4]
 800b48e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP based on the enumeration speed */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b49e:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800b4a2:	f023 0307 	bic.w	r3, r3, #7
 800b4a6:	6013      	str	r3, [r2, #0]

  if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD) == DSTS_ENUMSPD_LS_PHY_6MHZ)
 800b4a8:	68fb      	ldr	r3, [r7, #12]
 800b4aa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4ae:	689b      	ldr	r3, [r3, #8]
 800b4b0:	f003 0306 	and.w	r3, r3, #6
 800b4b4:	2b04      	cmp	r3, #4
 800b4b6:	d109      	bne.n	800b4cc <USB_ActivateSetup+0x48>
  {
    USBx_INEP(0U)->DIEPCTL |= 3U;
 800b4b8:	68fb      	ldr	r3, [r7, #12]
 800b4ba:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	68fa      	ldr	r2, [r7, #12]
 800b4c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800b4c6:	f043 0303 	orr.w	r3, r3, #3
 800b4ca:	6013      	str	r3, [r2, #0]
  }
  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800b4d2:	685b      	ldr	r3, [r3, #4]
 800b4d4:	68fa      	ldr	r2, [r7, #12]
 800b4d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800b4da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b4de:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800b4e0:	2300      	movs	r3, #0
}
 800b4e2:	4618      	mov	r0, r3
 800b4e4:	3714      	adds	r7, #20
 800b4e6:	46bd      	mov	sp, r7
 800b4e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ec:	4770      	bx	lr
	...

0800b4f0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800b4f0:	b480      	push	{r7}
 800b4f2:	b087      	sub	sp, #28
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	60f8      	str	r0, [r7, #12]
 800b4f8:	460b      	mov	r3, r1
 800b4fa:	607a      	str	r2, [r7, #4]
 800b4fc:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800b502:	68fb      	ldr	r3, [r7, #12]
 800b504:	333c      	adds	r3, #60	; 0x3c
 800b506:	3304      	adds	r3, #4
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800b50c:	693b      	ldr	r3, [r7, #16]
 800b50e:	4a26      	ldr	r2, [pc, #152]	; (800b5a8 <USB_EP0_OutStart+0xb8>)
 800b510:	4293      	cmp	r3, r2
 800b512:	d90a      	bls.n	800b52a <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800b514:	697b      	ldr	r3, [r7, #20]
 800b516:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b51a:	681b      	ldr	r3, [r3, #0]
 800b51c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800b520:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800b524:	d101      	bne.n	800b52a <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800b526:	2300      	movs	r3, #0
 800b528:	e037      	b.n	800b59a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800b52a:	697b      	ldr	r3, [r7, #20]
 800b52c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b530:	461a      	mov	r2, r3
 800b532:	2300      	movs	r3, #0
 800b534:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800b536:	697b      	ldr	r3, [r7, #20]
 800b538:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b53c:	691b      	ldr	r3, [r3, #16]
 800b53e:	697a      	ldr	r2, [r7, #20]
 800b540:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b544:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800b548:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800b54a:	697b      	ldr	r3, [r7, #20]
 800b54c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b550:	691b      	ldr	r3, [r3, #16]
 800b552:	697a      	ldr	r2, [r7, #20]
 800b554:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b558:	f043 0318 	orr.w	r3, r3, #24
 800b55c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800b55e:	697b      	ldr	r3, [r7, #20]
 800b560:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b564:	691b      	ldr	r3, [r3, #16]
 800b566:	697a      	ldr	r2, [r7, #20]
 800b568:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b56c:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800b570:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800b572:	7afb      	ldrb	r3, [r7, #11]
 800b574:	2b01      	cmp	r3, #1
 800b576:	d10f      	bne.n	800b598 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800b578:	697b      	ldr	r3, [r7, #20]
 800b57a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b57e:	461a      	mov	r2, r3
 800b580:	687b      	ldr	r3, [r7, #4]
 800b582:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800b584:	697b      	ldr	r3, [r7, #20]
 800b586:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	697a      	ldr	r2, [r7, #20]
 800b58e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800b592:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 800b596:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800b598:	2300      	movs	r3, #0
}
 800b59a:	4618      	mov	r0, r3
 800b59c:	371c      	adds	r7, #28
 800b59e:	46bd      	mov	sp, r7
 800b5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a4:	4770      	bx	lr
 800b5a6:	bf00      	nop
 800b5a8:	4f54300a 	.word	0x4f54300a

0800b5ac <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800b5ac:	b480      	push	{r7}
 800b5ae:	b085      	sub	sp, #20
 800b5b0:	af00      	add	r7, sp, #0
 800b5b2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800b5b4:	2300      	movs	r3, #0
 800b5b6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	3301      	adds	r3, #1
 800b5bc:	60fb      	str	r3, [r7, #12]
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	4a13      	ldr	r2, [pc, #76]	; (800b610 <USB_CoreReset+0x64>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d901      	bls.n	800b5ca <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800b5c6:	2303      	movs	r3, #3
 800b5c8:	e01b      	b.n	800b602 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	691b      	ldr	r3, [r3, #16]
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	daf2      	bge.n	800b5b8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	691b      	ldr	r3, [r3, #16]
 800b5da:	f043 0201 	orr.w	r2, r3, #1
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	3301      	adds	r3, #1
 800b5e6:	60fb      	str	r3, [r7, #12]
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	4a09      	ldr	r2, [pc, #36]	; (800b610 <USB_CoreReset+0x64>)
 800b5ec:	4293      	cmp	r3, r2
 800b5ee:	d901      	bls.n	800b5f4 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800b5f0:	2303      	movs	r3, #3
 800b5f2:	e006      	b.n	800b602 <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	691b      	ldr	r3, [r3, #16]
 800b5f8:	f003 0301 	and.w	r3, r3, #1
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d0f0      	beq.n	800b5e2 <USB_CoreReset+0x36>

  return HAL_OK;
 800b600:	2300      	movs	r3, #0
}
 800b602:	4618      	mov	r0, r3
 800b604:	3714      	adds	r7, #20
 800b606:	46bd      	mov	sp, r7
 800b608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b60c:	4770      	bx	lr
 800b60e:	bf00      	nop
 800b610:	00030d40 	.word	0x00030d40

0800b614 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 800b614:	b580      	push	{r7, lr}
 800b616:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800b618:	4904      	ldr	r1, [pc, #16]	; (800b62c <MX_FATFS_Init+0x18>)
 800b61a:	4805      	ldr	r0, [pc, #20]	; (800b630 <MX_FATFS_Init+0x1c>)
 800b61c:	f001 fe36 	bl	800d28c <FATFS_LinkDriver>
 800b620:	4603      	mov	r3, r0
 800b622:	461a      	mov	r2, r3
 800b624:	4b03      	ldr	r3, [pc, #12]	; (800b634 <MX_FATFS_Init+0x20>)
 800b626:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */     
  /* USER CODE END Init */
}
 800b628:	bf00      	nop
 800b62a:	bd80      	pop	{r7, pc}
 800b62c:	20000f64 	.word	0x20000f64
 800b630:	08011fbc 	.word	0x08011fbc
 800b634:	20000f60 	.word	0x20000f60

0800b638 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b082      	sub	sp, #8
 800b63c:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800b63e:	2300      	movs	r3, #0
 800b640:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800b642:	f000 f871 	bl	800b728 <BSP_SD_IsDetected>
 800b646:	4603      	mov	r3, r0
 800b648:	2b01      	cmp	r3, #1
 800b64a:	d001      	beq.n	800b650 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800b64c:	2301      	movs	r3, #1
 800b64e:	e012      	b.n	800b676 <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800b650:	480b      	ldr	r0, [pc, #44]	; (800b680 <BSP_SD_Init+0x48>)
 800b652:	f7fa fdb4 	bl	80061be <HAL_SD_Init>
 800b656:	4603      	mov	r3, r0
 800b658:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800b65a:	79fb      	ldrb	r3, [r7, #7]
 800b65c:	2b00      	cmp	r3, #0
 800b65e:	d109      	bne.n	800b674 <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800b660:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800b664:	4806      	ldr	r0, [pc, #24]	; (800b680 <BSP_SD_Init+0x48>)
 800b666:	f7fb fb93 	bl	8006d90 <HAL_SD_ConfigWideBusOperation>
 800b66a:	4603      	mov	r3, r0
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d001      	beq.n	800b674 <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800b670:	2301      	movs	r3, #1
 800b672:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800b674:	79fb      	ldrb	r3, [r7, #7]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3708      	adds	r7, #8
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	20000e40 	.word	0x20000e40

0800b684 <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read 
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b086      	sub	sp, #24
 800b688:	af00      	add	r7, sp, #0
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	60b9      	str	r1, [r7, #8]
 800b68e:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b690:	2300      	movs	r3, #0
 800b692:	75fb      	strb	r3, [r7, #23]
  
  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	68ba      	ldr	r2, [r7, #8]
 800b698:	68f9      	ldr	r1, [r7, #12]
 800b69a:	4806      	ldr	r0, [pc, #24]	; (800b6b4 <BSP_SD_ReadBlocks_DMA+0x30>)
 800b69c:	f7fa fe20 	bl	80062e0 <HAL_SD_ReadBlocks_DMA>
 800b6a0:	4603      	mov	r3, r0
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d001      	beq.n	800b6aa <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800b6aa:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3718      	adds	r7, #24
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}
 800b6b4:	20000e40 	.word	0x20000e40

0800b6b8 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write 
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800b6b8:	b580      	push	{r7, lr}
 800b6ba:	b086      	sub	sp, #24
 800b6bc:	af00      	add	r7, sp, #0
 800b6be:	60f8      	str	r0, [r7, #12]
 800b6c0:	60b9      	str	r1, [r7, #8]
 800b6c2:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800b6c4:	2300      	movs	r3, #0
 800b6c6:	75fb      	strb	r3, [r7, #23]
  
  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800b6c8:	687b      	ldr	r3, [r7, #4]
 800b6ca:	68ba      	ldr	r2, [r7, #8]
 800b6cc:	68f9      	ldr	r1, [r7, #12]
 800b6ce:	4806      	ldr	r0, [pc, #24]	; (800b6e8 <BSP_SD_WriteBlocks_DMA+0x30>)
 800b6d0:	f7fa fef0 	bl	80064b4 <HAL_SD_WriteBlocks_DMA>
 800b6d4:	4603      	mov	r3, r0
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d001      	beq.n	800b6de <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800b6da:	2301      	movs	r3, #1
 800b6dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return sd_state; 
 800b6de:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6e0:	4618      	mov	r0, r3
 800b6e2:	3718      	adds	r7, #24
 800b6e4:	46bd      	mov	sp, r7
 800b6e6:	bd80      	pop	{r7, pc}
 800b6e8:	20000e40 	.word	0x20000e40

0800b6ec <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800b6ec:	b580      	push	{r7, lr}
 800b6ee:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800b6f0:	4805      	ldr	r0, [pc, #20]	; (800b708 <BSP_SD_GetCardState+0x1c>)
 800b6f2:	f7fb fbc9 	bl	8006e88 <HAL_SD_GetCardState>
 800b6f6:	4603      	mov	r3, r0
 800b6f8:	2b04      	cmp	r3, #4
 800b6fa:	bf14      	ite	ne
 800b6fc:	2301      	movne	r3, #1
 800b6fe:	2300      	moveq	r3, #0
 800b700:	b2db      	uxtb	r3, r3
}
 800b702:	4618      	mov	r0, r3
 800b704:	bd80      	pop	{r7, pc}
 800b706:	bf00      	nop
 800b708:	20000e40 	.word	0x20000e40

0800b70c <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None 
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800b70c:	b580      	push	{r7, lr}
 800b70e:	b082      	sub	sp, #8
 800b710:	af00      	add	r7, sp, #0
 800b712:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800b714:	6879      	ldr	r1, [r7, #4]
 800b716:	4803      	ldr	r0, [pc, #12]	; (800b724 <BSP_SD_GetCardInfo+0x18>)
 800b718:	f7fb fb0e 	bl	8006d38 <HAL_SD_GetCardInfo>
}
 800b71c:	bf00      	nop
 800b71e:	3708      	adds	r7, #8
 800b720:	46bd      	mov	sp, r7
 800b722:	bd80      	pop	{r7, pc}
 800b724:	20000e40 	.word	0x20000e40

0800b728 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800b728:	b580      	push	{r7, lr}
 800b72a:	b082      	sub	sp, #8
 800b72c:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800b72e:	2301      	movs	r3, #1
 800b730:	71fb      	strb	r3, [r7, #7]

  if (BSP_PlatformIsDetected() == 0x0) 
 800b732:	f000 f80b 	bl	800b74c <BSP_PlatformIsDetected>
 800b736:	4603      	mov	r3, r0
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d101      	bne.n	800b740 <BSP_SD_IsDetected+0x18>
  {
    status = SD_NOT_PRESENT;
 800b73c:	2300      	movs	r3, #0
 800b73e:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 800b740:	79fb      	ldrb	r3, [r7, #7]
 800b742:	b2db      	uxtb	r3, r3
}
 800b744:	4618      	mov	r0, r3
 800b746:	3708      	adds	r7, #8
 800b748:	46bd      	mov	sp, r7
 800b74a:	bd80      	pop	{r7, pc}

0800b74c <BSP_PlatformIsDetected>:
  *
  ******************************************************************************
*/
#include "fatfs_platform.h"

uint8_t	BSP_PlatformIsDetected(void) {
 800b74c:	b580      	push	{r7, lr}
 800b74e:	b082      	sub	sp, #8
 800b750:	af00      	add	r7, sp, #0
    uint8_t status = SD_PRESENT;
 800b752:	2301      	movs	r3, #1
 800b754:	71fb      	strb	r3, [r7, #7]
    /* Check SD card detect pin */
    if(HAL_GPIO_ReadPin(SD_DETECT_GPIO_PORT, SD_DETECT_PIN) != GPIO_PIN_RESET)
 800b756:	f44f 7180 	mov.w	r1, #256	; 0x100
 800b75a:	4806      	ldr	r0, [pc, #24]	; (800b774 <BSP_PlatformIsDetected+0x28>)
 800b75c:	f7f8 fa9e 	bl	8003c9c <HAL_GPIO_ReadPin>
 800b760:	4603      	mov	r3, r0
 800b762:	2b00      	cmp	r3, #0
 800b764:	d001      	beq.n	800b76a <BSP_PlatformIsDetected+0x1e>
    {
        status = SD_NOT_PRESENT;
 800b766:	2300      	movs	r3, #0
 800b768:	71fb      	strb	r3, [r7, #7]
    }
    /* USER CODE BEGIN 1 */
    /* user code can be inserted here */
    /* USER CODE END 1 */ 
    return status;
 800b76a:	79fb      	ldrb	r3, [r7, #7]
}  
 800b76c:	4618      	mov	r0, r3
 800b76e:	3708      	adds	r7, #8
 800b770:	46bd      	mov	sp, r7
 800b772:	bd80      	pop	{r7, pc}
 800b774:	40020000 	.word	0x40020000

0800b778 <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800b778:	b580      	push	{r7, lr}
 800b77a:	b084      	sub	sp, #16
 800b77c:	af00      	add	r7, sp, #0
 800b77e:	6078      	str	r0, [r7, #4]
  uint32_t timer = HAL_GetTick();
 800b780:	f7f7 fc16 	bl	8002fb0 <HAL_GetTick>
 800b784:	60f8      	str	r0, [r7, #12]
  /* block until SDIO IP is ready again or a timeout occur */
  while(HAL_GetTick() - timer < timeout)
 800b786:	e006      	b.n	800b796 <SD_CheckStatusWithTimeout+0x1e>
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b788:	f7ff ffb0 	bl	800b6ec <BSP_SD_GetCardState>
 800b78c:	4603      	mov	r3, r0
 800b78e:	2b00      	cmp	r3, #0
 800b790:	d101      	bne.n	800b796 <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800b792:	2300      	movs	r3, #0
 800b794:	e009      	b.n	800b7aa <SD_CheckStatusWithTimeout+0x32>
  while(HAL_GetTick() - timer < timeout)
 800b796:	f7f7 fc0b 	bl	8002fb0 <HAL_GetTick>
 800b79a:	4602      	mov	r2, r0
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	1ad3      	subs	r3, r2, r3
 800b7a0:	687a      	ldr	r2, [r7, #4]
 800b7a2:	429a      	cmp	r2, r3
 800b7a4:	d8f0      	bhi.n	800b788 <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800b7a6:	f04f 33ff 	mov.w	r3, #4294967295
}
 800b7aa:	4618      	mov	r0, r3
 800b7ac:	3710      	adds	r7, #16
 800b7ae:	46bd      	mov	sp, r7
 800b7b0:	bd80      	pop	{r7, pc}
	...

0800b7b4 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b082      	sub	sp, #8
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800b7be:	4b0b      	ldr	r3, [pc, #44]	; (800b7ec <SD_CheckStatus+0x38>)
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 800b7c4:	f7ff ff92 	bl	800b6ec <BSP_SD_GetCardState>
 800b7c8:	4603      	mov	r3, r0
 800b7ca:	2b00      	cmp	r3, #0
 800b7cc:	d107      	bne.n	800b7de <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800b7ce:	4b07      	ldr	r3, [pc, #28]	; (800b7ec <SD_CheckStatus+0x38>)
 800b7d0:	781b      	ldrb	r3, [r3, #0]
 800b7d2:	b2db      	uxtb	r3, r3
 800b7d4:	f023 0301 	bic.w	r3, r3, #1
 800b7d8:	b2da      	uxtb	r2, r3
 800b7da:	4b04      	ldr	r3, [pc, #16]	; (800b7ec <SD_CheckStatus+0x38>)
 800b7dc:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800b7de:	4b03      	ldr	r3, [pc, #12]	; (800b7ec <SD_CheckStatus+0x38>)
 800b7e0:	781b      	ldrb	r3, [r3, #0]
 800b7e2:	b2db      	uxtb	r3, r3
}
 800b7e4:	4618      	mov	r0, r3
 800b7e6:	3708      	adds	r7, #8
 800b7e8:	46bd      	mov	sp, r7
 800b7ea:	bd80      	pop	{r7, pc}
 800b7ec:	20000011 	.word	0x20000011

0800b7f0 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800b7f0:	b580      	push	{r7, lr}
 800b7f2:	b082      	sub	sp, #8
 800b7f4:	af00      	add	r7, sp, #0
 800b7f6:	4603      	mov	r3, r0
 800b7f8:	71fb      	strb	r3, [r7, #7]

#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 800b7fa:	f7ff ff1d 	bl	800b638 <BSP_SD_Init>
 800b7fe:	4603      	mov	r3, r0
 800b800:	2b00      	cmp	r3, #0
 800b802:	d107      	bne.n	800b814 <SD_initialize+0x24>
  {
    Stat = SD_CheckStatus(lun);
 800b804:	79fb      	ldrb	r3, [r7, #7]
 800b806:	4618      	mov	r0, r3
 800b808:	f7ff ffd4 	bl	800b7b4 <SD_CheckStatus>
 800b80c:	4603      	mov	r3, r0
 800b80e:	461a      	mov	r2, r3
 800b810:	4b04      	ldr	r3, [pc, #16]	; (800b824 <SD_initialize+0x34>)
 800b812:	701a      	strb	r2, [r3, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 800b814:	4b03      	ldr	r3, [pc, #12]	; (800b824 <SD_initialize+0x34>)
 800b816:	781b      	ldrb	r3, [r3, #0]
 800b818:	b2db      	uxtb	r3, r3
}
 800b81a:	4618      	mov	r0, r3
 800b81c:	3708      	adds	r7, #8
 800b81e:	46bd      	mov	sp, r7
 800b820:	bd80      	pop	{r7, pc}
 800b822:	bf00      	nop
 800b824:	20000011 	.word	0x20000011

0800b828 <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	4603      	mov	r3, r0
 800b830:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800b832:	79fb      	ldrb	r3, [r7, #7]
 800b834:	4618      	mov	r0, r3
 800b836:	f7ff ffbd 	bl	800b7b4 <SD_CheckStatus>
 800b83a:	4603      	mov	r3, r0
}
 800b83c:	4618      	mov	r0, r3
 800b83e:	3708      	adds	r7, #8
 800b840:	46bd      	mov	sp, r7
 800b842:	bd80      	pop	{r7, pc}

0800b844 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
              
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800b844:	b580      	push	{r7, lr}
 800b846:	b088      	sub	sp, #32
 800b848:	af00      	add	r7, sp, #0
 800b84a:	60b9      	str	r1, [r7, #8]
 800b84c:	607a      	str	r2, [r7, #4]
 800b84e:	603b      	str	r3, [r7, #0]
 800b850:	4603      	mov	r3, r0
 800b852:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b854:	2301      	movs	r3, #1
 800b856:	77fb      	strb	r3, [r7, #31]

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b858:	f247 5030 	movw	r0, #30000	; 0x7530
 800b85c:	f7ff ff8c 	bl	800b778 <SD_CheckStatusWithTimeout>
 800b860:	4603      	mov	r3, r0
 800b862:	2b00      	cmp	r3, #0
 800b864:	da01      	bge.n	800b86a <SD_read+0x26>
  {
    return res;
 800b866:	7ffb      	ldrb	r3, [r7, #31]
 800b868:	e08b      	b.n	800b982 <SD_read+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800b86a:	68bb      	ldr	r3, [r7, #8]
 800b86c:	f003 0303 	and.w	r3, r3, #3
 800b870:	2b00      	cmp	r3, #0
 800b872:	f040 8085 	bne.w	800b980 <SD_read+0x13c>
  {
#endif
    if(BSP_SD_ReadBlocks_DMA((uint32_t*)buff,
 800b876:	683a      	ldr	r2, [r7, #0]
 800b878:	6879      	ldr	r1, [r7, #4]
 800b87a:	68b8      	ldr	r0, [r7, #8]
 800b87c:	f7ff ff02 	bl	800b684 <BSP_SD_ReadBlocks_DMA>
 800b880:	4603      	mov	r3, r0
 800b882:	2b00      	cmp	r3, #0
 800b884:	d133      	bne.n	800b8ee <SD_read+0xaa>
                             (uint32_t) (sector),
                             count) == MSD_OK)
    {
      ReadStatus = 0;
 800b886:	4b41      	ldr	r3, [pc, #260]	; (800b98c <SD_read+0x148>)
 800b888:	2200      	movs	r2, #0
 800b88a:	601a      	str	r2, [r3, #0]
      /* Wait that the reading process is completed or a timeout occurs */
      timeout = HAL_GetTick();
 800b88c:	f7f7 fb90 	bl	8002fb0 <HAL_GetTick>
 800b890:	6178      	str	r0, [r7, #20]
      while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b892:	bf00      	nop
 800b894:	4b3d      	ldr	r3, [pc, #244]	; (800b98c <SD_read+0x148>)
 800b896:	681b      	ldr	r3, [r3, #0]
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d108      	bne.n	800b8ae <SD_read+0x6a>
 800b89c:	f7f7 fb88 	bl	8002fb0 <HAL_GetTick>
 800b8a0:	4602      	mov	r2, r0
 800b8a2:	697b      	ldr	r3, [r7, #20]
 800b8a4:	1ad3      	subs	r3, r2, r3
 800b8a6:	f247 522f 	movw	r2, #29999	; 0x752f
 800b8aa:	4293      	cmp	r3, r2
 800b8ac:	d9f2      	bls.n	800b894 <SD_read+0x50>
      {
      }
      /* incase of a timeout return error */
      if (ReadStatus == 0)
 800b8ae:	4b37      	ldr	r3, [pc, #220]	; (800b98c <SD_read+0x148>)
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d102      	bne.n	800b8bc <SD_read+0x78>
      {
        res = RES_ERROR;
 800b8b6:	2301      	movs	r3, #1
 800b8b8:	77fb      	strb	r3, [r7, #31]
 800b8ba:	e061      	b.n	800b980 <SD_read+0x13c>
      }
      else
      {
        ReadStatus = 0;
 800b8bc:	4b33      	ldr	r3, [pc, #204]	; (800b98c <SD_read+0x148>)
 800b8be:	2200      	movs	r2, #0
 800b8c0:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800b8c2:	f7f7 fb75 	bl	8002fb0 <HAL_GetTick>
 800b8c6:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b8c8:	e007      	b.n	800b8da <SD_read+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800b8ca:	f7ff ff0f 	bl	800b6ec <BSP_SD_GetCardState>
 800b8ce:	4603      	mov	r3, r0
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	d102      	bne.n	800b8da <SD_read+0x96>
          {
            res = RES_OK;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	77fb      	strb	r3, [r7, #31]
            adjust the address and the D-Cache size to invalidate accordingly.
            */
            alignedAddr = (uint32_t)buff & ~0x1F;
            SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
            break;
 800b8d8:	e052      	b.n	800b980 <SD_read+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800b8da:	f7f7 fb69 	bl	8002fb0 <HAL_GetTick>
 800b8de:	4602      	mov	r2, r0
 800b8e0:	697b      	ldr	r3, [r7, #20]
 800b8e2:	1ad3      	subs	r3, r2, r3
 800b8e4:	f247 522f 	movw	r2, #29999	; 0x752f
 800b8e8:	4293      	cmp	r3, r2
 800b8ea:	d9ee      	bls.n	800b8ca <SD_read+0x86>
 800b8ec:	e048      	b.n	800b980 <SD_read+0x13c>
#if defined(ENABLE_SCRATCH_BUFFER)
    else {
      /* Slow path, fetch each sector a part and memcpy to destination buffer */
      int i;

      for (i = 0; i < count; i++) {
 800b8ee:	2300      	movs	r3, #0
 800b8f0:	61bb      	str	r3, [r7, #24]
 800b8f2:	e034      	b.n	800b95e <SD_read+0x11a>
        ret = BSP_SD_ReadBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	1c5a      	adds	r2, r3, #1
 800b8f8:	607a      	str	r2, [r7, #4]
 800b8fa:	2201      	movs	r2, #1
 800b8fc:	4619      	mov	r1, r3
 800b8fe:	4824      	ldr	r0, [pc, #144]	; (800b990 <SD_read+0x14c>)
 800b900:	f7ff fec0 	bl	800b684 <BSP_SD_ReadBlocks_DMA>
 800b904:	4603      	mov	r3, r0
 800b906:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800b908:	7fbb      	ldrb	r3, [r7, #30]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d12c      	bne.n	800b968 <SD_read+0x124>
          /* wait until the read is successful or a timeout occurs */

          ReadStatus = 0;
 800b90e:	4b1f      	ldr	r3, [pc, #124]	; (800b98c <SD_read+0x148>)
 800b910:	2200      	movs	r2, #0
 800b912:	601a      	str	r2, [r3, #0]
          timeout = HAL_GetTick();
 800b914:	f7f7 fb4c 	bl	8002fb0 <HAL_GetTick>
 800b918:	6178      	str	r0, [r7, #20]
          while((ReadStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b91a:	bf00      	nop
 800b91c:	4b1b      	ldr	r3, [pc, #108]	; (800b98c <SD_read+0x148>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	2b00      	cmp	r3, #0
 800b922:	d108      	bne.n	800b936 <SD_read+0xf2>
 800b924:	f7f7 fb44 	bl	8002fb0 <HAL_GetTick>
 800b928:	4602      	mov	r2, r0
 800b92a:	697b      	ldr	r3, [r7, #20]
 800b92c:	1ad3      	subs	r3, r2, r3
 800b92e:	f247 522f 	movw	r2, #29999	; 0x752f
 800b932:	4293      	cmp	r3, r2
 800b934:	d9f2      	bls.n	800b91c <SD_read+0xd8>
          {
          }
          if (ReadStatus == 0)
 800b936:	4b15      	ldr	r3, [pc, #84]	; (800b98c <SD_read+0x148>)
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d016      	beq.n	800b96c <SD_read+0x128>
          *
          * invalidate the scratch buffer before the next read to get the actual data instead of the cached one
          */
          SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif
          memcpy(buff, scratch, BLOCKSIZE);
 800b93e:	68bb      	ldr	r3, [r7, #8]
 800b940:	4a13      	ldr	r2, [pc, #76]	; (800b990 <SD_read+0x14c>)
 800b942:	4618      	mov	r0, r3
 800b944:	4611      	mov	r1, r2
 800b946:	f44f 7300 	mov.w	r3, #512	; 0x200
 800b94a:	461a      	mov	r2, r3
 800b94c:	f002 fa0c 	bl	800dd68 <memcpy>
          buff += BLOCKSIZE;
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800b956:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++) {
 800b958:	69bb      	ldr	r3, [r7, #24]
 800b95a:	3301      	adds	r3, #1
 800b95c:	61bb      	str	r3, [r7, #24]
 800b95e:	69bb      	ldr	r3, [r7, #24]
 800b960:	683a      	ldr	r2, [r7, #0]
 800b962:	429a      	cmp	r2, r3
 800b964:	d8c6      	bhi.n	800b8f4 <SD_read+0xb0>
 800b966:	e002      	b.n	800b96e <SD_read+0x12a>
        }
        else
        {
          break;
 800b968:	bf00      	nop
 800b96a:	e000      	b.n	800b96e <SD_read+0x12a>
            break;
 800b96c:	bf00      	nop
        }
      }

      if ((i == count) && (ret == MSD_OK))
 800b96e:	69bb      	ldr	r3, [r7, #24]
 800b970:	683a      	ldr	r2, [r7, #0]
 800b972:	429a      	cmp	r2, r3
 800b974:	d104      	bne.n	800b980 <SD_read+0x13c>
 800b976:	7fbb      	ldrb	r3, [r7, #30]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d101      	bne.n	800b980 <SD_read+0x13c>
        res = RES_OK;
 800b97c:	2300      	movs	r3, #0
 800b97e:	77fb      	strb	r3, [r7, #31]
    }
#endif
  }

  return res;
 800b980:	7ffb      	ldrb	r3, [r7, #31]
}
 800b982:	4618      	mov	r0, r3
 800b984:	3720      	adds	r7, #32
 800b986:	46bd      	mov	sp, r7
 800b988:	bd80      	pop	{r7, pc}
 800b98a:	bf00      	nop
 800b98c:	20000980 	.word	0x20000980
 800b990:	2000077c 	.word	0x2000077c

0800b994 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1
              
DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800b994:	b580      	push	{r7, lr}
 800b996:	b088      	sub	sp, #32
 800b998:	af00      	add	r7, sp, #0
 800b99a:	60b9      	str	r1, [r7, #8]
 800b99c:	607a      	str	r2, [r7, #4]
 800b99e:	603b      	str	r3, [r7, #0]
 800b9a0:	4603      	mov	r3, r0
 800b9a2:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800b9a4:	2301      	movs	r3, #1
 800b9a6:	77fb      	strb	r3, [r7, #31]
  uint32_t timeout;
  uint8_t ret;
  int i;

   WriteStatus = 0;
 800b9a8:	4b4c      	ldr	r3, [pc, #304]	; (800badc <SD_write+0x148>)
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	601a      	str	r2, [r3, #0]
#if (ENABLE_SD_DMA_CACHE_MAINTENANCE == 1)   
  uint32_t alignedAddr;
#endif

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800b9ae:	f247 5030 	movw	r0, #30000	; 0x7530
 800b9b2:	f7ff fee1 	bl	800b778 <SD_CheckStatusWithTimeout>
 800b9b6:	4603      	mov	r3, r0
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	da01      	bge.n	800b9c0 <SD_write+0x2c>
  {
    return res;
 800b9bc:	7ffb      	ldrb	r3, [r7, #31]
 800b9be:	e088      	b.n	800bad2 <SD_write+0x13e>
  }

#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
 800b9c0:	68bb      	ldr	r3, [r7, #8]
 800b9c2:	f003 0303 	and.w	r3, r3, #3
 800b9c6:	2b00      	cmp	r3, #0
 800b9c8:	f040 8082 	bne.w	800bad0 <SD_write+0x13c>
    */
    alignedAddr = (uint32_t)buff &  ~0x1F;
    SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

    if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800b9cc:	683a      	ldr	r2, [r7, #0]
 800b9ce:	6879      	ldr	r1, [r7, #4]
 800b9d0:	68b8      	ldr	r0, [r7, #8]
 800b9d2:	f7ff fe71 	bl	800b6b8 <BSP_SD_WriteBlocks_DMA>
 800b9d6:	4603      	mov	r3, r0
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d130      	bne.n	800ba3e <SD_write+0xaa>
                              (uint32_t)(sector),
                              count) == MSD_OK)
    {
      /* Wait that writing process is completed or a timeout occurs */

      timeout = HAL_GetTick();
 800b9dc:	f7f7 fae8 	bl	8002fb0 <HAL_GetTick>
 800b9e0:	6178      	str	r0, [r7, #20]
      while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800b9e2:	bf00      	nop
 800b9e4:	4b3d      	ldr	r3, [pc, #244]	; (800badc <SD_write+0x148>)
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d108      	bne.n	800b9fe <SD_write+0x6a>
 800b9ec:	f7f7 fae0 	bl	8002fb0 <HAL_GetTick>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	697b      	ldr	r3, [r7, #20]
 800b9f4:	1ad3      	subs	r3, r2, r3
 800b9f6:	f247 522f 	movw	r2, #29999	; 0x752f
 800b9fa:	4293      	cmp	r3, r2
 800b9fc:	d9f2      	bls.n	800b9e4 <SD_write+0x50>
      {
      }
      /* incase of a timeout return error */
      if (WriteStatus == 0)
 800b9fe:	4b37      	ldr	r3, [pc, #220]	; (800badc <SD_write+0x148>)
 800ba00:	681b      	ldr	r3, [r3, #0]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d102      	bne.n	800ba0c <SD_write+0x78>
      {
        res = RES_ERROR;
 800ba06:	2301      	movs	r3, #1
 800ba08:	77fb      	strb	r3, [r7, #31]
 800ba0a:	e061      	b.n	800bad0 <SD_write+0x13c>
      }
      else
      {
        WriteStatus = 0;
 800ba0c:	4b33      	ldr	r3, [pc, #204]	; (800badc <SD_write+0x148>)
 800ba0e:	2200      	movs	r2, #0
 800ba10:	601a      	str	r2, [r3, #0]
        timeout = HAL_GetTick();
 800ba12:	f7f7 facd 	bl	8002fb0 <HAL_GetTick>
 800ba16:	6178      	str	r0, [r7, #20]

        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba18:	e007      	b.n	800ba2a <SD_write+0x96>
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800ba1a:	f7ff fe67 	bl	800b6ec <BSP_SD_GetCardState>
 800ba1e:	4603      	mov	r3, r0
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	d102      	bne.n	800ba2a <SD_write+0x96>
          {
            res = RES_OK;
 800ba24:	2300      	movs	r3, #0
 800ba26:	77fb      	strb	r3, [r7, #31]
            break;
 800ba28:	e052      	b.n	800bad0 <SD_write+0x13c>
        while((HAL_GetTick() - timeout) < SD_TIMEOUT)
 800ba2a:	f7f7 fac1 	bl	8002fb0 <HAL_GetTick>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	697b      	ldr	r3, [r7, #20]
 800ba32:	1ad3      	subs	r3, r2, r3
 800ba34:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d9ee      	bls.n	800ba1a <SD_write+0x86>
 800ba3c:	e048      	b.n	800bad0 <SD_write+0x13c>
      * invalidate the scratch buffer before the next write to get the actual data instead of the cached one
      */
      SCB_InvalidateDCache_by_Addr((uint32_t*)scratch, BLOCKSIZE);
#endif

      for (i = 0; i < count; i++)
 800ba3e:	2300      	movs	r3, #0
 800ba40:	61bb      	str	r3, [r7, #24]
 800ba42:	e034      	b.n	800baae <SD_write+0x11a>
      {
        WriteStatus = 0;
 800ba44:	4b25      	ldr	r3, [pc, #148]	; (800badc <SD_write+0x148>)
 800ba46:	2200      	movs	r2, #0
 800ba48:	601a      	str	r2, [r3, #0]
        ret = BSP_SD_WriteBlocks_DMA((uint32_t*)scratch, (uint32_t)sector++, 1);
 800ba4a:	687b      	ldr	r3, [r7, #4]
 800ba4c:	1c5a      	adds	r2, r3, #1
 800ba4e:	607a      	str	r2, [r7, #4]
 800ba50:	2201      	movs	r2, #1
 800ba52:	4619      	mov	r1, r3
 800ba54:	4822      	ldr	r0, [pc, #136]	; (800bae0 <SD_write+0x14c>)
 800ba56:	f7ff fe2f 	bl	800b6b8 <BSP_SD_WriteBlocks_DMA>
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	77bb      	strb	r3, [r7, #30]
        if (ret == MSD_OK) {
 800ba5e:	7fbb      	ldrb	r3, [r7, #30]
 800ba60:	2b00      	cmp	r3, #0
 800ba62:	d129      	bne.n	800bab8 <SD_write+0x124>
          /* wait for a message from the queue or a timeout */
          timeout = HAL_GetTick();
 800ba64:	f7f7 faa4 	bl	8002fb0 <HAL_GetTick>
 800ba68:	6178      	str	r0, [r7, #20]
          while((WriteStatus == 0) && ((HAL_GetTick() - timeout) < SD_TIMEOUT))
 800ba6a:	bf00      	nop
 800ba6c:	4b1b      	ldr	r3, [pc, #108]	; (800badc <SD_write+0x148>)
 800ba6e:	681b      	ldr	r3, [r3, #0]
 800ba70:	2b00      	cmp	r3, #0
 800ba72:	d108      	bne.n	800ba86 <SD_write+0xf2>
 800ba74:	f7f7 fa9c 	bl	8002fb0 <HAL_GetTick>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	697b      	ldr	r3, [r7, #20]
 800ba7c:	1ad3      	subs	r3, r2, r3
 800ba7e:	f247 522f 	movw	r2, #29999	; 0x752f
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d9f2      	bls.n	800ba6c <SD_write+0xd8>
          {
          }
          if (WriteStatus == 0)
 800ba86:	4b15      	ldr	r3, [pc, #84]	; (800badc <SD_write+0x148>)
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d016      	beq.n	800babc <SD_write+0x128>
          {
            break;
          }

          memcpy((void *)buff, (void *)scratch, BLOCKSIZE);
 800ba8e:	68bb      	ldr	r3, [r7, #8]
 800ba90:	4a13      	ldr	r2, [pc, #76]	; (800bae0 <SD_write+0x14c>)
 800ba92:	4618      	mov	r0, r3
 800ba94:	4611      	mov	r1, r2
 800ba96:	f44f 7300 	mov.w	r3, #512	; 0x200
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	f002 f964 	bl	800dd68 <memcpy>
          buff += BLOCKSIZE;
 800baa0:	68bb      	ldr	r3, [r7, #8]
 800baa2:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800baa6:	60bb      	str	r3, [r7, #8]
      for (i = 0; i < count; i++)
 800baa8:	69bb      	ldr	r3, [r7, #24]
 800baaa:	3301      	adds	r3, #1
 800baac:	61bb      	str	r3, [r7, #24]
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	683a      	ldr	r2, [r7, #0]
 800bab2:	429a      	cmp	r2, r3
 800bab4:	d8c6      	bhi.n	800ba44 <SD_write+0xb0>
 800bab6:	e002      	b.n	800babe <SD_write+0x12a>
        }
        else
        {
          break;
 800bab8:	bf00      	nop
 800baba:	e000      	b.n	800babe <SD_write+0x12a>
            break;
 800babc:	bf00      	nop
        }
      }
      if ((i == count) && (ret == MSD_OK))
 800babe:	69bb      	ldr	r3, [r7, #24]
 800bac0:	683a      	ldr	r2, [r7, #0]
 800bac2:	429a      	cmp	r2, r3
 800bac4:	d104      	bne.n	800bad0 <SD_write+0x13c>
 800bac6:	7fbb      	ldrb	r3, [r7, #30]
 800bac8:	2b00      	cmp	r3, #0
 800baca:	d101      	bne.n	800bad0 <SD_write+0x13c>
        res = RES_OK;
 800bacc:	2300      	movs	r3, #0
 800bace:	77fb      	strb	r3, [r7, #31]
    }

  }
  return res;
 800bad0:	7ffb      	ldrb	r3, [r7, #31]
}
 800bad2:	4618      	mov	r0, r3
 800bad4:	3720      	adds	r7, #32
 800bad6:	46bd      	mov	sp, r7
 800bad8:	bd80      	pop	{r7, pc}
 800bada:	bf00      	nop
 800badc:	2000097c 	.word	0x2000097c
 800bae0:	2000077c 	.word	0x2000077c

0800bae4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800bae4:	b580      	push	{r7, lr}
 800bae6:	b08c      	sub	sp, #48	; 0x30
 800bae8:	af00      	add	r7, sp, #0
 800baea:	4603      	mov	r3, r0
 800baec:	603a      	str	r2, [r7, #0]
 800baee:	71fb      	strb	r3, [r7, #7]
 800baf0:	460b      	mov	r3, r1
 800baf2:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800baf4:	2301      	movs	r3, #1
 800baf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800bafa:	4b25      	ldr	r3, [pc, #148]	; (800bb90 <SD_ioctl+0xac>)
 800bafc:	781b      	ldrb	r3, [r3, #0]
 800bafe:	b2db      	uxtb	r3, r3
 800bb00:	f003 0301 	and.w	r3, r3, #1
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d001      	beq.n	800bb0c <SD_ioctl+0x28>
 800bb08:	2303      	movs	r3, #3
 800bb0a:	e03c      	b.n	800bb86 <SD_ioctl+0xa2>

  switch (cmd)
 800bb0c:	79bb      	ldrb	r3, [r7, #6]
 800bb0e:	2b03      	cmp	r3, #3
 800bb10:	d834      	bhi.n	800bb7c <SD_ioctl+0x98>
 800bb12:	a201      	add	r2, pc, #4	; (adr r2, 800bb18 <SD_ioctl+0x34>)
 800bb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb18:	0800bb29 	.word	0x0800bb29
 800bb1c:	0800bb31 	.word	0x0800bb31
 800bb20:	0800bb49 	.word	0x0800bb49
 800bb24:	0800bb63 	.word	0x0800bb63
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800bb28:	2300      	movs	r3, #0
 800bb2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb2e:	e028      	b.n	800bb82 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb30:	f107 030c 	add.w	r3, r7, #12
 800bb34:	4618      	mov	r0, r3
 800bb36:	f7ff fde9 	bl	800b70c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800bb3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb40:	2300      	movs	r3, #0
 800bb42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb46:	e01c      	b.n	800bb82 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb48:	f107 030c 	add.w	r3, r7, #12
 800bb4c:	4618      	mov	r0, r3
 800bb4e:	f7ff fddd 	bl	800b70c <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800bb52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb54:	b29a      	uxth	r2, r3
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb60:	e00f      	b.n	800bb82 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800bb62:	f107 030c 	add.w	r3, r7, #12
 800bb66:	4618      	mov	r0, r3
 800bb68:	f7ff fdd0 	bl	800b70c <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800bb6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800bb6e:	0a5a      	lsrs	r2, r3, #9
 800bb70:	683b      	ldr	r3, [r7, #0]
 800bb72:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800bb74:	2300      	movs	r3, #0
 800bb76:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800bb7a:	e002      	b.n	800bb82 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800bb7c:	2304      	movs	r3, #4
 800bb7e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  return res;
 800bb82:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800bb86:	4618      	mov	r0, r3
 800bb88:	3730      	adds	r7, #48	; 0x30
 800bb8a:	46bd      	mov	sp, r7
 800bb8c:	bd80      	pop	{r7, pc}
 800bb8e:	bf00      	nop
 800bb90:	20000011 	.word	0x20000011

0800bb94 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	460b      	mov	r3, r1
 800bb9e:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bba0:	2300      	movs	r3, #0
 800bba2:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if(pdev->dev_speed == USBD_SPEED_HIGH)
 800bba4:	687b      	ldr	r3, [r7, #4]
 800bba6:	7c1b      	ldrb	r3, [r3, #16]
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	d115      	bne.n	800bbd8 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbac:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbb0:	2202      	movs	r2, #2
 800bbb2:	2181      	movs	r1, #129	; 0x81
 800bbb4:	6878      	ldr	r0, [r7, #4]
 800bbb6:	f001 ff50 	bl	800da5a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	2201      	movs	r2, #1
 800bbbe:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbc0:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bbc4:	2202      	movs	r2, #2
 800bbc6:	2101      	movs	r1, #1
 800bbc8:	6878      	ldr	r0, [r7, #4]
 800bbca:	f001 ff46 	bl	800da5a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	2201      	movs	r2, #1
 800bbd2:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
 800bbd6:	e012      	b.n	800bbfe <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800bbd8:	2340      	movs	r3, #64	; 0x40
 800bbda:	2202      	movs	r2, #2
 800bbdc:	2181      	movs	r1, #129	; 0x81
 800bbde:	6878      	ldr	r0, [r7, #4]
 800bbe0:	f001 ff3b 	bl	800da5a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	2201      	movs	r2, #1
 800bbe8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800bbea:	2340      	movs	r3, #64	; 0x40
 800bbec:	2202      	movs	r2, #2
 800bbee:	2101      	movs	r1, #1
 800bbf0:	6878      	ldr	r0, [r7, #4]
 800bbf2:	f001 ff32 	bl	800da5a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2201      	movs	r2, #1
 800bbfa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800bbfe:	2308      	movs	r3, #8
 800bc00:	2203      	movs	r2, #3
 800bc02:	2182      	movs	r1, #130	; 0x82
 800bc04:	6878      	ldr	r0, [r7, #4]
 800bc06:	f001 ff28 	bl	800da5a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	2201      	movs	r2, #1
 800bc0e:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 800bc10:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800bc14:	f002 f898 	bl	800dd48 <malloc>
 800bc18:	4603      	mov	r3, r0
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290

  if(pdev->pClassData == NULL)
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d102      	bne.n	800bc32 <USBD_CDC_Init+0x9e>
  {
    ret = 1U;
 800bc2c:	2301      	movs	r3, #1
 800bc2e:	73fb      	strb	r3, [r7, #15]
 800bc30:	e026      	b.n	800bc80 <USBD_CDC_Init+0xec>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bc38:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 800bc44:	68bb      	ldr	r3, [r7, #8]
 800bc46:	2200      	movs	r2, #0
 800bc48:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	2200      	movs	r2, #0
 800bc50:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	7c1b      	ldrb	r3, [r3, #16]
 800bc58:	2b00      	cmp	r3, #0
 800bc5a:	d109      	bne.n	800bc70 <USBD_CDC_Init+0xdc>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc5c:	68bb      	ldr	r3, [r7, #8]
 800bc5e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc62:	f44f 7300 	mov.w	r3, #512	; 0x200
 800bc66:	2101      	movs	r1, #1
 800bc68:	6878      	ldr	r0, [r7, #4]
 800bc6a:	f001 ffe7 	bl	800dc3c <USBD_LL_PrepareReceive>
 800bc6e:	e007      	b.n	800bc80 <USBD_CDC_Init+0xec>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800bc70:	68bb      	ldr	r3, [r7, #8]
 800bc72:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800bc76:	2340      	movs	r3, #64	; 0x40
 800bc78:	2101      	movs	r1, #1
 800bc7a:	6878      	ldr	r0, [r7, #4]
 800bc7c:	f001 ffde 	bl	800dc3c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 800bc80:	7bfb      	ldrb	r3, [r7, #15]
}
 800bc82:	4618      	mov	r0, r3
 800bc84:	3710      	adds	r7, #16
 800bc86:	46bd      	mov	sp, r7
 800bc88:	bd80      	pop	{r7, pc}

0800bc8a <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800bc8a:	b580      	push	{r7, lr}
 800bc8c:	b084      	sub	sp, #16
 800bc8e:	af00      	add	r7, sp, #0
 800bc90:	6078      	str	r0, [r7, #4]
 800bc92:	460b      	mov	r3, r1
 800bc94:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 800bc96:	2300      	movs	r3, #0
 800bc98:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800bc9a:	2181      	movs	r1, #129	; 0x81
 800bc9c:	6878      	ldr	r0, [r7, #4]
 800bc9e:	f001 ff02 	bl	800daa6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800bca2:	687b      	ldr	r3, [r7, #4]
 800bca4:	2200      	movs	r2, #0
 800bca6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800bca8:	2101      	movs	r1, #1
 800bcaa:	6878      	ldr	r0, [r7, #4]
 800bcac:	f001 fefb 	bl	800daa6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2200      	movs	r2, #0
 800bcb4:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800bcb8:	2182      	movs	r1, #130	; 0x82
 800bcba:	6878      	ldr	r0, [r7, #4]
 800bcbc:	f001 fef3 	bl	800daa6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2200      	movs	r2, #0
 800bcc4:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 800bcc6:	687b      	ldr	r3, [r7, #4]
 800bcc8:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d00e      	beq.n	800bcee <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bce0:	4618      	mov	r0, r3
 800bce2:	f002 f839 	bl	800dd58 <free>
    pdev->pClassData = NULL;
 800bce6:	687b      	ldr	r3, [r7, #4]
 800bce8:	2200      	movs	r2, #0
 800bcea:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
  }

  return ret;
 800bcee:	7bfb      	ldrb	r3, [r7, #15]
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}

0800bcf8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev,
                                USBD_SetupReqTypedef *req)
{
 800bcf8:	b580      	push	{r7, lr}
 800bcfa:	b086      	sub	sp, #24
 800bcfc:	af00      	add	r7, sp, #0
 800bcfe:	6078      	str	r0, [r7, #4]
 800bd00:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bd08:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800bd0a:	2300      	movs	r3, #0
 800bd0c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800bd0e:	2300      	movs	r3, #0
 800bd10:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 800bd12:	2300      	movs	r3, #0
 800bd14:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800bd16:	683b      	ldr	r3, [r7, #0]
 800bd18:	781b      	ldrb	r3, [r3, #0]
 800bd1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800bd1e:	2b00      	cmp	r3, #0
 800bd20:	d039      	beq.n	800bd96 <USBD_CDC_Setup+0x9e>
 800bd22:	2b20      	cmp	r3, #32
 800bd24:	d17c      	bne.n	800be20 <USBD_CDC_Setup+0x128>
  {
  case USB_REQ_TYPE_CLASS :
    if (req->wLength)
 800bd26:	683b      	ldr	r3, [r7, #0]
 800bd28:	88db      	ldrh	r3, [r3, #6]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d029      	beq.n	800bd82 <USBD_CDC_Setup+0x8a>
    {
      if (req->bmRequest & 0x80U)
 800bd2e:	683b      	ldr	r3, [r7, #0]
 800bd30:	781b      	ldrb	r3, [r3, #0]
 800bd32:	b25b      	sxtb	r3, r3
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	da11      	bge.n	800bd5c <USBD_CDC_Setup+0x64>
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bd3e:	689b      	ldr	r3, [r3, #8]
 800bd40:	683a      	ldr	r2, [r7, #0]
 800bd42:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)(void *)hcdc->data,
 800bd44:	6939      	ldr	r1, [r7, #16]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd46:	683a      	ldr	r2, [r7, #0]
 800bd48:	88d2      	ldrh	r2, [r2, #6]
 800bd4a:	4798      	blx	r3
                                                          req->wLength);

          USBD_CtlSendData (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd4c:	6939      	ldr	r1, [r7, #16]
 800bd4e:	683b      	ldr	r3, [r7, #0]
 800bd50:	88db      	ldrh	r3, [r3, #6]
 800bd52:	461a      	mov	r2, r3
 800bd54:	6878      	ldr	r0, [r7, #4]
 800bd56:	f001 f9c9 	bl	800d0ec <USBD_CtlSendData>
    else
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                        (uint8_t *)(void *)req, 0U);
    }
    break;
 800bd5a:	e068      	b.n	800be2e <USBD_CDC_Setup+0x136>
        hcdc->CmdOpCode = req->bRequest;
 800bd5c:	683b      	ldr	r3, [r7, #0]
 800bd5e:	785a      	ldrb	r2, [r3, #1]
 800bd60:	693b      	ldr	r3, [r7, #16]
 800bd62:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = (uint8_t)req->wLength;
 800bd66:	683b      	ldr	r3, [r7, #0]
 800bd68:	88db      	ldrh	r3, [r3, #6]
 800bd6a:	b2da      	uxtb	r2, r3
 800bd6c:	693b      	ldr	r3, [r7, #16]
 800bd6e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
        USBD_CtlPrepareRx (pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800bd72:	6939      	ldr	r1, [r7, #16]
 800bd74:	683b      	ldr	r3, [r7, #0]
 800bd76:	88db      	ldrh	r3, [r3, #6]
 800bd78:	461a      	mov	r2, r3
 800bd7a:	6878      	ldr	r0, [r7, #4]
 800bd7c:	f001 f9e4 	bl	800d148 <USBD_CtlPrepareRx>
    break;
 800bd80:	e055      	b.n	800be2e <USBD_CDC_Setup+0x136>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bd88:	689b      	ldr	r3, [r3, #8]
 800bd8a:	683a      	ldr	r2, [r7, #0]
 800bd8c:	7850      	ldrb	r0, [r2, #1]
 800bd8e:	2200      	movs	r2, #0
 800bd90:	6839      	ldr	r1, [r7, #0]
 800bd92:	4798      	blx	r3
    break;
 800bd94:	e04b      	b.n	800be2e <USBD_CDC_Setup+0x136>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	785b      	ldrb	r3, [r3, #1]
 800bd9a:	2b0a      	cmp	r3, #10
 800bd9c:	d017      	beq.n	800bdce <USBD_CDC_Setup+0xd6>
 800bd9e:	2b0b      	cmp	r3, #11
 800bda0:	d029      	beq.n	800bdf6 <USBD_CDC_Setup+0xfe>
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d133      	bne.n	800be0e <USBD_CDC_Setup+0x116>
    {
    case USB_REQ_GET_STATUS:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bda6:	687b      	ldr	r3, [r7, #4]
 800bda8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bdac:	2b03      	cmp	r3, #3
 800bdae:	d107      	bne.n	800bdc0 <USBD_CDC_Setup+0xc8>
      {
        USBD_CtlSendData (pdev, (uint8_t *)(void *)&status_info, 2U);
 800bdb0:	f107 030c 	add.w	r3, r7, #12
 800bdb4:	2202      	movs	r2, #2
 800bdb6:	4619      	mov	r1, r3
 800bdb8:	6878      	ldr	r0, [r7, #4]
 800bdba:	f001 f997 	bl	800d0ec <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800bdbe:	e02e      	b.n	800be1e <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800bdc0:	6839      	ldr	r1, [r7, #0]
 800bdc2:	6878      	ldr	r0, [r7, #4]
 800bdc4:	f001 f927 	bl	800d016 <USBD_CtlError>
			  ret = USBD_FAIL;
 800bdc8:	2302      	movs	r3, #2
 800bdca:	75fb      	strb	r3, [r7, #23]
      break;
 800bdcc:	e027      	b.n	800be1e <USBD_CDC_Setup+0x126>

    case USB_REQ_GET_INTERFACE:
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bdd4:	2b03      	cmp	r3, #3
 800bdd6:	d107      	bne.n	800bde8 <USBD_CDC_Setup+0xf0>
      {
        USBD_CtlSendData (pdev, &ifalt, 1U);
 800bdd8:	f107 030f 	add.w	r3, r7, #15
 800bddc:	2201      	movs	r2, #1
 800bdde:	4619      	mov	r1, r3
 800bde0:	6878      	ldr	r0, [r7, #4]
 800bde2:	f001 f983 	bl	800d0ec <USBD_CtlSendData>
      else
      {
        USBD_CtlError (pdev, req);
			  ret = USBD_FAIL;
      }
      break;
 800bde6:	e01a      	b.n	800be1e <USBD_CDC_Setup+0x126>
        USBD_CtlError (pdev, req);
 800bde8:	6839      	ldr	r1, [r7, #0]
 800bdea:	6878      	ldr	r0, [r7, #4]
 800bdec:	f001 f913 	bl	800d016 <USBD_CtlError>
			  ret = USBD_FAIL;
 800bdf0:	2302      	movs	r3, #2
 800bdf2:	75fb      	strb	r3, [r7, #23]
      break;
 800bdf4:	e013      	b.n	800be1e <USBD_CDC_Setup+0x126>

    case USB_REQ_SET_INTERFACE:
      if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800bdf6:	687b      	ldr	r3, [r7, #4]
 800bdf8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800bdfc:	2b03      	cmp	r3, #3
 800bdfe:	d00d      	beq.n	800be1c <USBD_CDC_Setup+0x124>
      {
        USBD_CtlError (pdev, req);
 800be00:	6839      	ldr	r1, [r7, #0]
 800be02:	6878      	ldr	r0, [r7, #4]
 800be04:	f001 f907 	bl	800d016 <USBD_CtlError>
			  ret = USBD_FAIL;
 800be08:	2302      	movs	r3, #2
 800be0a:	75fb      	strb	r3, [r7, #23]
      }
      break;
 800be0c:	e006      	b.n	800be1c <USBD_CDC_Setup+0x124>

    default:
      USBD_CtlError (pdev, req);
 800be0e:	6839      	ldr	r1, [r7, #0]
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f001 f900 	bl	800d016 <USBD_CtlError>
      ret = USBD_FAIL;
 800be16:	2302      	movs	r3, #2
 800be18:	75fb      	strb	r3, [r7, #23]
      break;
 800be1a:	e000      	b.n	800be1e <USBD_CDC_Setup+0x126>
      break;
 800be1c:	bf00      	nop
    }
    break;
 800be1e:	e006      	b.n	800be2e <USBD_CDC_Setup+0x136>

  default:
    USBD_CtlError (pdev, req);
 800be20:	6839      	ldr	r1, [r7, #0]
 800be22:	6878      	ldr	r0, [r7, #4]
 800be24:	f001 f8f7 	bl	800d016 <USBD_CtlError>
    ret = USBD_FAIL;
 800be28:	2302      	movs	r3, #2
 800be2a:	75fb      	strb	r3, [r7, #23]
    break;
 800be2c:	bf00      	nop
  }

  return ret;
 800be2e:	7dfb      	ldrb	r3, [r7, #23]
}
 800be30:	4618      	mov	r0, r3
 800be32:	3718      	adds	r7, #24
 800be34:	46bd      	mov	sp, r7
 800be36:	bd80      	pop	{r7, pc}

0800be38 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800be38:	b580      	push	{r7, lr}
 800be3a:	b084      	sub	sp, #16
 800be3c:	af00      	add	r7, sp, #0
 800be3e:	6078      	str	r0, [r7, #4]
 800be40:	460b      	mov	r3, r1
 800be42:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)pdev->pClassData;
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800be4a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800be52:	60bb      	str	r3, [r7, #8]

  if(pdev->pClassData != NULL)
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800be5a:	2b00      	cmp	r3, #0
 800be5c:	d03a      	beq.n	800bed4 <USBD_CDC_DataIn+0x9c>
  {
    if((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800be5e:	78fa      	ldrb	r2, [r7, #3]
 800be60:	6879      	ldr	r1, [r7, #4]
 800be62:	4613      	mov	r3, r2
 800be64:	009b      	lsls	r3, r3, #2
 800be66:	4413      	add	r3, r2
 800be68:	009b      	lsls	r3, r3, #2
 800be6a:	440b      	add	r3, r1
 800be6c:	331c      	adds	r3, #28
 800be6e:	681b      	ldr	r3, [r3, #0]
 800be70:	2b00      	cmp	r3, #0
 800be72:	d029      	beq.n	800bec8 <USBD_CDC_DataIn+0x90>
 800be74:	78fa      	ldrb	r2, [r7, #3]
 800be76:	6879      	ldr	r1, [r7, #4]
 800be78:	4613      	mov	r3, r2
 800be7a:	009b      	lsls	r3, r3, #2
 800be7c:	4413      	add	r3, r2
 800be7e:	009b      	lsls	r3, r3, #2
 800be80:	440b      	add	r3, r1
 800be82:	331c      	adds	r3, #28
 800be84:	681a      	ldr	r2, [r3, #0]
 800be86:	78f9      	ldrb	r1, [r7, #3]
 800be88:	68b8      	ldr	r0, [r7, #8]
 800be8a:	460b      	mov	r3, r1
 800be8c:	00db      	lsls	r3, r3, #3
 800be8e:	1a5b      	subs	r3, r3, r1
 800be90:	009b      	lsls	r3, r3, #2
 800be92:	4403      	add	r3, r0
 800be94:	3344      	adds	r3, #68	; 0x44
 800be96:	681b      	ldr	r3, [r3, #0]
 800be98:	fbb2 f1f3 	udiv	r1, r2, r3
 800be9c:	fb03 f301 	mul.w	r3, r3, r1
 800bea0:	1ad3      	subs	r3, r2, r3
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d110      	bne.n	800bec8 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 800bea6:	78fa      	ldrb	r2, [r7, #3]
 800bea8:	6879      	ldr	r1, [r7, #4]
 800beaa:	4613      	mov	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	4413      	add	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	440b      	add	r3, r1
 800beb4:	331c      	adds	r3, #28
 800beb6:	2200      	movs	r2, #0
 800beb8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit (pdev, epnum, NULL, 0U);
 800beba:	78f9      	ldrb	r1, [r7, #3]
 800bebc:	2300      	movs	r3, #0
 800bebe:	2200      	movs	r2, #0
 800bec0:	6878      	ldr	r0, [r7, #4]
 800bec2:	f001 fe98 	bl	800dbf6 <USBD_LL_Transmit>
 800bec6:	e003      	b.n	800bed0 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	2200      	movs	r2, #0
 800becc:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 800bed0:	2300      	movs	r3, #0
 800bed2:	e000      	b.n	800bed6 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 800bed4:	2302      	movs	r3, #2
  }
}
 800bed6:	4618      	mov	r0, r3
 800bed8:	3710      	adds	r7, #16
 800beda:	46bd      	mov	sp, r7
 800bedc:	bd80      	pop	{r7, pc}

0800bede <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800bede:	b580      	push	{r7, lr}
 800bee0:	b084      	sub	sp, #16
 800bee2:	af00      	add	r7, sp, #0
 800bee4:	6078      	str	r0, [r7, #4]
 800bee6:	460b      	mov	r3, r1
 800bee8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800beea:	687b      	ldr	r3, [r7, #4]
 800beec:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bef0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 800bef2:	78fb      	ldrb	r3, [r7, #3]
 800bef4:	4619      	mov	r1, r3
 800bef6:	6878      	ldr	r0, [r7, #4]
 800bef8:	f001 fec3 	bl	800dc82 <USBD_LL_GetRxDataSize>
 800befc:	4602      	mov	r2, r0
 800befe:	68fb      	ldr	r3, [r7, #12]
 800bf00:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d00d      	beq.n	800bf2a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800bf0e:	687b      	ldr	r3, [r7, #4]
 800bf10:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf14:	68db      	ldr	r3, [r3, #12]
 800bf16:	68fa      	ldr	r2, [r7, #12]
 800bf18:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800bf1c:	68fa      	ldr	r2, [r7, #12]
 800bf1e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800bf22:	4611      	mov	r1, r2
 800bf24:	4798      	blx	r3

    return USBD_OK;
 800bf26:	2300      	movs	r3, #0
 800bf28:	e000      	b.n	800bf2c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800bf2a:	2302      	movs	r3, #2
  }
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3710      	adds	r7, #16
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b084      	sub	sp, #16
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800bf42:	60fb      	str	r3, [r7, #12]

  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800bf44:	687b      	ldr	r3, [r7, #4]
 800bf46:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf4a:	2b00      	cmp	r3, #0
 800bf4c:	d015      	beq.n	800bf7a <USBD_CDC_EP0_RxReady+0x46>
 800bf4e:	68fb      	ldr	r3, [r7, #12]
 800bf50:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800bf54:	2bff      	cmp	r3, #255	; 0xff
 800bf56:	d010      	beq.n	800bf7a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800bf5e:	689b      	ldr	r3, [r3, #8]
 800bf60:	68fa      	ldr	r2, [r7, #12]
 800bf62:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800bf66:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800bf68:	68fa      	ldr	r2, [r7, #12]
 800bf6a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800bf6e:	b292      	uxth	r2, r2
 800bf70:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFFU;
 800bf72:	68fb      	ldr	r3, [r7, #12]
 800bf74:	22ff      	movs	r2, #255	; 0xff
 800bf76:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 800bf7a:	2300      	movs	r3, #0
}
 800bf7c:	4618      	mov	r0, r3
 800bf7e:	3710      	adds	r7, #16
 800bf80:	46bd      	mov	sp, r7
 800bf82:	bd80      	pop	{r7, pc}

0800bf84 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 800bf84:	b480      	push	{r7}
 800bf86:	b083      	sub	sp, #12
 800bf88:	af00      	add	r7, sp, #0
 800bf8a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	2243      	movs	r2, #67	; 0x43
 800bf90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800bf92:	4b03      	ldr	r3, [pc, #12]	; (800bfa0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800bf94:	4618      	mov	r0, r3
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr
 800bfa0:	2000009c 	.word	0x2000009c

0800bfa4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 800bfa4:	b480      	push	{r7}
 800bfa6:	b083      	sub	sp, #12
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2243      	movs	r2, #67	; 0x43
 800bfb0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 800bfb2:	4b03      	ldr	r3, [pc, #12]	; (800bfc0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800bfb4:	4618      	mov	r0, r3
 800bfb6:	370c      	adds	r7, #12
 800bfb8:	46bd      	mov	sp, r7
 800bfba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfbe:	4770      	bx	lr
 800bfc0:	20000058 	.word	0x20000058

0800bfc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 800bfc4:	b480      	push	{r7}
 800bfc6:	b083      	sub	sp, #12
 800bfc8:	af00      	add	r7, sp, #0
 800bfca:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2243      	movs	r2, #67	; 0x43
 800bfd0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 800bfd2:	4b03      	ldr	r3, [pc, #12]	; (800bfe0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	370c      	adds	r7, #12
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr
 800bfe0:	200000e0 	.word	0x200000e0

0800bfe4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 800bfe4:	b480      	push	{r7}
 800bfe6:	b083      	sub	sp, #12
 800bfe8:	af00      	add	r7, sp, #0
 800bfea:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	220a      	movs	r2, #10
 800bff0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 800bff2:	4b03      	ldr	r3, [pc, #12]	; (800c000 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	370c      	adds	r7, #12
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr
 800c000:	20000014 	.word	0x20000014

0800c004 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev,
                                      USBD_CDC_ItfTypeDef *fops)
{
 800c004:	b480      	push	{r7}
 800c006:	b085      	sub	sp, #20
 800c008:	af00      	add	r7, sp, #0
 800c00a:	6078      	str	r0, [r7, #4]
 800c00c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800c00e:	2302      	movs	r3, #2
 800c010:	73fb      	strb	r3, [r7, #15]

  if(fops != NULL)
 800c012:	683b      	ldr	r3, [r7, #0]
 800c014:	2b00      	cmp	r3, #0
 800c016:	d005      	beq.n	800c024 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	683a      	ldr	r2, [r7, #0]
 800c01c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
    ret = USBD_OK;
 800c020:	2300      	movs	r3, #0
 800c022:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800c024:	7bfb      	ldrb	r3, [r7, #15]
}
 800c026:	4618      	mov	r0, r3
 800c028:	3714      	adds	r7, #20
 800c02a:	46bd      	mov	sp, r7
 800c02c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c030:	4770      	bx	lr

0800c032 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 800c032:	b480      	push	{r7}
 800c034:	b087      	sub	sp, #28
 800c036:	af00      	add	r7, sp, #0
 800c038:	60f8      	str	r0, [r7, #12]
 800c03a:	60b9      	str	r1, [r7, #8]
 800c03c:	4613      	mov	r3, r2
 800c03e:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c046:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800c048:	697b      	ldr	r3, [r7, #20]
 800c04a:	68ba      	ldr	r2, [r7, #8]
 800c04c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800c050:	88fa      	ldrh	r2, [r7, #6]
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800c058:	2300      	movs	r3, #0
}
 800c05a:	4618      	mov	r0, r3
 800c05c:	371c      	adds	r7, #28
 800c05e:	46bd      	mov	sp, r7
 800c060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c064:	4770      	bx	lr

0800c066 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 800c066:	b480      	push	{r7}
 800c068:	b085      	sub	sp, #20
 800c06a:	af00      	add	r7, sp, #0
 800c06c:	6078      	str	r0, [r7, #4]
 800c06e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c076:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	683a      	ldr	r2, [r7, #0]
 800c07c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800c080:	2300      	movs	r3, #0
}
 800c082:	4618      	mov	r0, r3
 800c084:	3714      	adds	r7, #20
 800c086:	46bd      	mov	sp, r7
 800c088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c08c:	4770      	bx	lr

0800c08e <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800c08e:	b580      	push	{r7, lr}
 800c090:	b084      	sub	sp, #16
 800c092:	af00      	add	r7, sp, #0
 800c094:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c09c:	60fb      	str	r3, [r7, #12]

  if(pdev->pClassData != NULL)
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d01c      	beq.n	800c0e2 <USBD_CDC_TransmitPacket+0x54>
  {
    if(hcdc->TxState == 0U)
 800c0a8:	68fb      	ldr	r3, [r7, #12]
 800c0aa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800c0ae:	2b00      	cmp	r3, #0
 800c0b0:	d115      	bne.n	800c0de <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	2201      	movs	r2, #1
 800c0b6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 800c0ca:	68fb      	ldr	r3, [r7, #12]
 800c0cc:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800c0d0:	b29b      	uxth	r3, r3
 800c0d2:	2181      	movs	r1, #129	; 0x81
 800c0d4:	6878      	ldr	r0, [r7, #4]
 800c0d6:	f001 fd8e 	bl	800dbf6 <USBD_LL_Transmit>

      return USBD_OK;
 800c0da:	2300      	movs	r3, #0
 800c0dc:	e002      	b.n	800c0e4 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 800c0de:	2301      	movs	r3, #1
 800c0e0:	e000      	b.n	800c0e4 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800c0e2:	2302      	movs	r3, #2
  }
}
 800c0e4:	4618      	mov	r0, r3
 800c0e6:	3710      	adds	r7, #16
 800c0e8:	46bd      	mov	sp, r7
 800c0ea:	bd80      	pop	{r7, pc}

0800c0ec <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800c0ec:	b580      	push	{r7, lr}
 800c0ee:	b084      	sub	sp, #16
 800c0f0:	af00      	add	r7, sp, #0
 800c0f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c0fa:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c102:	2b00      	cmp	r3, #0
 800c104:	d017      	beq.n	800c136 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	7c1b      	ldrb	r3, [r3, #16]
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d109      	bne.n	800c122 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c114:	f44f 7300 	mov.w	r3, #512	; 0x200
 800c118:	2101      	movs	r1, #1
 800c11a:	6878      	ldr	r0, [r7, #4]
 800c11c:	f001 fd8e 	bl	800dc3c <USBD_LL_PrepareReceive>
 800c120:	e007      	b.n	800c132 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800c122:	68fb      	ldr	r3, [r7, #12]
 800c124:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800c128:	2340      	movs	r3, #64	; 0x40
 800c12a:	2101      	movs	r1, #1
 800c12c:	6878      	ldr	r0, [r7, #4]
 800c12e:	f001 fd85 	bl	800dc3c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800c132:	2300      	movs	r3, #0
 800c134:	e000      	b.n	800c138 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800c136:	2302      	movs	r3, #2
  }
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3710      	adds	r7, #16
 800c13c:	46bd      	mov	sp, r7
 800c13e:	bd80      	pop	{r7, pc}

0800c140 <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800c140:	b580      	push	{r7, lr}
 800c142:	b084      	sub	sp, #16
 800c144:	af00      	add	r7, sp, #0
 800c146:	60f8      	str	r0, [r7, #12]
 800c148:	60b9      	str	r1, [r7, #8]
 800c14a:	4613      	mov	r3, r2
 800c14c:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	2b00      	cmp	r3, #0
 800c152:	d101      	bne.n	800c158 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800c154:	2302      	movs	r3, #2
 800c156:	e01a      	b.n	800c18e <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 800c158:	68fb      	ldr	r3, [r7, #12]
 800c15a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c15e:	2b00      	cmp	r3, #0
 800c160:	d003      	beq.n	800c16a <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800c162:	68fb      	ldr	r3, [r7, #12]
 800c164:	2200      	movs	r2, #0
 800c166:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
  }

  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 800c16a:	68bb      	ldr	r3, [r7, #8]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d003      	beq.n	800c178 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	68ba      	ldr	r2, [r7, #8]
 800c174:	f8c3 2288 	str.w	r2, [r3, #648]	; 0x288
  }

  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 800c178:	68fb      	ldr	r3, [r7, #12]
 800c17a:	2201      	movs	r2, #1
 800c17c:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->id = id;
 800c180:	68fb      	ldr	r3, [r7, #12]
 800c182:	79fa      	ldrb	r2, [r7, #7]
 800c184:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800c186:	68f8      	ldr	r0, [r7, #12]
 800c188:	f001 fc00 	bl	800d98c <USBD_LL_Init>

  return USBD_OK;
 800c18c:	2300      	movs	r3, #0
}
 800c18e:	4618      	mov	r0, r3
 800c190:	3710      	adds	r7, #16
 800c192:	46bd      	mov	sp, r7
 800c194:	bd80      	pop	{r7, pc}

0800c196 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800c196:	b480      	push	{r7}
 800c198:	b085      	sub	sp, #20
 800c19a:	af00      	add	r7, sp, #0
 800c19c:	6078      	str	r0, [r7, #4]
 800c19e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 800c1a0:	2300      	movs	r3, #0
 800c1a2:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 800c1a4:	683b      	ldr	r3, [r7, #0]
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d006      	beq.n	800c1b8 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	683a      	ldr	r2, [r7, #0]
 800c1ae:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
    status = USBD_OK;
 800c1b2:	2300      	movs	r3, #0
 800c1b4:	73fb      	strb	r3, [r7, #15]
 800c1b6:	e001      	b.n	800c1bc <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800c1b8:	2302      	movs	r3, #2
 800c1ba:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800c1bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800c1be:	4618      	mov	r0, r3
 800c1c0:	3714      	adds	r7, #20
 800c1c2:	46bd      	mov	sp, r7
 800c1c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1c8:	4770      	bx	lr

0800c1ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 800c1ca:	b580      	push	{r7, lr}
 800c1cc:	b082      	sub	sp, #8
 800c1ce:	af00      	add	r7, sp, #0
 800c1d0:	6078      	str	r0, [r7, #4]

  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800c1d2:	6878      	ldr	r0, [r7, #4]
 800c1d4:	f001 fc26 	bl	800da24 <USBD_LL_Start>

  return USBD_OK;
 800c1d8:	2300      	movs	r3, #0
}
 800c1da:	4618      	mov	r0, r3
 800c1dc:	3708      	adds	r7, #8
 800c1de:	46bd      	mov	sp, r7
 800c1e0:	bd80      	pop	{r7, pc}

0800c1e2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev)
{
 800c1e2:	b480      	push	{r7}
 800c1e4:	b083      	sub	sp, #12
 800c1e6:	af00      	add	r7, sp, #0
 800c1e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c1ea:	2300      	movs	r3, #0
}
 800c1ec:	4618      	mov	r0, r3
 800c1ee:	370c      	adds	r7, #12
 800c1f0:	46bd      	mov	sp, r7
 800c1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1f6:	4770      	bx	lr

0800c1f8 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c1f8:	b580      	push	{r7, lr}
 800c1fa:	b084      	sub	sp, #16
 800c1fc:	af00      	add	r7, sp, #0
 800c1fe:	6078      	str	r0, [r7, #4]
 800c200:	460b      	mov	r3, r1
 800c202:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800c204:	2302      	movs	r3, #2
 800c206:	73fb      	strb	r3, [r7, #15]

  if(pdev->pClass != NULL)
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d00c      	beq.n	800c22c <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0U)
 800c212:	687b      	ldr	r3, [r7, #4]
 800c214:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	78fa      	ldrb	r2, [r7, #3]
 800c21c:	4611      	mov	r1, r2
 800c21e:	6878      	ldr	r0, [r7, #4]
 800c220:	4798      	blx	r3
 800c222:	4603      	mov	r3, r0
 800c224:	2b00      	cmp	r3, #0
 800c226:	d101      	bne.n	800c22c <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800c228:	2300      	movs	r3, #0
 800c22a:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800c22c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c22e:	4618      	mov	r0, r3
 800c230:	3710      	adds	r7, #16
 800c232:	46bd      	mov	sp, r7
 800c234:	bd80      	pop	{r7, pc}

0800c236 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800c236:	b580      	push	{r7, lr}
 800c238:	b082      	sub	sp, #8
 800c23a:	af00      	add	r7, sp, #0
 800c23c:	6078      	str	r0, [r7, #4]
 800c23e:	460b      	mov	r3, r1
 800c240:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c248:	685b      	ldr	r3, [r3, #4]
 800c24a:	78fa      	ldrb	r2, [r7, #3]
 800c24c:	4611      	mov	r1, r2
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	4798      	blx	r3
  return USBD_OK;
 800c252:	2300      	movs	r3, #0
}
 800c254:	4618      	mov	r0, r3
 800c256:	3708      	adds	r7, #8
 800c258:	46bd      	mov	sp, r7
 800c25a:	bd80      	pop	{r7, pc}

0800c25c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800c25c:	b580      	push	{r7, lr}
 800c25e:	b082      	sub	sp, #8
 800c260:	af00      	add	r7, sp, #0
 800c262:	6078      	str	r0, [r7, #4]
 800c264:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800c266:	687b      	ldr	r3, [r7, #4]
 800c268:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c26c:	6839      	ldr	r1, [r7, #0]
 800c26e:	4618      	mov	r0, r3
 800c270:	f000 fe94 	bl	800cf9c <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800c274:	687b      	ldr	r3, [r7, #4]
 800c276:	2201      	movs	r2, #1
 800c278:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  pdev->ep0_data_len = pdev->request.wLength;
 800c27c:	687b      	ldr	r3, [r7, #4]
 800c27e:	f8b3 3286 	ldrh.w	r3, [r3, #646]	; 0x286
 800c282:	461a      	mov	r2, r3
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

  switch (pdev->request.bmRequest & 0x1FU)
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c290:	f003 031f 	and.w	r3, r3, #31
 800c294:	2b01      	cmp	r3, #1
 800c296:	d00c      	beq.n	800c2b2 <USBD_LL_SetupStage+0x56>
 800c298:	2b01      	cmp	r3, #1
 800c29a:	d302      	bcc.n	800c2a2 <USBD_LL_SetupStage+0x46>
 800c29c:	2b02      	cmp	r3, #2
 800c29e:	d010      	beq.n	800c2c2 <USBD_LL_SetupStage+0x66>
 800c2a0:	e017      	b.n	800c2d2 <USBD_LL_SetupStage+0x76>
  {
  case USB_REQ_RECIPIENT_DEVICE:
    USBD_StdDevReq (pdev, &pdev->request);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c2a8:	4619      	mov	r1, r3
 800c2aa:	6878      	ldr	r0, [r7, #4]
 800c2ac:	f000 fa04 	bl	800c6b8 <USBD_StdDevReq>
    break;
 800c2b0:	e01a      	b.n	800c2e8 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_INTERFACE:
    USBD_StdItfReq(pdev, &pdev->request);
 800c2b2:	687b      	ldr	r3, [r7, #4]
 800c2b4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c2b8:	4619      	mov	r1, r3
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 fa66 	bl	800c78c <USBD_StdItfReq>
    break;
 800c2c0:	e012      	b.n	800c2e8 <USBD_LL_SetupStage+0x8c>

  case USB_REQ_RECIPIENT_ENDPOINT:
    USBD_StdEPReq(pdev, &pdev->request);
 800c2c2:	687b      	ldr	r3, [r7, #4]
 800c2c4:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800c2c8:	4619      	mov	r1, r3
 800c2ca:	6878      	ldr	r0, [r7, #4]
 800c2cc:	f000 faa4 	bl	800c818 <USBD_StdEPReq>
    break;
 800c2d0:	e00a      	b.n	800c2e8 <USBD_LL_SetupStage+0x8c>

  default:
    USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800c2d2:	687b      	ldr	r3, [r7, #4]
 800c2d4:	f893 3280 	ldrb.w	r3, [r3, #640]	; 0x280
 800c2d8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800c2dc:	b2db      	uxtb	r3, r3
 800c2de:	4619      	mov	r1, r3
 800c2e0:	6878      	ldr	r0, [r7, #4]
 800c2e2:	f001 fbff 	bl	800dae4 <USBD_LL_StallEP>
    break;
 800c2e6:	bf00      	nop
  }

  return USBD_OK;
 800c2e8:	2300      	movs	r3, #0
}
 800c2ea:	4618      	mov	r0, r3
 800c2ec:	3708      	adds	r7, #8
 800c2ee:	46bd      	mov	sp, r7
 800c2f0:	bd80      	pop	{r7, pc}

0800c2f2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800c2f2:	b580      	push	{r7, lr}
 800c2f4:	b086      	sub	sp, #24
 800c2f6:	af00      	add	r7, sp, #0
 800c2f8:	60f8      	str	r0, [r7, #12]
 800c2fa:	460b      	mov	r3, r1
 800c2fc:	607a      	str	r2, [r7, #4]
 800c2fe:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;

  if(epnum == 0U)
 800c300:	7afb      	ldrb	r3, [r7, #11]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d14b      	bne.n	800c39e <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800c30c:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 800c30e:	68fb      	ldr	r3, [r7, #12]
 800c310:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c314:	2b03      	cmp	r3, #3
 800c316:	d134      	bne.n	800c382 <USBD_LL_DataOutStage+0x90>
    {
      if(pep->rem_length > pep->maxpacket)
 800c318:	697b      	ldr	r3, [r7, #20]
 800c31a:	68da      	ldr	r2, [r3, #12]
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	691b      	ldr	r3, [r3, #16]
 800c320:	429a      	cmp	r2, r3
 800c322:	d919      	bls.n	800c358 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -=  pep->maxpacket;
 800c324:	697b      	ldr	r3, [r7, #20]
 800c326:	68da      	ldr	r2, [r3, #12]
 800c328:	697b      	ldr	r3, [r7, #20]
 800c32a:	691b      	ldr	r3, [r3, #16]
 800c32c:	1ad2      	subs	r2, r2, r3
 800c32e:	697b      	ldr	r3, [r7, #20]
 800c330:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx (pdev,
                            pdata,
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c332:	697b      	ldr	r3, [r7, #20]
 800c334:	68da      	ldr	r2, [r3, #12]
 800c336:	697b      	ldr	r3, [r7, #20]
 800c338:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800c33a:	429a      	cmp	r2, r3
 800c33c:	d203      	bcs.n	800c346 <USBD_LL_DataOutStage+0x54>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx (pdev,
 800c342:	b29b      	uxth	r3, r3
 800c344:	e002      	b.n	800c34c <USBD_LL_DataOutStage+0x5a>
                            (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800c346:	697b      	ldr	r3, [r7, #20]
 800c348:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx (pdev,
 800c34a:	b29b      	uxth	r3, r3
 800c34c:	461a      	mov	r2, r3
 800c34e:	6879      	ldr	r1, [r7, #4]
 800c350:	68f8      	ldr	r0, [r7, #12]
 800c352:	f000 ff17 	bl	800d184 <USBD_CtlContinueRx>
 800c356:	e038      	b.n	800c3ca <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800c358:	68fb      	ldr	r3, [r7, #12]
 800c35a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c35e:	691b      	ldr	r3, [r3, #16]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d00a      	beq.n	800c37a <USBD_LL_DataOutStage+0x88>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c364:	68fb      	ldr	r3, [r7, #12]
 800c366:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
        if((pdev->pClass->EP0_RxReady != NULL)&&
 800c36a:	2b03      	cmp	r3, #3
 800c36c:	d105      	bne.n	800c37a <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800c36e:	68fb      	ldr	r3, [r7, #12]
 800c370:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c374:	691b      	ldr	r3, [r3, #16]
 800c376:	68f8      	ldr	r0, [r7, #12]
 800c378:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800c37a:	68f8      	ldr	r0, [r7, #12]
 800c37c:	f000 ff14 	bl	800d1a8 <USBD_CtlSendStatus>
 800c380:	e023      	b.n	800c3ca <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800c382:	68fb      	ldr	r3, [r7, #12]
 800c384:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c388:	2b05      	cmp	r3, #5
 800c38a:	d11e      	bne.n	800c3ca <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	2200      	movs	r2, #0
 800c390:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
        USBD_LL_StallEP(pdev, 0U);
 800c394:	2100      	movs	r1, #0
 800c396:	68f8      	ldr	r0, [r7, #12]
 800c398:	f001 fba4 	bl	800dae4 <USBD_LL_StallEP>
 800c39c:	e015      	b.n	800c3ca <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL) &&
 800c39e:	68fb      	ldr	r3, [r7, #12]
 800c3a0:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c3a4:	699b      	ldr	r3, [r3, #24]
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d00d      	beq.n	800c3c6 <USBD_LL_DataOutStage+0xd4>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataOut != NULL) &&
 800c3b0:	2b03      	cmp	r3, #3
 800c3b2:	d108      	bne.n	800c3c6 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c3ba:	699b      	ldr	r3, [r3, #24]
 800c3bc:	7afa      	ldrb	r2, [r7, #11]
 800c3be:	4611      	mov	r1, r2
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	4798      	blx	r3
 800c3c4:	e001      	b.n	800c3ca <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c3c6:	2302      	movs	r3, #2
 800c3c8:	e000      	b.n	800c3cc <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800c3ca:	2300      	movs	r3, #0
}
 800c3cc:	4618      	mov	r0, r3
 800c3ce:	3718      	adds	r7, #24
 800c3d0:	46bd      	mov	sp, r7
 800c3d2:	bd80      	pop	{r7, pc}

0800c3d4 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev, uint8_t epnum,
                                       uint8_t *pdata)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b086      	sub	sp, #24
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	60f8      	str	r0, [r7, #12]
 800c3dc:	460b      	mov	r3, r1
 800c3de:	607a      	str	r2, [r7, #4]
 800c3e0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if(epnum == 0U)
 800c3e2:	7afb      	ldrb	r3, [r7, #11]
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d17f      	bne.n	800c4e8 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	3314      	adds	r3, #20
 800c3ec:	617b      	str	r3, [r7, #20]

    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 800c3ee:	68fb      	ldr	r3, [r7, #12]
 800c3f0:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c3f4:	2b02      	cmp	r3, #2
 800c3f6:	d15c      	bne.n	800c4b2 <USBD_LL_DataInStage+0xde>
    {
      if(pep->rem_length > pep->maxpacket)
 800c3f8:	697b      	ldr	r3, [r7, #20]
 800c3fa:	68da      	ldr	r2, [r3, #12]
 800c3fc:	697b      	ldr	r3, [r7, #20]
 800c3fe:	691b      	ldr	r3, [r3, #16]
 800c400:	429a      	cmp	r2, r3
 800c402:	d915      	bls.n	800c430 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800c404:	697b      	ldr	r3, [r7, #20]
 800c406:	68da      	ldr	r2, [r3, #12]
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	691b      	ldr	r3, [r3, #16]
 800c40c:	1ad2      	subs	r2, r2, r3
 800c40e:	697b      	ldr	r3, [r7, #20]
 800c410:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData (pdev, pdata, (uint16_t)pep->rem_length);
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	68db      	ldr	r3, [r3, #12]
 800c416:	b29b      	uxth	r3, r3
 800c418:	461a      	mov	r2, r3
 800c41a:	6879      	ldr	r1, [r7, #4]
 800c41c:	68f8      	ldr	r0, [r7, #12]
 800c41e:	f000 fe81 	bl	800d124 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800c422:	2300      	movs	r3, #0
 800c424:	2200      	movs	r2, #0
 800c426:	2100      	movs	r1, #0
 800c428:	68f8      	ldr	r0, [r7, #12]
 800c42a:	f001 fc07 	bl	800dc3c <USBD_LL_PrepareReceive>
 800c42e:	e04e      	b.n	800c4ce <USBD_LL_DataInStage+0xfa>
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0U) &&
 800c430:	697b      	ldr	r3, [r7, #20]
 800c432:	689b      	ldr	r3, [r3, #8]
 800c434:	697a      	ldr	r2, [r7, #20]
 800c436:	6912      	ldr	r2, [r2, #16]
 800c438:	fbb3 f1f2 	udiv	r1, r3, r2
 800c43c:	fb02 f201 	mul.w	r2, r2, r1
 800c440:	1a9b      	subs	r3, r3, r2
 800c442:	2b00      	cmp	r3, #0
 800c444:	d11c      	bne.n	800c480 <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 800c446:	697b      	ldr	r3, [r7, #20]
 800c448:	689a      	ldr	r2, [r3, #8]
 800c44a:	697b      	ldr	r3, [r7, #20]
 800c44c:	691b      	ldr	r3, [r3, #16]
        if((pep->total_length % pep->maxpacket == 0U) &&
 800c44e:	429a      	cmp	r2, r3
 800c450:	d316      	bcc.n	800c480 <USBD_LL_DataInStage+0xac>
           (pep->total_length < pdev->ep0_data_len))
 800c452:	697b      	ldr	r3, [r7, #20]
 800c454:	689a      	ldr	r2, [r3, #8]
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
           (pep->total_length >= pep->maxpacket) &&
 800c45c:	429a      	cmp	r2, r3
 800c45e:	d20f      	bcs.n	800c480 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800c460:	2200      	movs	r2, #0
 800c462:	2100      	movs	r1, #0
 800c464:	68f8      	ldr	r0, [r7, #12]
 800c466:	f000 fe5d 	bl	800d124 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800c46a:	68fb      	ldr	r3, [r7, #12]
 800c46c:	2200      	movs	r2, #0
 800c46e:	f8c3 2270 	str.w	r2, [r3, #624]	; 0x270

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800c472:	2300      	movs	r3, #0
 800c474:	2200      	movs	r2, #0
 800c476:	2100      	movs	r1, #0
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	f001 fbdf 	bl	800dc3c <USBD_LL_PrepareReceive>
 800c47e:	e026      	b.n	800c4ce <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800c480:	68fb      	ldr	r3, [r7, #12]
 800c482:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c486:	68db      	ldr	r3, [r3, #12]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d00a      	beq.n	800c4a2 <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c48c:	68fb      	ldr	r3, [r7, #12]
 800c48e:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800c492:	2b03      	cmp	r3, #3
 800c494:	d105      	bne.n	800c4a2 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c49c:	68db      	ldr	r3, [r3, #12]
 800c49e:	68f8      	ldr	r0, [r7, #12]
 800c4a0:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800c4a2:	2180      	movs	r1, #128	; 0x80
 800c4a4:	68f8      	ldr	r0, [r7, #12]
 800c4a6:	f001 fb1d 	bl	800dae4 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800c4aa:	68f8      	ldr	r0, [r7, #12]
 800c4ac:	f000 fe8f 	bl	800d1ce <USBD_CtlReceiveStatus>
 800c4b0:	e00d      	b.n	800c4ce <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
 800c4b8:	2b04      	cmp	r3, #4
 800c4ba:	d004      	beq.n	800c4c6 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800c4bc:	68fb      	ldr	r3, [r7, #12]
 800c4be:	f8d3 326c 	ldr.w	r3, [r3, #620]	; 0x26c
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d103      	bne.n	800c4ce <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800c4c6:	2180      	movs	r1, #128	; 0x80
 800c4c8:	68f8      	ldr	r0, [r7, #12]
 800c4ca:	f001 fb0b 	bl	800dae4 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800c4ce:	68fb      	ldr	r3, [r7, #12]
 800c4d0:	f893 3278 	ldrb.w	r3, [r3, #632]	; 0x278
 800c4d4:	2b01      	cmp	r3, #1
 800c4d6:	d11d      	bne.n	800c514 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800c4d8:	68f8      	ldr	r0, [r7, #12]
 800c4da:	f7ff fe82 	bl	800c1e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800c4de:	68fb      	ldr	r3, [r7, #12]
 800c4e0:	2200      	movs	r2, #0
 800c4e2:	f883 2278 	strb.w	r2, [r3, #632]	; 0x278
 800c4e6:	e015      	b.n	800c514 <USBD_LL_DataInStage+0x140>
    }
  }
  else if((pdev->pClass->DataIn != NULL) &&
 800c4e8:	68fb      	ldr	r3, [r7, #12]
 800c4ea:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c4ee:	695b      	ldr	r3, [r3, #20]
 800c4f0:	2b00      	cmp	r3, #0
 800c4f2:	d00d      	beq.n	800c510 <USBD_LL_DataInStage+0x13c>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
  else if((pdev->pClass->DataIn != NULL) &&
 800c4fa:	2b03      	cmp	r3, #3
 800c4fc:	d108      	bne.n	800c510 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800c4fe:	68fb      	ldr	r3, [r7, #12]
 800c500:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c504:	695b      	ldr	r3, [r3, #20]
 800c506:	7afa      	ldrb	r2, [r7, #11]
 800c508:	4611      	mov	r1, r2
 800c50a:	68f8      	ldr	r0, [r7, #12]
 800c50c:	4798      	blx	r3
 800c50e:	e001      	b.n	800c514 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800c510:	2302      	movs	r3, #2
 800c512:	e000      	b.n	800c516 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800c514:	2300      	movs	r3, #0
}
 800c516:	4618      	mov	r0, r3
 800c518:	3718      	adds	r7, #24
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}

0800c51e <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 800c51e:	b580      	push	{r7, lr}
 800c520:	b082      	sub	sp, #8
 800c522:	af00      	add	r7, sp, #0
 800c524:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c526:	2340      	movs	r3, #64	; 0x40
 800c528:	2200      	movs	r2, #0
 800c52a:	2100      	movs	r1, #0
 800c52c:	6878      	ldr	r0, [r7, #4]
 800c52e:	f001 fa94 	bl	800da5a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800c532:	687b      	ldr	r3, [r7, #4]
 800c534:	2201      	movs	r2, #1
 800c536:	f8c3 2144 	str.w	r2, [r3, #324]	; 0x144

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	2240      	movs	r2, #64	; 0x40
 800c53e:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800c542:	2340      	movs	r3, #64	; 0x40
 800c544:	2200      	movs	r2, #0
 800c546:	2180      	movs	r1, #128	; 0x80
 800c548:	6878      	ldr	r0, [r7, #4]
 800c54a:	f001 fa86 	bl	800da5a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800c54e:	687b      	ldr	r3, [r7, #4]
 800c550:	2201      	movs	r2, #1
 800c552:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	2240      	movs	r2, #64	; 0x40
 800c558:	625a      	str	r2, [r3, #36]	; 0x24
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2201      	movs	r2, #1
 800c55e:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->ep0_state = USBD_EP0_IDLE;
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2200      	movs	r2, #0
 800c566:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->dev_config= 0U;
 800c56a:	687b      	ldr	r3, [r7, #4]
 800c56c:	2200      	movs	r2, #0
 800c56e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2200      	movs	r2, #0
 800c574:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c

  if (pdev->pClassData)
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d009      	beq.n	800c596 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c588:	685b      	ldr	r3, [r3, #4]
 800c58a:	687a      	ldr	r2, [r7, #4]
 800c58c:	6852      	ldr	r2, [r2, #4]
 800c58e:	b2d2      	uxtb	r2, r2
 800c590:	4611      	mov	r1, r2
 800c592:	6878      	ldr	r0, [r7, #4]
 800c594:	4798      	blx	r3
  }

  return USBD_OK;
 800c596:	2300      	movs	r3, #0
}
 800c598:	4618      	mov	r0, r3
 800c59a:	3708      	adds	r7, #8
 800c59c:	46bd      	mov	sp, r7
 800c59e:	bd80      	pop	{r7, pc}

0800c5a0 <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800c5a0:	b480      	push	{r7}
 800c5a2:	b083      	sub	sp, #12
 800c5a4:	af00      	add	r7, sp, #0
 800c5a6:	6078      	str	r0, [r7, #4]
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	78fa      	ldrb	r2, [r7, #3]
 800c5b0:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800c5b2:	2300      	movs	r3, #0
}
 800c5b4:	4618      	mov	r0, r3
 800c5b6:	370c      	adds	r7, #12
 800c5b8:	46bd      	mov	sp, r7
 800c5ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5be:	4770      	bx	lr

0800c5c0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 800c5c0:	b480      	push	{r7}
 800c5c2:	b083      	sub	sp, #12
 800c5c4:	af00      	add	r7, sp, #0
 800c5c6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800c5c8:	687b      	ldr	r3, [r7, #4]
 800c5ca:	f893 2274 	ldrb.w	r2, [r3, #628]	; 0x274
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	f883 2275 	strb.w	r2, [r3, #629]	; 0x275
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800c5d4:	687b      	ldr	r3, [r7, #4]
 800c5d6:	2204      	movs	r2, #4
 800c5d8:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800c5dc:	2300      	movs	r3, #0
}
 800c5de:	4618      	mov	r0, r3
 800c5e0:	370c      	adds	r7, #12
 800c5e2:	46bd      	mov	sp, r7
 800c5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5e8:	4770      	bx	lr

0800c5ea <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 800c5ea:	b480      	push	{r7}
 800c5ec:	b083      	sub	sp, #12
 800c5ee:	af00      	add	r7, sp, #0
 800c5f0:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;
 800c5f2:	687b      	ldr	r3, [r7, #4]
 800c5f4:	f893 2275 	ldrb.w	r2, [r3, #629]	; 0x275
 800c5f8:	687b      	ldr	r3, [r7, #4]
 800c5fa:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  return USBD_OK;
 800c5fe:	2300      	movs	r3, #0
}
 800c600:	4618      	mov	r0, r3
 800c602:	370c      	adds	r7, #12
 800c604:	46bd      	mov	sp, r7
 800c606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c60a:	4770      	bx	lr

0800c60c <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b082      	sub	sp, #8
 800c610:	af00      	add	r7, sp, #0
 800c612:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 800c614:	687b      	ldr	r3, [r7, #4]
 800c616:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c61a:	2b03      	cmp	r3, #3
 800c61c:	d10b      	bne.n	800c636 <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 800c61e:	687b      	ldr	r3, [r7, #4]
 800c620:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c624:	69db      	ldr	r3, [r3, #28]
 800c626:	2b00      	cmp	r3, #0
 800c628:	d005      	beq.n	800c636 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c630:	69db      	ldr	r3, [r3, #28]
 800c632:	6878      	ldr	r0, [r7, #4]
 800c634:	4798      	blx	r3
    }
  }
  return USBD_OK;
 800c636:	2300      	movs	r3, #0
}
 800c638:	4618      	mov	r0, r3
 800c63a:	3708      	adds	r7, #8
 800c63c:	46bd      	mov	sp, r7
 800c63e:	bd80      	pop	{r7, pc}

0800c640 <USBD_LL_IsoINIncomplete>:
*         Handle iso in incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800c640:	b480      	push	{r7}
 800c642:	b083      	sub	sp, #12
 800c644:	af00      	add	r7, sp, #0
 800c646:	6078      	str	r0, [r7, #4]
 800c648:	460b      	mov	r3, r1
 800c64a:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c64c:	2300      	movs	r3, #0
}
 800c64e:	4618      	mov	r0, r3
 800c650:	370c      	adds	r7, #12
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr

0800c65a <USBD_LL_IsoOUTIncomplete>:
*         Handle iso out incomplete event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef  *pdev, uint8_t epnum)
{
 800c65a:	b480      	push	{r7}
 800c65c:	b083      	sub	sp, #12
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
 800c662:	460b      	mov	r3, r1
 800c664:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	370c      	adds	r7, #12
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr

0800c674 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef  *pdev)
{
 800c674:	b480      	push	{r7}
 800c676:	b083      	sub	sp, #12
 800c678:	af00      	add	r7, sp, #0
 800c67a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c67c:	2300      	movs	r3, #0
}
 800c67e:	4618      	mov	r0, r3
 800c680:	370c      	adds	r7, #12
 800c682:	46bd      	mov	sp, r7
 800c684:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c688:	4770      	bx	lr

0800c68a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef  *pdev)
{
 800c68a:	b580      	push	{r7, lr}
 800c68c:	b082      	sub	sp, #8
 800c68e:	af00      	add	r7, sp, #0
 800c690:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c692:	687b      	ldr	r3, [r7, #4]
 800c694:	2201      	movs	r2, #1
 800c696:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
  pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c6a0:	685b      	ldr	r3, [r3, #4]
 800c6a2:	687a      	ldr	r2, [r7, #4]
 800c6a4:	6852      	ldr	r2, [r2, #4]
 800c6a6:	b2d2      	uxtb	r2, r2
 800c6a8:	4611      	mov	r1, r2
 800c6aa:	6878      	ldr	r0, [r7, #4]
 800c6ac:	4798      	blx	r3

  return USBD_OK;
 800c6ae:	2300      	movs	r3, #0
}
 800c6b0:	4618      	mov	r0, r3
 800c6b2:	3708      	adds	r7, #8
 800c6b4:	46bd      	mov	sp, r7
 800c6b6:	bd80      	pop	{r7, pc}

0800c6b8 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800c6b8:	b580      	push	{r7, lr}
 800c6ba:	b084      	sub	sp, #16
 800c6bc:	af00      	add	r7, sp, #0
 800c6be:	6078      	str	r0, [r7, #4]
 800c6c0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c6c2:	2300      	movs	r3, #0
 800c6c4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c6c6:	683b      	ldr	r3, [r7, #0]
 800c6c8:	781b      	ldrb	r3, [r3, #0]
 800c6ca:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c6ce:	2b20      	cmp	r3, #32
 800c6d0:	d004      	beq.n	800c6dc <USBD_StdDevReq+0x24>
 800c6d2:	2b40      	cmp	r3, #64	; 0x40
 800c6d4:	d002      	beq.n	800c6dc <USBD_StdDevReq+0x24>
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d008      	beq.n	800c6ec <USBD_StdDevReq+0x34>
 800c6da:	e04c      	b.n	800c776 <USBD_StdDevReq+0xbe>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup(pdev, req);
 800c6dc:	687b      	ldr	r3, [r7, #4]
 800c6de:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c6e2:	689b      	ldr	r3, [r3, #8]
 800c6e4:	6839      	ldr	r1, [r7, #0]
 800c6e6:	6878      	ldr	r0, [r7, #4]
 800c6e8:	4798      	blx	r3
    break;
 800c6ea:	e049      	b.n	800c780 <USBD_StdDevReq+0xc8>

  case USB_REQ_TYPE_STANDARD:

    switch (req->bRequest)
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	785b      	ldrb	r3, [r3, #1]
 800c6f0:	2b09      	cmp	r3, #9
 800c6f2:	d83a      	bhi.n	800c76a <USBD_StdDevReq+0xb2>
 800c6f4:	a201      	add	r2, pc, #4	; (adr r2, 800c6fc <USBD_StdDevReq+0x44>)
 800c6f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6fa:	bf00      	nop
 800c6fc:	0800c74d 	.word	0x0800c74d
 800c700:	0800c761 	.word	0x0800c761
 800c704:	0800c76b 	.word	0x0800c76b
 800c708:	0800c757 	.word	0x0800c757
 800c70c:	0800c76b 	.word	0x0800c76b
 800c710:	0800c72f 	.word	0x0800c72f
 800c714:	0800c725 	.word	0x0800c725
 800c718:	0800c76b 	.word	0x0800c76b
 800c71c:	0800c743 	.word	0x0800c743
 800c720:	0800c739 	.word	0x0800c739
    {
    case USB_REQ_GET_DESCRIPTOR:

      USBD_GetDescriptor (pdev, req);
 800c724:	6839      	ldr	r1, [r7, #0]
 800c726:	6878      	ldr	r0, [r7, #4]
 800c728:	f000 f9d2 	bl	800cad0 <USBD_GetDescriptor>
      break;
 800c72c:	e022      	b.n	800c774 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress (pdev, req);
 800c72e:	6839      	ldr	r1, [r7, #0]
 800c730:	6878      	ldr	r0, [r7, #4]
 800c732:	f000 fac7 	bl	800ccc4 <USBD_SetAddress>
      break;
 800c736:	e01d      	b.n	800c774 <USBD_StdDevReq+0xbc>

    case USB_REQ_SET_CONFIGURATION:
      USBD_SetConfig (pdev, req);
 800c738:	6839      	ldr	r1, [r7, #0]
 800c73a:	6878      	ldr	r0, [r7, #4]
 800c73c:	f000 fb04 	bl	800cd48 <USBD_SetConfig>
      break;
 800c740:	e018      	b.n	800c774 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig (pdev, req);
 800c742:	6839      	ldr	r1, [r7, #0]
 800c744:	6878      	ldr	r0, [r7, #4]
 800c746:	f000 fb8d 	bl	800ce64 <USBD_GetConfig>
      break;
 800c74a:	e013      	b.n	800c774 <USBD_StdDevReq+0xbc>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus (pdev, req);
 800c74c:	6839      	ldr	r1, [r7, #0]
 800c74e:	6878      	ldr	r0, [r7, #4]
 800c750:	f000 fbbc 	bl	800cecc <USBD_GetStatus>
      break;
 800c754:	e00e      	b.n	800c774 <USBD_StdDevReq+0xbc>


    case USB_REQ_SET_FEATURE:
      USBD_SetFeature (pdev, req);
 800c756:	6839      	ldr	r1, [r7, #0]
 800c758:	6878      	ldr	r0, [r7, #4]
 800c75a:	f000 fbea 	bl	800cf32 <USBD_SetFeature>
      break;
 800c75e:	e009      	b.n	800c774 <USBD_StdDevReq+0xbc>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature (pdev, req);
 800c760:	6839      	ldr	r1, [r7, #0]
 800c762:	6878      	ldr	r0, [r7, #4]
 800c764:	f000 fbf9 	bl	800cf5a <USBD_ClrFeature>
      break;
 800c768:	e004      	b.n	800c774 <USBD_StdDevReq+0xbc>

    default:
      USBD_CtlError(pdev, req);
 800c76a:	6839      	ldr	r1, [r7, #0]
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f000 fc52 	bl	800d016 <USBD_CtlError>
      break;
 800c772:	bf00      	nop
    }
    break;
 800c774:	e004      	b.n	800c780 <USBD_StdDevReq+0xc8>

  default:
    USBD_CtlError(pdev, req);
 800c776:	6839      	ldr	r1, [r7, #0]
 800c778:	6878      	ldr	r0, [r7, #4]
 800c77a:	f000 fc4c 	bl	800d016 <USBD_CtlError>
    break;
 800c77e:	bf00      	nop
  }

  return ret;
 800c780:	7bfb      	ldrb	r3, [r7, #15]
}
 800c782:	4618      	mov	r0, r3
 800c784:	3710      	adds	r7, #16
 800c786:	46bd      	mov	sp, r7
 800c788:	bd80      	pop	{r7, pc}
 800c78a:	bf00      	nop

0800c78c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800c78c:	b580      	push	{r7, lr}
 800c78e:	b084      	sub	sp, #16
 800c790:	af00      	add	r7, sp, #0
 800c792:	6078      	str	r0, [r7, #4]
 800c794:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c796:	2300      	movs	r3, #0
 800c798:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c79a:	683b      	ldr	r3, [r7, #0]
 800c79c:	781b      	ldrb	r3, [r3, #0]
 800c79e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c7a2:	2b20      	cmp	r3, #32
 800c7a4:	d003      	beq.n	800c7ae <USBD_StdItfReq+0x22>
 800c7a6:	2b40      	cmp	r3, #64	; 0x40
 800c7a8:	d001      	beq.n	800c7ae <USBD_StdItfReq+0x22>
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d12a      	bne.n	800c804 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 800c7ae:	687b      	ldr	r3, [r7, #4]
 800c7b0:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c7b4:	3b01      	subs	r3, #1
 800c7b6:	2b02      	cmp	r3, #2
 800c7b8:	d81d      	bhi.n	800c7f6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c7ba:	683b      	ldr	r3, [r7, #0]
 800c7bc:	889b      	ldrh	r3, [r3, #4]
 800c7be:	b2db      	uxtb	r3, r3
 800c7c0:	2b01      	cmp	r3, #1
 800c7c2:	d813      	bhi.n	800c7ec <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c7ca:	689b      	ldr	r3, [r3, #8]
 800c7cc:	6839      	ldr	r1, [r7, #0]
 800c7ce:	6878      	ldr	r0, [r7, #4]
 800c7d0:	4798      	blx	r3
 800c7d2:	4603      	mov	r3, r0
 800c7d4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 800c7d6:	683b      	ldr	r3, [r7, #0]
 800c7d8:	88db      	ldrh	r3, [r3, #6]
 800c7da:	2b00      	cmp	r3, #0
 800c7dc:	d110      	bne.n	800c800 <USBD_StdItfReq+0x74>
 800c7de:	7bfb      	ldrb	r3, [r7, #15]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d10d      	bne.n	800c800 <USBD_StdItfReq+0x74>
        {
          USBD_CtlSendStatus(pdev);
 800c7e4:	6878      	ldr	r0, [r7, #4]
 800c7e6:	f000 fcdf 	bl	800d1a8 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 800c7ea:	e009      	b.n	800c800 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 800c7ec:	6839      	ldr	r1, [r7, #0]
 800c7ee:	6878      	ldr	r0, [r7, #4]
 800c7f0:	f000 fc11 	bl	800d016 <USBD_CtlError>
      break;
 800c7f4:	e004      	b.n	800c800 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 800c7f6:	6839      	ldr	r1, [r7, #0]
 800c7f8:	6878      	ldr	r0, [r7, #4]
 800c7fa:	f000 fc0c 	bl	800d016 <USBD_CtlError>
      break;
 800c7fe:	e000      	b.n	800c802 <USBD_StdItfReq+0x76>
      break;
 800c800:	bf00      	nop
    }
    break;
 800c802:	e004      	b.n	800c80e <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 800c804:	6839      	ldr	r1, [r7, #0]
 800c806:	6878      	ldr	r0, [r7, #4]
 800c808:	f000 fc05 	bl	800d016 <USBD_CtlError>
    break;
 800c80c:	bf00      	nop
  }

  return USBD_OK;
 800c80e:	2300      	movs	r3, #0
}
 800c810:	4618      	mov	r0, r3
 800c812:	3710      	adds	r7, #16
 800c814:	46bd      	mov	sp, r7
 800c816:	bd80      	pop	{r7, pc}

0800c818 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 800c818:	b580      	push	{r7, lr}
 800c81a:	b084      	sub	sp, #16
 800c81c:	af00      	add	r7, sp, #0
 800c81e:	6078      	str	r0, [r7, #4]
 800c820:	6039      	str	r1, [r7, #0]

  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800c822:	2300      	movs	r3, #0
 800c824:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	889b      	ldrh	r3, [r3, #4]
 800c82a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c82c:	683b      	ldr	r3, [r7, #0]
 800c82e:	781b      	ldrb	r3, [r3, #0]
 800c830:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c834:	2b20      	cmp	r3, #32
 800c836:	d004      	beq.n	800c842 <USBD_StdEPReq+0x2a>
 800c838:	2b40      	cmp	r3, #64	; 0x40
 800c83a:	d002      	beq.n	800c842 <USBD_StdEPReq+0x2a>
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d008      	beq.n	800c852 <USBD_StdEPReq+0x3a>
 800c840:	e13b      	b.n	800caba <USBD_StdEPReq+0x2a2>
  {

  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    pdev->pClass->Setup (pdev, req);
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c848:	689b      	ldr	r3, [r3, #8]
 800c84a:	6839      	ldr	r1, [r7, #0]
 800c84c:	6878      	ldr	r0, [r7, #4]
 800c84e:	4798      	blx	r3
    break;
 800c850:	e138      	b.n	800cac4 <USBD_StdEPReq+0x2ac>

  case USB_REQ_TYPE_STANDARD:
    /* Check if it is a class request */
    if ((req->bmRequest & 0x60U) == 0x20U)
 800c852:	683b      	ldr	r3, [r7, #0]
 800c854:	781b      	ldrb	r3, [r3, #0]
 800c856:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800c85a:	2b20      	cmp	r3, #32
 800c85c:	d10a      	bne.n	800c874 <USBD_StdEPReq+0x5c>
    {
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup (pdev, req);
 800c85e:	687b      	ldr	r3, [r7, #4]
 800c860:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800c864:	689b      	ldr	r3, [r3, #8]
 800c866:	6839      	ldr	r1, [r7, #0]
 800c868:	6878      	ldr	r0, [r7, #4]
 800c86a:	4798      	blx	r3
 800c86c:	4603      	mov	r3, r0
 800c86e:	73fb      	strb	r3, [r7, #15]

      return ret;
 800c870:	7bfb      	ldrb	r3, [r7, #15]
 800c872:	e128      	b.n	800cac6 <USBD_StdEPReq+0x2ae>
    }

    switch (req->bRequest)
 800c874:	683b      	ldr	r3, [r7, #0]
 800c876:	785b      	ldrb	r3, [r3, #1]
 800c878:	2b01      	cmp	r3, #1
 800c87a:	d03e      	beq.n	800c8fa <USBD_StdEPReq+0xe2>
 800c87c:	2b03      	cmp	r3, #3
 800c87e:	d002      	beq.n	800c886 <USBD_StdEPReq+0x6e>
 800c880:	2b00      	cmp	r3, #0
 800c882:	d070      	beq.n	800c966 <USBD_StdEPReq+0x14e>
 800c884:	e113      	b.n	800caae <USBD_StdEPReq+0x296>
    {

    case USB_REQ_SET_FEATURE :

      switch (pdev->dev_state)
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c88c:	2b02      	cmp	r3, #2
 800c88e:	d002      	beq.n	800c896 <USBD_StdEPReq+0x7e>
 800c890:	2b03      	cmp	r3, #3
 800c892:	d015      	beq.n	800c8c0 <USBD_StdEPReq+0xa8>
 800c894:	e02b      	b.n	800c8ee <USBD_StdEPReq+0xd6>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c896:	7bbb      	ldrb	r3, [r7, #14]
 800c898:	2b00      	cmp	r3, #0
 800c89a:	d00c      	beq.n	800c8b6 <USBD_StdEPReq+0x9e>
 800c89c:	7bbb      	ldrb	r3, [r7, #14]
 800c89e:	2b80      	cmp	r3, #128	; 0x80
 800c8a0:	d009      	beq.n	800c8b6 <USBD_StdEPReq+0x9e>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800c8a2:	7bbb      	ldrb	r3, [r7, #14]
 800c8a4:	4619      	mov	r1, r3
 800c8a6:	6878      	ldr	r0, [r7, #4]
 800c8a8:	f001 f91c 	bl	800dae4 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800c8ac:	2180      	movs	r1, #128	; 0x80
 800c8ae:	6878      	ldr	r0, [r7, #4]
 800c8b0:	f001 f918 	bl	800dae4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c8b4:	e020      	b.n	800c8f8 <USBD_StdEPReq+0xe0>
          USBD_CtlError(pdev, req);
 800c8b6:	6839      	ldr	r1, [r7, #0]
 800c8b8:	6878      	ldr	r0, [r7, #4]
 800c8ba:	f000 fbac 	bl	800d016 <USBD_CtlError>
        break;
 800c8be:	e01b      	b.n	800c8f8 <USBD_StdEPReq+0xe0>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c8c0:	683b      	ldr	r3, [r7, #0]
 800c8c2:	885b      	ldrh	r3, [r3, #2]
 800c8c4:	2b00      	cmp	r3, #0
 800c8c6:	d10e      	bne.n	800c8e6 <USBD_StdEPReq+0xce>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c8c8:	7bbb      	ldrb	r3, [r7, #14]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d00b      	beq.n	800c8e6 <USBD_StdEPReq+0xce>
 800c8ce:	7bbb      	ldrb	r3, [r7, #14]
 800c8d0:	2b80      	cmp	r3, #128	; 0x80
 800c8d2:	d008      	beq.n	800c8e6 <USBD_StdEPReq+0xce>
 800c8d4:	683b      	ldr	r3, [r7, #0]
 800c8d6:	88db      	ldrh	r3, [r3, #6]
 800c8d8:	2b00      	cmp	r3, #0
 800c8da:	d104      	bne.n	800c8e6 <USBD_StdEPReq+0xce>
          {
            USBD_LL_StallEP(pdev, ep_addr);
 800c8dc:	7bbb      	ldrb	r3, [r7, #14]
 800c8de:	4619      	mov	r1, r3
 800c8e0:	6878      	ldr	r0, [r7, #4]
 800c8e2:	f001 f8ff 	bl	800dae4 <USBD_LL_StallEP>
          }
        }
        USBD_CtlSendStatus(pdev);
 800c8e6:	6878      	ldr	r0, [r7, #4]
 800c8e8:	f000 fc5e 	bl	800d1a8 <USBD_CtlSendStatus>

        break;
 800c8ec:	e004      	b.n	800c8f8 <USBD_StdEPReq+0xe0>

      default:
        USBD_CtlError(pdev, req);
 800c8ee:	6839      	ldr	r1, [r7, #0]
 800c8f0:	6878      	ldr	r0, [r7, #4]
 800c8f2:	f000 fb90 	bl	800d016 <USBD_CtlError>
        break;
 800c8f6:	bf00      	nop
      }
      break;
 800c8f8:	e0de      	b.n	800cab8 <USBD_StdEPReq+0x2a0>

    case USB_REQ_CLEAR_FEATURE :

      switch (pdev->dev_state)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c900:	2b02      	cmp	r3, #2
 800c902:	d002      	beq.n	800c90a <USBD_StdEPReq+0xf2>
 800c904:	2b03      	cmp	r3, #3
 800c906:	d015      	beq.n	800c934 <USBD_StdEPReq+0x11c>
 800c908:	e026      	b.n	800c958 <USBD_StdEPReq+0x140>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c90a:	7bbb      	ldrb	r3, [r7, #14]
 800c90c:	2b00      	cmp	r3, #0
 800c90e:	d00c      	beq.n	800c92a <USBD_StdEPReq+0x112>
 800c910:	7bbb      	ldrb	r3, [r7, #14]
 800c912:	2b80      	cmp	r3, #128	; 0x80
 800c914:	d009      	beq.n	800c92a <USBD_StdEPReq+0x112>
        {
          USBD_LL_StallEP(pdev, ep_addr);
 800c916:	7bbb      	ldrb	r3, [r7, #14]
 800c918:	4619      	mov	r1, r3
 800c91a:	6878      	ldr	r0, [r7, #4]
 800c91c:	f001 f8e2 	bl	800dae4 <USBD_LL_StallEP>
          USBD_LL_StallEP(pdev, 0x80U);
 800c920:	2180      	movs	r1, #128	; 0x80
 800c922:	6878      	ldr	r0, [r7, #4]
 800c924:	f001 f8de 	bl	800dae4 <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 800c928:	e01c      	b.n	800c964 <USBD_StdEPReq+0x14c>
          USBD_CtlError(pdev, req);
 800c92a:	6839      	ldr	r1, [r7, #0]
 800c92c:	6878      	ldr	r0, [r7, #4]
 800c92e:	f000 fb72 	bl	800d016 <USBD_CtlError>
        break;
 800c932:	e017      	b.n	800c964 <USBD_StdEPReq+0x14c>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	885b      	ldrh	r3, [r3, #2]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	d112      	bne.n	800c962 <USBD_StdEPReq+0x14a>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800c93c:	7bbb      	ldrb	r3, [r7, #14]
 800c93e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800c942:	2b00      	cmp	r3, #0
 800c944:	d004      	beq.n	800c950 <USBD_StdEPReq+0x138>
          {
            USBD_LL_ClearStallEP(pdev, ep_addr);
 800c946:	7bbb      	ldrb	r3, [r7, #14]
 800c948:	4619      	mov	r1, r3
 800c94a:	6878      	ldr	r0, [r7, #4]
 800c94c:	f001 f8e9 	bl	800db22 <USBD_LL_ClearStallEP>
          }
          USBD_CtlSendStatus(pdev);
 800c950:	6878      	ldr	r0, [r7, #4]
 800c952:	f000 fc29 	bl	800d1a8 <USBD_CtlSendStatus>
        }
        break;
 800c956:	e004      	b.n	800c962 <USBD_StdEPReq+0x14a>

      default:
        USBD_CtlError(pdev, req);
 800c958:	6839      	ldr	r1, [r7, #0]
 800c95a:	6878      	ldr	r0, [r7, #4]
 800c95c:	f000 fb5b 	bl	800d016 <USBD_CtlError>
        break;
 800c960:	e000      	b.n	800c964 <USBD_StdEPReq+0x14c>
        break;
 800c962:	bf00      	nop
      }
      break;
 800c964:	e0a8      	b.n	800cab8 <USBD_StdEPReq+0x2a0>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800c96c:	2b02      	cmp	r3, #2
 800c96e:	d002      	beq.n	800c976 <USBD_StdEPReq+0x15e>
 800c970:	2b03      	cmp	r3, #3
 800c972:	d031      	beq.n	800c9d8 <USBD_StdEPReq+0x1c0>
 800c974:	e095      	b.n	800caa2 <USBD_StdEPReq+0x28a>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c976:	7bbb      	ldrb	r3, [r7, #14]
 800c978:	2b00      	cmp	r3, #0
 800c97a:	d007      	beq.n	800c98c <USBD_StdEPReq+0x174>
 800c97c:	7bbb      	ldrb	r3, [r7, #14]
 800c97e:	2b80      	cmp	r3, #128	; 0x80
 800c980:	d004      	beq.n	800c98c <USBD_StdEPReq+0x174>
        {
          USBD_CtlError(pdev, req);
 800c982:	6839      	ldr	r1, [r7, #0]
 800c984:	6878      	ldr	r0, [r7, #4]
 800c986:	f000 fb46 	bl	800d016 <USBD_CtlError>
          break;
 800c98a:	e08f      	b.n	800caac <USBD_StdEPReq+0x294>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800c98c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c990:	2b00      	cmp	r3, #0
 800c992:	da0b      	bge.n	800c9ac <USBD_StdEPReq+0x194>
 800c994:	7bbb      	ldrb	r3, [r7, #14]
 800c996:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c99a:	4613      	mov	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4413      	add	r3, r2
 800c9a0:	009b      	lsls	r3, r3, #2
 800c9a2:	3310      	adds	r3, #16
 800c9a4:	687a      	ldr	r2, [r7, #4]
 800c9a6:	4413      	add	r3, r2
 800c9a8:	3304      	adds	r3, #4
 800c9aa:	e00a      	b.n	800c9c2 <USBD_StdEPReq+0x1aa>
          &pdev->ep_out[ep_addr & 0x7FU];
 800c9ac:	7bbb      	ldrb	r3, [r7, #14]
 800c9ae:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800c9b2:	4613      	mov	r3, r2
 800c9b4:	009b      	lsls	r3, r3, #2
 800c9b6:	4413      	add	r3, r2
 800c9b8:	009b      	lsls	r3, r3, #2
 800c9ba:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800c9be:	687a      	ldr	r2, [r7, #4]
 800c9c0:	4413      	add	r3, r2
 800c9c2:	60bb      	str	r3, [r7, #8]

          pep->status = 0x0000U;
 800c9c4:	68bb      	ldr	r3, [r7, #8]
 800c9c6:	2200      	movs	r2, #0
 800c9c8:	601a      	str	r2, [r3, #0]

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800c9ca:	68bb      	ldr	r3, [r7, #8]
 800c9cc:	2202      	movs	r2, #2
 800c9ce:	4619      	mov	r1, r3
 800c9d0:	6878      	ldr	r0, [r7, #4]
 800c9d2:	f000 fb8b 	bl	800d0ec <USBD_CtlSendData>
          break;
 800c9d6:	e069      	b.n	800caac <USBD_StdEPReq+0x294>

      case USBD_STATE_CONFIGURED:
        if((ep_addr & 0x80U) == 0x80U)
 800c9d8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	da11      	bge.n	800ca04 <USBD_StdEPReq+0x1ec>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c9e0:	7bbb      	ldrb	r3, [r7, #14]
 800c9e2:	f003 020f 	and.w	r2, r3, #15
 800c9e6:	6879      	ldr	r1, [r7, #4]
 800c9e8:	4613      	mov	r3, r2
 800c9ea:	009b      	lsls	r3, r3, #2
 800c9ec:	4413      	add	r3, r2
 800c9ee:	009b      	lsls	r3, r3, #2
 800c9f0:	440b      	add	r3, r1
 800c9f2:	3318      	adds	r3, #24
 800c9f4:	681b      	ldr	r3, [r3, #0]
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d117      	bne.n	800ca2a <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800c9fa:	6839      	ldr	r1, [r7, #0]
 800c9fc:	6878      	ldr	r0, [r7, #4]
 800c9fe:	f000 fb0a 	bl	800d016 <USBD_CtlError>
            break;
 800ca02:	e053      	b.n	800caac <USBD_StdEPReq+0x294>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800ca04:	7bbb      	ldrb	r3, [r7, #14]
 800ca06:	f003 020f 	and.w	r2, r3, #15
 800ca0a:	6879      	ldr	r1, [r7, #4]
 800ca0c:	4613      	mov	r3, r2
 800ca0e:	009b      	lsls	r3, r3, #2
 800ca10:	4413      	add	r3, r2
 800ca12:	009b      	lsls	r3, r3, #2
 800ca14:	440b      	add	r3, r1
 800ca16:	f503 73a2 	add.w	r3, r3, #324	; 0x144
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d104      	bne.n	800ca2a <USBD_StdEPReq+0x212>
          {
            USBD_CtlError(pdev, req);
 800ca20:	6839      	ldr	r1, [r7, #0]
 800ca22:	6878      	ldr	r0, [r7, #4]
 800ca24:	f000 faf7 	bl	800d016 <USBD_CtlError>
            break;
 800ca28:	e040      	b.n	800caac <USBD_StdEPReq+0x294>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800ca2a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	da0b      	bge.n	800ca4a <USBD_StdEPReq+0x232>
 800ca32:	7bbb      	ldrb	r3, [r7, #14]
 800ca34:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ca38:	4613      	mov	r3, r2
 800ca3a:	009b      	lsls	r3, r3, #2
 800ca3c:	4413      	add	r3, r2
 800ca3e:	009b      	lsls	r3, r3, #2
 800ca40:	3310      	adds	r3, #16
 800ca42:	687a      	ldr	r2, [r7, #4]
 800ca44:	4413      	add	r3, r2
 800ca46:	3304      	adds	r3, #4
 800ca48:	e00a      	b.n	800ca60 <USBD_StdEPReq+0x248>
          &pdev->ep_out[ep_addr & 0x7FU];
 800ca4a:	7bbb      	ldrb	r3, [r7, #14]
 800ca4c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU]:\
 800ca50:	4613      	mov	r3, r2
 800ca52:	009b      	lsls	r3, r3, #2
 800ca54:	4413      	add	r3, r2
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	f503 73a0 	add.w	r3, r3, #320	; 0x140
 800ca5c:	687a      	ldr	r2, [r7, #4]
 800ca5e:	4413      	add	r3, r2
 800ca60:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ca62:	7bbb      	ldrb	r3, [r7, #14]
 800ca64:	2b00      	cmp	r3, #0
 800ca66:	d002      	beq.n	800ca6e <USBD_StdEPReq+0x256>
 800ca68:	7bbb      	ldrb	r3, [r7, #14]
 800ca6a:	2b80      	cmp	r3, #128	; 0x80
 800ca6c:	d103      	bne.n	800ca76 <USBD_StdEPReq+0x25e>
          {
            pep->status = 0x0000U;
 800ca6e:	68bb      	ldr	r3, [r7, #8]
 800ca70:	2200      	movs	r2, #0
 800ca72:	601a      	str	r2, [r3, #0]
 800ca74:	e00e      	b.n	800ca94 <USBD_StdEPReq+0x27c>
          }
          else if(USBD_LL_IsStallEP(pdev, ep_addr))
 800ca76:	7bbb      	ldrb	r3, [r7, #14]
 800ca78:	4619      	mov	r1, r3
 800ca7a:	6878      	ldr	r0, [r7, #4]
 800ca7c:	f001 f870 	bl	800db60 <USBD_LL_IsStallEP>
 800ca80:	4603      	mov	r3, r0
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d003      	beq.n	800ca8e <USBD_StdEPReq+0x276>
          {
            pep->status = 0x0001U;
 800ca86:	68bb      	ldr	r3, [r7, #8]
 800ca88:	2201      	movs	r2, #1
 800ca8a:	601a      	str	r2, [r3, #0]
 800ca8c:	e002      	b.n	800ca94 <USBD_StdEPReq+0x27c>
          }
          else
          {
            pep->status = 0x0000U;
 800ca8e:	68bb      	ldr	r3, [r7, #8]
 800ca90:	2200      	movs	r2, #0
 800ca92:	601a      	str	r2, [r3, #0]
          }

          USBD_CtlSendData (pdev, (uint8_t *)(void *)&pep->status, 2U);
 800ca94:	68bb      	ldr	r3, [r7, #8]
 800ca96:	2202      	movs	r2, #2
 800ca98:	4619      	mov	r1, r3
 800ca9a:	6878      	ldr	r0, [r7, #4]
 800ca9c:	f000 fb26 	bl	800d0ec <USBD_CtlSendData>
          break;
 800caa0:	e004      	b.n	800caac <USBD_StdEPReq+0x294>

      default:
        USBD_CtlError(pdev, req);
 800caa2:	6839      	ldr	r1, [r7, #0]
 800caa4:	6878      	ldr	r0, [r7, #4]
 800caa6:	f000 fab6 	bl	800d016 <USBD_CtlError>
        break;
 800caaa:	bf00      	nop
      }
      break;
 800caac:	e004      	b.n	800cab8 <USBD_StdEPReq+0x2a0>

    default:
      USBD_CtlError(pdev, req);
 800caae:	6839      	ldr	r1, [r7, #0]
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f000 fab0 	bl	800d016 <USBD_CtlError>
      break;
 800cab6:	bf00      	nop
    }
    break;
 800cab8:	e004      	b.n	800cac4 <USBD_StdEPReq+0x2ac>

  default:
    USBD_CtlError(pdev, req);
 800caba:	6839      	ldr	r1, [r7, #0]
 800cabc:	6878      	ldr	r0, [r7, #4]
 800cabe:	f000 faaa 	bl	800d016 <USBD_CtlError>
    break;
 800cac2:	bf00      	nop
  }

  return ret;
 800cac4:	7bfb      	ldrb	r3, [r7, #15]
}
 800cac6:	4618      	mov	r0, r3
 800cac8:	3710      	adds	r7, #16
 800caca:	46bd      	mov	sp, r7
 800cacc:	bd80      	pop	{r7, pc}
	...

0800cad0 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev ,
                               USBD_SetupReqTypedef *req)
{
 800cad0:	b580      	push	{r7, lr}
 800cad2:	b084      	sub	sp, #16
 800cad4:	af00      	add	r7, sp, #0
 800cad6:	6078      	str	r0, [r7, #4]
 800cad8:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;


  switch (req->wValue >> 8)
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	885b      	ldrh	r3, [r3, #2]
 800cade:	0a1b      	lsrs	r3, r3, #8
 800cae0:	b29b      	uxth	r3, r3
 800cae2:	3b01      	subs	r3, #1
 800cae4:	2b06      	cmp	r3, #6
 800cae6:	f200 80c9 	bhi.w	800cc7c <USBD_GetDescriptor+0x1ac>
 800caea:	a201      	add	r2, pc, #4	; (adr r2, 800caf0 <USBD_GetDescriptor+0x20>)
 800caec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800caf0:	0800cb0d 	.word	0x0800cb0d
 800caf4:	0800cb25 	.word	0x0800cb25
 800caf8:	0800cb65 	.word	0x0800cb65
 800cafc:	0800cc7d 	.word	0x0800cc7d
 800cb00:	0800cc7d 	.word	0x0800cc7d
 800cb04:	0800cc29 	.word	0x0800cc29
 800cb08:	0800cc4f 	.word	0x0800cc4f
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800cb0c:	687b      	ldr	r3, [r7, #4]
 800cb0e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	687a      	ldr	r2, [r7, #4]
 800cb16:	7c12      	ldrb	r2, [r2, #16]
 800cb18:	f107 010a 	add.w	r1, r7, #10
 800cb1c:	4610      	mov	r0, r2
 800cb1e:	4798      	blx	r3
 800cb20:	60f8      	str	r0, [r7, #12]
    break;
 800cb22:	e0b0      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH )
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	7c1b      	ldrb	r3, [r3, #16]
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d10d      	bne.n	800cb48 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 800cb2c:	687b      	ldr	r3, [r7, #4]
 800cb2e:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb34:	f107 020a 	add.w	r2, r7, #10
 800cb38:	4610      	mov	r0, r2
 800cb3a:	4798      	blx	r3
 800cb3c:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	3301      	adds	r3, #1
 800cb42:	2202      	movs	r2, #2
 800cb44:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800cb46:	e09e      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cb4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cb50:	f107 020a 	add.w	r2, r7, #10
 800cb54:	4610      	mov	r0, r2
 800cb56:	4798      	blx	r3
 800cb58:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800cb5a:	68fb      	ldr	r3, [r7, #12]
 800cb5c:	3301      	adds	r3, #1
 800cb5e:	2202      	movs	r2, #2
 800cb60:	701a      	strb	r2, [r3, #0]
    break;
 800cb62:	e090      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800cb64:	683b      	ldr	r3, [r7, #0]
 800cb66:	885b      	ldrh	r3, [r3, #2]
 800cb68:	b2db      	uxtb	r3, r3
 800cb6a:	2b05      	cmp	r3, #5
 800cb6c:	d856      	bhi.n	800cc1c <USBD_GetDescriptor+0x14c>
 800cb6e:	a201      	add	r2, pc, #4	; (adr r2, 800cb74 <USBD_GetDescriptor+0xa4>)
 800cb70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb74:	0800cb8d 	.word	0x0800cb8d
 800cb78:	0800cba5 	.word	0x0800cba5
 800cb7c:	0800cbbd 	.word	0x0800cbbd
 800cb80:	0800cbd5 	.word	0x0800cbd5
 800cb84:	0800cbed 	.word	0x0800cbed
 800cb88:	0800cc05 	.word	0x0800cc05
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800cb8c:	687b      	ldr	r3, [r7, #4]
 800cb8e:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cb92:	685b      	ldr	r3, [r3, #4]
 800cb94:	687a      	ldr	r2, [r7, #4]
 800cb96:	7c12      	ldrb	r2, [r2, #16]
 800cb98:	f107 010a 	add.w	r1, r7, #10
 800cb9c:	4610      	mov	r0, r2
 800cb9e:	4798      	blx	r3
 800cba0:	60f8      	str	r0, [r7, #12]
      break;
 800cba2:	e040      	b.n	800cc26 <USBD_GetDescriptor+0x156>

    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cbaa:	689b      	ldr	r3, [r3, #8]
 800cbac:	687a      	ldr	r2, [r7, #4]
 800cbae:	7c12      	ldrb	r2, [r2, #16]
 800cbb0:	f107 010a 	add.w	r1, r7, #10
 800cbb4:	4610      	mov	r0, r2
 800cbb6:	4798      	blx	r3
 800cbb8:	60f8      	str	r0, [r7, #12]
      break;
 800cbba:	e034      	b.n	800cc26 <USBD_GetDescriptor+0x156>

    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cbc2:	68db      	ldr	r3, [r3, #12]
 800cbc4:	687a      	ldr	r2, [r7, #4]
 800cbc6:	7c12      	ldrb	r2, [r2, #16]
 800cbc8:	f107 010a 	add.w	r1, r7, #10
 800cbcc:	4610      	mov	r0, r2
 800cbce:	4798      	blx	r3
 800cbd0:	60f8      	str	r0, [r7, #12]
      break;
 800cbd2:	e028      	b.n	800cc26 <USBD_GetDescriptor+0x156>

    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800cbd4:	687b      	ldr	r3, [r7, #4]
 800cbd6:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cbda:	691b      	ldr	r3, [r3, #16]
 800cbdc:	687a      	ldr	r2, [r7, #4]
 800cbde:	7c12      	ldrb	r2, [r2, #16]
 800cbe0:	f107 010a 	add.w	r1, r7, #10
 800cbe4:	4610      	mov	r0, r2
 800cbe6:	4798      	blx	r3
 800cbe8:	60f8      	str	r0, [r7, #12]
      break;
 800cbea:	e01c      	b.n	800cc26 <USBD_GetDescriptor+0x156>

    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cbf2:	695b      	ldr	r3, [r3, #20]
 800cbf4:	687a      	ldr	r2, [r7, #4]
 800cbf6:	7c12      	ldrb	r2, [r2, #16]
 800cbf8:	f107 010a 	add.w	r1, r7, #10
 800cbfc:	4610      	mov	r0, r2
 800cbfe:	4798      	blx	r3
 800cc00:	60f8      	str	r0, [r7, #12]
      break;
 800cc02:	e010      	b.n	800cc26 <USBD_GetDescriptor+0x156>

    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800cc04:	687b      	ldr	r3, [r7, #4]
 800cc06:	f8d3 3288 	ldr.w	r3, [r3, #648]	; 0x288
 800cc0a:	699b      	ldr	r3, [r3, #24]
 800cc0c:	687a      	ldr	r2, [r7, #4]
 800cc0e:	7c12      	ldrb	r2, [r2, #16]
 800cc10:	f107 010a 	add.w	r1, r7, #10
 800cc14:	4610      	mov	r0, r2
 800cc16:	4798      	blx	r3
 800cc18:	60f8      	str	r0, [r7, #12]
      break;
 800cc1a:	e004      	b.n	800cc26 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1U)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else
       USBD_CtlError(pdev , req);
 800cc1c:	6839      	ldr	r1, [r7, #0]
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 f9f9 	bl	800d016 <USBD_CtlError>
      return;
 800cc24:	e04b      	b.n	800ccbe <USBD_GetDescriptor+0x1ee>
#endif
    }
    break;
 800cc26:	e02e      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:

    if(pdev->dev_speed == USBD_SPEED_HIGH)
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	7c1b      	ldrb	r3, [r3, #16]
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d109      	bne.n	800cc44 <USBD_GetDescriptor+0x174>
    {
      pbuf = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800cc30:	687b      	ldr	r3, [r7, #4]
 800cc32:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc36:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800cc38:	f107 020a 	add.w	r2, r7, #10
 800cc3c:	4610      	mov	r0, r2
 800cc3e:	4798      	blx	r3
 800cc40:	60f8      	str	r0, [r7, #12]
      break;
 800cc42:	e020      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800cc44:	6839      	ldr	r1, [r7, #0]
 800cc46:	6878      	ldr	r0, [r7, #4]
 800cc48:	f000 f9e5 	bl	800d016 <USBD_CtlError>
      return;
 800cc4c:	e037      	b.n	800ccbe <USBD_GetDescriptor+0x1ee>
    }

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	7c1b      	ldrb	r3, [r3, #16]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d10d      	bne.n	800cc72 <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	f8d3 328c 	ldr.w	r3, [r3, #652]	; 0x28c
 800cc5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc5e:	f107 020a 	add.w	r2, r7, #10
 800cc62:	4610      	mov	r0, r2
 800cc64:	4798      	blx	r3
 800cc66:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	3301      	adds	r3, #1
 800cc6c:	2207      	movs	r2, #7
 800cc6e:	701a      	strb	r2, [r3, #0]
      break;
 800cc70:	e009      	b.n	800cc86 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 800cc72:	6839      	ldr	r1, [r7, #0]
 800cc74:	6878      	ldr	r0, [r7, #4]
 800cc76:	f000 f9ce 	bl	800d016 <USBD_CtlError>
      return;
 800cc7a:	e020      	b.n	800ccbe <USBD_GetDescriptor+0x1ee>
    }

  default:
     USBD_CtlError(pdev , req);
 800cc7c:	6839      	ldr	r1, [r7, #0]
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 f9c9 	bl	800d016 <USBD_CtlError>
    return;
 800cc84:	e01b      	b.n	800ccbe <USBD_GetDescriptor+0x1ee>
  }

  if((len != 0U) && (req->wLength != 0U))
 800cc86:	897b      	ldrh	r3, [r7, #10]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d011      	beq.n	800ccb0 <USBD_GetDescriptor+0x1e0>
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	88db      	ldrh	r3, [r3, #6]
 800cc90:	2b00      	cmp	r3, #0
 800cc92:	d00d      	beq.n	800ccb0 <USBD_GetDescriptor+0x1e0>
  {

    len = MIN(len, req->wLength);
 800cc94:	683b      	ldr	r3, [r7, #0]
 800cc96:	88da      	ldrh	r2, [r3, #6]
 800cc98:	897b      	ldrh	r3, [r7, #10]
 800cc9a:	4293      	cmp	r3, r2
 800cc9c:	bf28      	it	cs
 800cc9e:	4613      	movcs	r3, r2
 800cca0:	b29b      	uxth	r3, r3
 800cca2:	817b      	strh	r3, [r7, #10]

    USBD_CtlSendData (pdev, pbuf, len);
 800cca4:	897b      	ldrh	r3, [r7, #10]
 800cca6:	461a      	mov	r2, r3
 800cca8:	68f9      	ldr	r1, [r7, #12]
 800ccaa:	6878      	ldr	r0, [r7, #4]
 800ccac:	f000 fa1e 	bl	800d0ec <USBD_CtlSendData>
  }

  if(req->wLength == 0U)
 800ccb0:	683b      	ldr	r3, [r7, #0]
 800ccb2:	88db      	ldrh	r3, [r3, #6]
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d102      	bne.n	800ccbe <USBD_GetDescriptor+0x1ee>
  {
   USBD_CtlSendStatus(pdev);
 800ccb8:	6878      	ldr	r0, [r7, #4]
 800ccba:	f000 fa75 	bl	800d1a8 <USBD_CtlSendStatus>
  }
}
 800ccbe:	3710      	adds	r7, #16
 800ccc0:	46bd      	mov	sp, r7
 800ccc2:	bd80      	pop	{r7, pc}

0800ccc4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800ccc4:	b580      	push	{r7, lr}
 800ccc6:	b084      	sub	sp, #16
 800ccc8:	af00      	add	r7, sp, #0
 800ccca:	6078      	str	r0, [r7, #4]
 800cccc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800ccce:	683b      	ldr	r3, [r7, #0]
 800ccd0:	889b      	ldrh	r3, [r3, #4]
 800ccd2:	2b00      	cmp	r3, #0
 800ccd4:	d130      	bne.n	800cd38 <USBD_SetAddress+0x74>
 800ccd6:	683b      	ldr	r3, [r7, #0]
 800ccd8:	88db      	ldrh	r3, [r3, #6]
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	d12c      	bne.n	800cd38 <USBD_SetAddress+0x74>
 800ccde:	683b      	ldr	r3, [r7, #0]
 800cce0:	885b      	ldrh	r3, [r3, #2]
 800cce2:	2b7f      	cmp	r3, #127	; 0x7f
 800cce4:	d828      	bhi.n	800cd38 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800cce6:	683b      	ldr	r3, [r7, #0]
 800cce8:	885b      	ldrh	r3, [r3, #2]
 800ccea:	b2db      	uxtb	r3, r3
 800ccec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ccf0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ccf2:	687b      	ldr	r3, [r7, #4]
 800ccf4:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ccf8:	2b03      	cmp	r3, #3
 800ccfa:	d104      	bne.n	800cd06 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev , req);
 800ccfc:	6839      	ldr	r1, [r7, #0]
 800ccfe:	6878      	ldr	r0, [r7, #4]
 800cd00:	f000 f989 	bl	800d016 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd04:	e01c      	b.n	800cd40 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	7bfa      	ldrb	r2, [r7, #15]
 800cd0a:	f883 2276 	strb.w	r2, [r3, #630]	; 0x276
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800cd0e:	7bfb      	ldrb	r3, [r7, #15]
 800cd10:	4619      	mov	r1, r3
 800cd12:	6878      	ldr	r0, [r7, #4]
 800cd14:	f000 ff50 	bl	800dbb8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800cd18:	6878      	ldr	r0, [r7, #4]
 800cd1a:	f000 fa45 	bl	800d1a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800cd1e:	7bfb      	ldrb	r3, [r7, #15]
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d004      	beq.n	800cd2e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cd24:	687b      	ldr	r3, [r7, #4]
 800cd26:	2202      	movs	r2, #2
 800cd28:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd2c:	e008      	b.n	800cd40 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2201      	movs	r2, #1
 800cd32:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800cd36:	e003      	b.n	800cd40 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800cd38:	6839      	ldr	r1, [r7, #0]
 800cd3a:	6878      	ldr	r0, [r7, #4]
 800cd3c:	f000 f96b 	bl	800d016 <USBD_CtlError>
  }
}
 800cd40:	bf00      	nop
 800cd42:	3710      	adds	r7, #16
 800cd44:	46bd      	mov	sp, r7
 800cd46:	bd80      	pop	{r7, pc}

0800cd48 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd48:	b580      	push	{r7, lr}
 800cd4a:	b082      	sub	sp, #8
 800cd4c:	af00      	add	r7, sp, #0
 800cd4e:	6078      	str	r0, [r7, #4]
 800cd50:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800cd52:	683b      	ldr	r3, [r7, #0]
 800cd54:	885b      	ldrh	r3, [r3, #2]
 800cd56:	b2da      	uxtb	r2, r3
 800cd58:	4b41      	ldr	r3, [pc, #260]	; (800ce60 <USBD_SetConfig+0x118>)
 800cd5a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800cd5c:	4b40      	ldr	r3, [pc, #256]	; (800ce60 <USBD_SetConfig+0x118>)
 800cd5e:	781b      	ldrb	r3, [r3, #0]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d904      	bls.n	800cd6e <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800cd64:	6839      	ldr	r1, [r7, #0]
 800cd66:	6878      	ldr	r0, [r7, #4]
 800cd68:	f000 f955 	bl	800d016 <USBD_CtlError>
 800cd6c:	e075      	b.n	800ce5a <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cd74:	2b02      	cmp	r3, #2
 800cd76:	d002      	beq.n	800cd7e <USBD_SetConfig+0x36>
 800cd78:	2b03      	cmp	r3, #3
 800cd7a:	d023      	beq.n	800cdc4 <USBD_SetConfig+0x7c>
 800cd7c:	e062      	b.n	800ce44 <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx)
 800cd7e:	4b38      	ldr	r3, [pc, #224]	; (800ce60 <USBD_SetConfig+0x118>)
 800cd80:	781b      	ldrb	r3, [r3, #0]
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d01a      	beq.n	800cdbc <USBD_SetConfig+0x74>
      {
        pdev->dev_config = cfgidx;
 800cd86:	4b36      	ldr	r3, [pc, #216]	; (800ce60 <USBD_SetConfig+0x118>)
 800cd88:	781b      	ldrb	r3, [r3, #0]
 800cd8a:	461a      	mov	r2, r3
 800cd8c:	687b      	ldr	r3, [r7, #4]
 800cd8e:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	2203      	movs	r2, #3
 800cd94:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800cd98:	4b31      	ldr	r3, [pc, #196]	; (800ce60 <USBD_SetConfig+0x118>)
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	4619      	mov	r1, r3
 800cd9e:	6878      	ldr	r0, [r7, #4]
 800cda0:	f7ff fa2a 	bl	800c1f8 <USBD_SetClassConfig>
 800cda4:	4603      	mov	r3, r0
 800cda6:	2b02      	cmp	r3, #2
 800cda8:	d104      	bne.n	800cdb4 <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev, req);
 800cdaa:	6839      	ldr	r1, [r7, #0]
 800cdac:	6878      	ldr	r0, [r7, #4]
 800cdae:	f000 f932 	bl	800d016 <USBD_CtlError>
          return;
 800cdb2:	e052      	b.n	800ce5a <USBD_SetConfig+0x112>
        }
        USBD_CtlSendStatus(pdev);
 800cdb4:	6878      	ldr	r0, [r7, #4]
 800cdb6:	f000 f9f7 	bl	800d1a8 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800cdba:	e04e      	b.n	800ce5a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800cdbc:	6878      	ldr	r0, [r7, #4]
 800cdbe:	f000 f9f3 	bl	800d1a8 <USBD_CtlSendStatus>
      break;
 800cdc2:	e04a      	b.n	800ce5a <USBD_SetConfig+0x112>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800cdc4:	4b26      	ldr	r3, [pc, #152]	; (800ce60 <USBD_SetConfig+0x118>)
 800cdc6:	781b      	ldrb	r3, [r3, #0]
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	d112      	bne.n	800cdf2 <USBD_SetConfig+0xaa>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2202      	movs	r2, #2
 800cdd0:	f883 2274 	strb.w	r2, [r3, #628]	; 0x274
        pdev->dev_config = cfgidx;
 800cdd4:	4b22      	ldr	r3, [pc, #136]	; (800ce60 <USBD_SetConfig+0x118>)
 800cdd6:	781b      	ldrb	r3, [r3, #0]
 800cdd8:	461a      	mov	r2, r3
 800cdda:	687b      	ldr	r3, [r7, #4]
 800cddc:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev, cfgidx);
 800cdde:	4b20      	ldr	r3, [pc, #128]	; (800ce60 <USBD_SetConfig+0x118>)
 800cde0:	781b      	ldrb	r3, [r3, #0]
 800cde2:	4619      	mov	r1, r3
 800cde4:	6878      	ldr	r0, [r7, #4]
 800cde6:	f7ff fa26 	bl	800c236 <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f000 f9dc 	bl	800d1a8 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 800cdf0:	e033      	b.n	800ce5a <USBD_SetConfig+0x112>
      else if (cfgidx != pdev->dev_config)
 800cdf2:	4b1b      	ldr	r3, [pc, #108]	; (800ce60 <USBD_SetConfig+0x118>)
 800cdf4:	781b      	ldrb	r3, [r3, #0]
 800cdf6:	461a      	mov	r2, r3
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	685b      	ldr	r3, [r3, #4]
 800cdfc:	429a      	cmp	r2, r3
 800cdfe:	d01d      	beq.n	800ce3c <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	685b      	ldr	r3, [r3, #4]
 800ce04:	b2db      	uxtb	r3, r3
 800ce06:	4619      	mov	r1, r3
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f7ff fa14 	bl	800c236 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ce0e:	4b14      	ldr	r3, [pc, #80]	; (800ce60 <USBD_SetConfig+0x118>)
 800ce10:	781b      	ldrb	r3, [r3, #0]
 800ce12:	461a      	mov	r2, r3
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ce18:	4b11      	ldr	r3, [pc, #68]	; (800ce60 <USBD_SetConfig+0x118>)
 800ce1a:	781b      	ldrb	r3, [r3, #0]
 800ce1c:	4619      	mov	r1, r3
 800ce1e:	6878      	ldr	r0, [r7, #4]
 800ce20:	f7ff f9ea 	bl	800c1f8 <USBD_SetClassConfig>
 800ce24:	4603      	mov	r3, r0
 800ce26:	2b02      	cmp	r3, #2
 800ce28:	d104      	bne.n	800ce34 <USBD_SetConfig+0xec>
          USBD_CtlError(pdev, req);
 800ce2a:	6839      	ldr	r1, [r7, #0]
 800ce2c:	6878      	ldr	r0, [r7, #4]
 800ce2e:	f000 f8f2 	bl	800d016 <USBD_CtlError>
          return;
 800ce32:	e012      	b.n	800ce5a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ce34:	6878      	ldr	r0, [r7, #4]
 800ce36:	f000 f9b7 	bl	800d1a8 <USBD_CtlSendStatus>
      break;
 800ce3a:	e00e      	b.n	800ce5a <USBD_SetConfig+0x112>
        USBD_CtlSendStatus(pdev);
 800ce3c:	6878      	ldr	r0, [r7, #4]
 800ce3e:	f000 f9b3 	bl	800d1a8 <USBD_CtlSendStatus>
      break;
 800ce42:	e00a      	b.n	800ce5a <USBD_SetConfig+0x112>

    default:
      USBD_CtlError(pdev, req);
 800ce44:	6839      	ldr	r1, [r7, #0]
 800ce46:	6878      	ldr	r0, [r7, #4]
 800ce48:	f000 f8e5 	bl	800d016 <USBD_CtlError>
      USBD_ClrClassConfig(pdev, cfgidx);
 800ce4c:	4b04      	ldr	r3, [pc, #16]	; (800ce60 <USBD_SetConfig+0x118>)
 800ce4e:	781b      	ldrb	r3, [r3, #0]
 800ce50:	4619      	mov	r1, r3
 800ce52:	6878      	ldr	r0, [r7, #4]
 800ce54:	f7ff f9ef 	bl	800c236 <USBD_ClrClassConfig>
      break;
 800ce58:	bf00      	nop
    }
  }
}
 800ce5a:	3708      	adds	r7, #8
 800ce5c:	46bd      	mov	sp, r7
 800ce5e:	bd80      	pop	{r7, pc}
 800ce60:	20000984 	.word	0x20000984

0800ce64 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ce64:	b580      	push	{r7, lr}
 800ce66:	b082      	sub	sp, #8
 800ce68:	af00      	add	r7, sp, #0
 800ce6a:	6078      	str	r0, [r7, #4]
 800ce6c:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	88db      	ldrh	r3, [r3, #6]
 800ce72:	2b01      	cmp	r3, #1
 800ce74:	d004      	beq.n	800ce80 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev , req);
 800ce76:	6839      	ldr	r1, [r7, #0]
 800ce78:	6878      	ldr	r0, [r7, #4]
 800ce7a:	f000 f8cc 	bl	800d016 <USBD_CtlError>
    default:
      USBD_CtlError(pdev , req);
      break;
    }
  }
}
 800ce7e:	e021      	b.n	800cec4 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800ce80:	687b      	ldr	r3, [r7, #4]
 800ce82:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800ce86:	2b01      	cmp	r3, #1
 800ce88:	db17      	blt.n	800ceba <USBD_GetConfig+0x56>
 800ce8a:	2b02      	cmp	r3, #2
 800ce8c:	dd02      	ble.n	800ce94 <USBD_GetConfig+0x30>
 800ce8e:	2b03      	cmp	r3, #3
 800ce90:	d00b      	beq.n	800ceaa <USBD_GetConfig+0x46>
 800ce92:	e012      	b.n	800ceba <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800ce94:	687b      	ldr	r3, [r7, #4]
 800ce96:	2200      	movs	r2, #0
 800ce98:	609a      	str	r2, [r3, #8]
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800ce9a:	687b      	ldr	r3, [r7, #4]
 800ce9c:	3308      	adds	r3, #8
 800ce9e:	2201      	movs	r2, #1
 800cea0:	4619      	mov	r1, r3
 800cea2:	6878      	ldr	r0, [r7, #4]
 800cea4:	f000 f922 	bl	800d0ec <USBD_CtlSendData>
      break;
 800cea8:	e00c      	b.n	800cec4 <USBD_GetConfig+0x60>
      USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	3304      	adds	r3, #4
 800ceae:	2201      	movs	r2, #1
 800ceb0:	4619      	mov	r1, r3
 800ceb2:	6878      	ldr	r0, [r7, #4]
 800ceb4:	f000 f91a 	bl	800d0ec <USBD_CtlSendData>
      break;
 800ceb8:	e004      	b.n	800cec4 <USBD_GetConfig+0x60>
      USBD_CtlError(pdev , req);
 800ceba:	6839      	ldr	r1, [r7, #0]
 800cebc:	6878      	ldr	r0, [r7, #4]
 800cebe:	f000 f8aa 	bl	800d016 <USBD_CtlError>
      break;
 800cec2:	bf00      	nop
}
 800cec4:	bf00      	nop
 800cec6:	3708      	adds	r7, #8
 800cec8:	46bd      	mov	sp, r7
 800ceca:	bd80      	pop	{r7, pc}

0800cecc <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cecc:	b580      	push	{r7, lr}
 800cece:	b082      	sub	sp, #8
 800ced0:	af00      	add	r7, sp, #0
 800ced2:	6078      	str	r0, [r7, #4]
 800ced4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cedc:	3b01      	subs	r3, #1
 800cede:	2b02      	cmp	r3, #2
 800cee0:	d81e      	bhi.n	800cf20 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if(req->wLength != 0x2U)
 800cee2:	683b      	ldr	r3, [r7, #0]
 800cee4:	88db      	ldrh	r3, [r3, #6]
 800cee6:	2b02      	cmp	r3, #2
 800cee8:	d004      	beq.n	800cef4 <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800ceea:	6839      	ldr	r1, [r7, #0]
 800ceec:	6878      	ldr	r0, [r7, #4]
 800ceee:	f000 f892 	bl	800d016 <USBD_CtlError>
      break;
 800cef2:	e01a      	b.n	800cf2a <USBD_GetStatus+0x5e>
    }

#if ( USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	2201      	movs	r2, #1
 800cef8:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	f8d3 327c 	ldr.w	r3, [r3, #636]	; 0x27c
 800cf00:	2b00      	cmp	r3, #0
 800cf02:	d005      	beq.n	800cf10 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	68db      	ldr	r3, [r3, #12]
 800cf08:	f043 0202 	orr.w	r2, r3, #2
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	60da      	str	r2, [r3, #12]
    }

    USBD_CtlSendData (pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800cf10:	687b      	ldr	r3, [r7, #4]
 800cf12:	330c      	adds	r3, #12
 800cf14:	2202      	movs	r2, #2
 800cf16:	4619      	mov	r1, r3
 800cf18:	6878      	ldr	r0, [r7, #4]
 800cf1a:	f000 f8e7 	bl	800d0ec <USBD_CtlSendData>
    break;
 800cf1e:	e004      	b.n	800cf2a <USBD_GetStatus+0x5e>

  default :
    USBD_CtlError(pdev , req);
 800cf20:	6839      	ldr	r1, [r7, #0]
 800cf22:	6878      	ldr	r0, [r7, #4]
 800cf24:	f000 f877 	bl	800d016 <USBD_CtlError>
    break;
 800cf28:	bf00      	nop
  }
}
 800cf2a:	bf00      	nop
 800cf2c:	3708      	adds	r7, #8
 800cf2e:	46bd      	mov	sp, r7
 800cf30:	bd80      	pop	{r7, pc}

0800cf32 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800cf32:	b580      	push	{r7, lr}
 800cf34:	b082      	sub	sp, #8
 800cf36:	af00      	add	r7, sp, #0
 800cf38:	6078      	str	r0, [r7, #4]
 800cf3a:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf3c:	683b      	ldr	r3, [r7, #0]
 800cf3e:	885b      	ldrh	r3, [r3, #2]
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d106      	bne.n	800cf52 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800cf44:	687b      	ldr	r3, [r7, #4]
 800cf46:	2201      	movs	r2, #1
 800cf48:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
    USBD_CtlSendStatus(pdev);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 f92b 	bl	800d1a8 <USBD_CtlSendStatus>
  }

}
 800cf52:	bf00      	nop
 800cf54:	3708      	adds	r7, #8
 800cf56:	46bd      	mov	sp, r7
 800cf58:	bd80      	pop	{r7, pc}

0800cf5a <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800cf5a:	b580      	push	{r7, lr}
 800cf5c:	b082      	sub	sp, #8
 800cf5e:	af00      	add	r7, sp, #0
 800cf60:	6078      	str	r0, [r7, #4]
 800cf62:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cf64:	687b      	ldr	r3, [r7, #4]
 800cf66:	f893 3274 	ldrb.w	r3, [r3, #628]	; 0x274
 800cf6a:	3b01      	subs	r3, #1
 800cf6c:	2b02      	cmp	r3, #2
 800cf6e:	d80b      	bhi.n	800cf88 <USBD_ClrFeature+0x2e>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cf70:	683b      	ldr	r3, [r7, #0]
 800cf72:	885b      	ldrh	r3, [r3, #2]
 800cf74:	2b01      	cmp	r3, #1
 800cf76:	d10c      	bne.n	800cf92 <USBD_ClrFeature+0x38>
    {
      pdev->dev_remote_wakeup = 0U;
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	2200      	movs	r2, #0
 800cf7c:	f8c3 227c 	str.w	r2, [r3, #636]	; 0x27c
      USBD_CtlSendStatus(pdev);
 800cf80:	6878      	ldr	r0, [r7, #4]
 800cf82:	f000 f911 	bl	800d1a8 <USBD_CtlSendStatus>
    }
    break;
 800cf86:	e004      	b.n	800cf92 <USBD_ClrFeature+0x38>

  default :
     USBD_CtlError(pdev , req);
 800cf88:	6839      	ldr	r1, [r7, #0]
 800cf8a:	6878      	ldr	r0, [r7, #4]
 800cf8c:	f000 f843 	bl	800d016 <USBD_CtlError>
    break;
 800cf90:	e000      	b.n	800cf94 <USBD_ClrFeature+0x3a>
    break;
 800cf92:	bf00      	nop
  }
}
 800cf94:	bf00      	nop
 800cf96:	3708      	adds	r7, #8
 800cf98:	46bd      	mov	sp, r7
 800cf9a:	bd80      	pop	{r7, pc}

0800cf9c <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cf9c:	b480      	push	{r7}
 800cf9e:	b083      	sub	sp, #12
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
 800cfa4:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 800cfa6:	683b      	ldr	r3, [r7, #0]
 800cfa8:	781a      	ldrb	r2, [r3, #0]
 800cfaa:	687b      	ldr	r3, [r7, #4]
 800cfac:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 800cfae:	683b      	ldr	r3, [r7, #0]
 800cfb0:	785a      	ldrb	r2, [r3, #1]
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 800cfb6:	683b      	ldr	r3, [r7, #0]
 800cfb8:	3302      	adds	r3, #2
 800cfba:	781b      	ldrb	r3, [r3, #0]
 800cfbc:	b29a      	uxth	r2, r3
 800cfbe:	683b      	ldr	r3, [r7, #0]
 800cfc0:	3303      	adds	r3, #3
 800cfc2:	781b      	ldrb	r3, [r3, #0]
 800cfc4:	b29b      	uxth	r3, r3
 800cfc6:	021b      	lsls	r3, r3, #8
 800cfc8:	b29b      	uxth	r3, r3
 800cfca:	4413      	add	r3, r2
 800cfcc:	b29a      	uxth	r2, r3
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 800cfd2:	683b      	ldr	r3, [r7, #0]
 800cfd4:	3304      	adds	r3, #4
 800cfd6:	781b      	ldrb	r3, [r3, #0]
 800cfd8:	b29a      	uxth	r2, r3
 800cfda:	683b      	ldr	r3, [r7, #0]
 800cfdc:	3305      	adds	r3, #5
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	b29b      	uxth	r3, r3
 800cfe2:	021b      	lsls	r3, r3, #8
 800cfe4:	b29b      	uxth	r3, r3
 800cfe6:	4413      	add	r3, r2
 800cfe8:	b29a      	uxth	r2, r3
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 800cfee:	683b      	ldr	r3, [r7, #0]
 800cff0:	3306      	adds	r3, #6
 800cff2:	781b      	ldrb	r3, [r3, #0]
 800cff4:	b29a      	uxth	r2, r3
 800cff6:	683b      	ldr	r3, [r7, #0]
 800cff8:	3307      	adds	r3, #7
 800cffa:	781b      	ldrb	r3, [r3, #0]
 800cffc:	b29b      	uxth	r3, r3
 800cffe:	021b      	lsls	r3, r3, #8
 800d000:	b29b      	uxth	r3, r3
 800d002:	4413      	add	r3, r2
 800d004:	b29a      	uxth	r2, r3
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	80da      	strh	r2, [r3, #6]

}
 800d00a:	bf00      	nop
 800d00c:	370c      	adds	r7, #12
 800d00e:	46bd      	mov	sp, r7
 800d010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d014:	4770      	bx	lr

0800d016 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 800d016:	b580      	push	{r7, lr}
 800d018:	b082      	sub	sp, #8
 800d01a:	af00      	add	r7, sp, #0
 800d01c:	6078      	str	r0, [r7, #4]
 800d01e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80U);
 800d020:	2180      	movs	r1, #128	; 0x80
 800d022:	6878      	ldr	r0, [r7, #4]
 800d024:	f000 fd5e 	bl	800dae4 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0U);
 800d028:	2100      	movs	r1, #0
 800d02a:	6878      	ldr	r0, [r7, #4]
 800d02c:	f000 fd5a 	bl	800dae4 <USBD_LL_StallEP>
}
 800d030:	bf00      	nop
 800d032:	3708      	adds	r7, #8
 800d034:	46bd      	mov	sp, r7
 800d036:	bd80      	pop	{r7, pc}

0800d038 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b086      	sub	sp, #24
 800d03c:	af00      	add	r7, sp, #0
 800d03e:	60f8      	str	r0, [r7, #12]
 800d040:	60b9      	str	r1, [r7, #8]
 800d042:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800d044:	2300      	movs	r3, #0
 800d046:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	2b00      	cmp	r3, #0
 800d04c:	d032      	beq.n	800d0b4 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800d04e:	68f8      	ldr	r0, [r7, #12]
 800d050:	f000 f834 	bl	800d0bc <USBD_GetLen>
 800d054:	4603      	mov	r3, r0
 800d056:	3301      	adds	r3, #1
 800d058:	b29b      	uxth	r3, r3
 800d05a:	005b      	lsls	r3, r3, #1
 800d05c:	b29a      	uxth	r2, r3
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800d062:	7dfb      	ldrb	r3, [r7, #23]
 800d064:	1c5a      	adds	r2, r3, #1
 800d066:	75fa      	strb	r2, [r7, #23]
 800d068:	461a      	mov	r2, r3
 800d06a:	68bb      	ldr	r3, [r7, #8]
 800d06c:	4413      	add	r3, r2
 800d06e:	687a      	ldr	r2, [r7, #4]
 800d070:	7812      	ldrb	r2, [r2, #0]
 800d072:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800d074:	7dfb      	ldrb	r3, [r7, #23]
 800d076:	1c5a      	adds	r2, r3, #1
 800d078:	75fa      	strb	r2, [r7, #23]
 800d07a:	461a      	mov	r2, r3
 800d07c:	68bb      	ldr	r3, [r7, #8]
 800d07e:	4413      	add	r3, r2
 800d080:	2203      	movs	r2, #3
 800d082:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800d084:	e012      	b.n	800d0ac <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800d086:	68fb      	ldr	r3, [r7, #12]
 800d088:	1c5a      	adds	r2, r3, #1
 800d08a:	60fa      	str	r2, [r7, #12]
 800d08c:	7dfa      	ldrb	r2, [r7, #23]
 800d08e:	1c51      	adds	r1, r2, #1
 800d090:	75f9      	strb	r1, [r7, #23]
 800d092:	4611      	mov	r1, r2
 800d094:	68ba      	ldr	r2, [r7, #8]
 800d096:	440a      	add	r2, r1
 800d098:	781b      	ldrb	r3, [r3, #0]
 800d09a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800d09c:	7dfb      	ldrb	r3, [r7, #23]
 800d09e:	1c5a      	adds	r2, r3, #1
 800d0a0:	75fa      	strb	r2, [r7, #23]
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	68bb      	ldr	r3, [r7, #8]
 800d0a6:	4413      	add	r3, r2
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800d0ac:	68fb      	ldr	r3, [r7, #12]
 800d0ae:	781b      	ldrb	r3, [r3, #0]
 800d0b0:	2b00      	cmp	r3, #0
 800d0b2:	d1e8      	bne.n	800d086 <USBD_GetString+0x4e>
    }
  }
}
 800d0b4:	bf00      	nop
 800d0b6:	3718      	adds	r7, #24
 800d0b8:	46bd      	mov	sp, r7
 800d0ba:	bd80      	pop	{r7, pc}

0800d0bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800d0bc:	b480      	push	{r7}
 800d0be:	b085      	sub	sp, #20
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0U;
 800d0c4:	2300      	movs	r3, #0
 800d0c6:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0')
 800d0c8:	e005      	b.n	800d0d6 <USBD_GetLen+0x1a>
    {
        len++;
 800d0ca:	7bfb      	ldrb	r3, [r7, #15]
 800d0cc:	3301      	adds	r3, #1
 800d0ce:	73fb      	strb	r3, [r7, #15]
        buf++;
 800d0d0:	687b      	ldr	r3, [r7, #4]
 800d0d2:	3301      	adds	r3, #1
 800d0d4:	607b      	str	r3, [r7, #4]
    while (*buf != '\0')
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d1f5      	bne.n	800d0ca <USBD_GetLen+0xe>
    }

    return len;
 800d0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0e0:	4618      	mov	r0, r3
 800d0e2:	3714      	adds	r7, #20
 800d0e4:	46bd      	mov	sp, r7
 800d0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0ea:	4770      	bx	lr

0800d0ec <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                     uint16_t len)
{
 800d0ec:	b580      	push	{r7, lr}
 800d0ee:	b084      	sub	sp, #16
 800d0f0:	af00      	add	r7, sp, #0
 800d0f2:	60f8      	str	r0, [r7, #12]
 800d0f4:	60b9      	str	r1, [r7, #8]
 800d0f6:	4613      	mov	r3, r2
 800d0f8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800d0fa:	68fb      	ldr	r3, [r7, #12]
 800d0fc:	2202      	movs	r2, #2
 800d0fe:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_in[0].total_length = len;
 800d102:	88fa      	ldrh	r2, [r7, #6]
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800d108:	88fa      	ldrh	r2, [r7, #6]
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	621a      	str	r2, [r3, #32]

 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d10e:	88fb      	ldrh	r3, [r7, #6]
 800d110:	68ba      	ldr	r2, [r7, #8]
 800d112:	2100      	movs	r1, #0
 800d114:	68f8      	ldr	r0, [r7, #12]
 800d116:	f000 fd6e 	bl	800dbf6 <USBD_LL_Transmit>

  return USBD_OK;
 800d11a:	2300      	movs	r3, #0
}
 800d11c:	4618      	mov	r0, r3
 800d11e:	3710      	adds	r7, #16
 800d120:	46bd      	mov	sp, r7
 800d122:	bd80      	pop	{r7, pc}

0800d124 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData (USBD_HandleTypeDef *pdev,
                                             uint8_t *pbuf, uint16_t len)
{
 800d124:	b580      	push	{r7, lr}
 800d126:	b084      	sub	sp, #16
 800d128:	af00      	add	r7, sp, #0
 800d12a:	60f8      	str	r0, [r7, #12]
 800d12c:	60b9      	str	r1, [r7, #8]
 800d12e:	4613      	mov	r3, r2
 800d130:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00U, pbuf, len);
 800d132:	88fb      	ldrh	r3, [r7, #6]
 800d134:	68ba      	ldr	r2, [r7, #8]
 800d136:	2100      	movs	r1, #0
 800d138:	68f8      	ldr	r0, [r7, #12]
 800d13a:	f000 fd5c 	bl	800dbf6 <USBD_LL_Transmit>

  return USBD_OK;
 800d13e:	2300      	movs	r3, #0
}
 800d140:	4618      	mov	r0, r3
 800d142:	3710      	adds	r7, #16
 800d144:	46bd      	mov	sp, r7
 800d146:	bd80      	pop	{r7, pc}

0800d148 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                      uint16_t len)
{
 800d148:	b580      	push	{r7, lr}
 800d14a:	b084      	sub	sp, #16
 800d14c:	af00      	add	r7, sp, #0
 800d14e:	60f8      	str	r0, [r7, #12]
 800d150:	60b9      	str	r1, [r7, #8]
 800d152:	4613      	mov	r3, r2
 800d154:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	2203      	movs	r2, #3
 800d15a:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c
  pdev->ep_out[0].total_length = len;
 800d15e:	88fa      	ldrh	r2, [r7, #6]
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
  pdev->ep_out[0].rem_length   = len;
 800d166:	88fa      	ldrh	r2, [r7, #6]
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	f8c3 214c 	str.w	r2, [r3, #332]	; 0x14c

  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, pbuf, len);
 800d16e:	88fb      	ldrh	r3, [r7, #6]
 800d170:	68ba      	ldr	r2, [r7, #8]
 800d172:	2100      	movs	r1, #0
 800d174:	68f8      	ldr	r0, [r7, #12]
 800d176:	f000 fd61 	bl	800dc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d17a:	2300      	movs	r3, #0
}
 800d17c:	4618      	mov	r0, r3
 800d17e:	3710      	adds	r7, #16
 800d180:	46bd      	mov	sp, r7
 800d182:	bd80      	pop	{r7, pc}

0800d184 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx (USBD_HandleTypeDef *pdev, uint8_t *pbuf,
                                       uint16_t len)
{
 800d184:	b580      	push	{r7, lr}
 800d186:	b084      	sub	sp, #16
 800d188:	af00      	add	r7, sp, #0
 800d18a:	60f8      	str	r0, [r7, #12]
 800d18c:	60b9      	str	r1, [r7, #8]
 800d18e:	4613      	mov	r3, r2
 800d190:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800d192:	88fb      	ldrh	r3, [r7, #6]
 800d194:	68ba      	ldr	r2, [r7, #8]
 800d196:	2100      	movs	r1, #0
 800d198:	68f8      	ldr	r0, [r7, #12]
 800d19a:	f000 fd4f 	bl	800dc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d19e:	2300      	movs	r3, #0
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3710      	adds	r7, #16
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}

0800d1a8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus (USBD_HandleTypeDef *pdev)
{
 800d1a8:	b580      	push	{r7, lr}
 800d1aa:	b082      	sub	sp, #8
 800d1ac:	af00      	add	r7, sp, #0
 800d1ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	2204      	movs	r2, #4
 800d1b4:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800d1b8:	2300      	movs	r3, #0
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	2100      	movs	r1, #0
 800d1be:	6878      	ldr	r0, [r7, #4]
 800d1c0:	f000 fd19 	bl	800dbf6 <USBD_LL_Transmit>

  return USBD_OK;
 800d1c4:	2300      	movs	r3, #0
}
 800d1c6:	4618      	mov	r0, r3
 800d1c8:	3708      	adds	r7, #8
 800d1ca:	46bd      	mov	sp, r7
 800d1cc:	bd80      	pop	{r7, pc}

0800d1ce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus (USBD_HandleTypeDef *pdev)
{
 800d1ce:	b580      	push	{r7, lr}
 800d1d0:	b082      	sub	sp, #8
 800d1d2:	af00      	add	r7, sp, #0
 800d1d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	2205      	movs	r2, #5
 800d1da:	f8c3 226c 	str.w	r2, [r3, #620]	; 0x26c

 /* Start the transfer */
  USBD_LL_PrepareReceive (pdev, 0U, NULL, 0U);
 800d1de:	2300      	movs	r3, #0
 800d1e0:	2200      	movs	r2, #0
 800d1e2:	2100      	movs	r1, #0
 800d1e4:	6878      	ldr	r0, [r7, #4]
 800d1e6:	f000 fd29 	bl	800dc3c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800d1ea:	2300      	movs	r3, #0
}
 800d1ec:	4618      	mov	r0, r3
 800d1ee:	3708      	adds	r7, #8
 800d1f0:	46bd      	mov	sp, r7
 800d1f2:	bd80      	pop	{r7, pc}

0800d1f4 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d1f4:	b480      	push	{r7}
 800d1f6:	b087      	sub	sp, #28
 800d1f8:	af00      	add	r7, sp, #0
 800d1fa:	60f8      	str	r0, [r7, #12]
 800d1fc:	60b9      	str	r1, [r7, #8]
 800d1fe:	4613      	mov	r3, r2
 800d200:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d202:	2301      	movs	r3, #1
 800d204:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d206:	2300      	movs	r3, #0
 800d208:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d20a:	4b1f      	ldr	r3, [pc, #124]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d20c:	7a5b      	ldrb	r3, [r3, #9]
 800d20e:	b2db      	uxtb	r3, r3
 800d210:	2b00      	cmp	r3, #0
 800d212:	d131      	bne.n	800d278 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d214:	4b1c      	ldr	r3, [pc, #112]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d216:	7a5b      	ldrb	r3, [r3, #9]
 800d218:	b2db      	uxtb	r3, r3
 800d21a:	461a      	mov	r2, r3
 800d21c:	4b1a      	ldr	r3, [pc, #104]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d21e:	2100      	movs	r1, #0
 800d220:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d222:	4b19      	ldr	r3, [pc, #100]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d224:	7a5b      	ldrb	r3, [r3, #9]
 800d226:	b2db      	uxtb	r3, r3
 800d228:	4a17      	ldr	r2, [pc, #92]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d22a:	009b      	lsls	r3, r3, #2
 800d22c:	4413      	add	r3, r2
 800d22e:	68fa      	ldr	r2, [r7, #12]
 800d230:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d232:	4b15      	ldr	r3, [pc, #84]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d234:	7a5b      	ldrb	r3, [r3, #9]
 800d236:	b2db      	uxtb	r3, r3
 800d238:	461a      	mov	r2, r3
 800d23a:	4b13      	ldr	r3, [pc, #76]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d23c:	4413      	add	r3, r2
 800d23e:	79fa      	ldrb	r2, [r7, #7]
 800d240:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d242:	4b11      	ldr	r3, [pc, #68]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d244:	7a5b      	ldrb	r3, [r3, #9]
 800d246:	b2db      	uxtb	r3, r3
 800d248:	1c5a      	adds	r2, r3, #1
 800d24a:	b2d1      	uxtb	r1, r2
 800d24c:	4a0e      	ldr	r2, [pc, #56]	; (800d288 <FATFS_LinkDriverEx+0x94>)
 800d24e:	7251      	strb	r1, [r2, #9]
 800d250:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d252:	7dbb      	ldrb	r3, [r7, #22]
 800d254:	3330      	adds	r3, #48	; 0x30
 800d256:	b2da      	uxtb	r2, r3
 800d258:	68bb      	ldr	r3, [r7, #8]
 800d25a:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	3301      	adds	r3, #1
 800d260:	223a      	movs	r2, #58	; 0x3a
 800d262:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d264:	68bb      	ldr	r3, [r7, #8]
 800d266:	3302      	adds	r3, #2
 800d268:	222f      	movs	r2, #47	; 0x2f
 800d26a:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d26c:	68bb      	ldr	r3, [r7, #8]
 800d26e:	3303      	adds	r3, #3
 800d270:	2200      	movs	r2, #0
 800d272:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d274:	2300      	movs	r3, #0
 800d276:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d278:	7dfb      	ldrb	r3, [r7, #23]
}
 800d27a:	4618      	mov	r0, r3
 800d27c:	371c      	adds	r7, #28
 800d27e:	46bd      	mov	sp, r7
 800d280:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d284:	4770      	bx	lr
 800d286:	bf00      	nop
 800d288:	20000988 	.word	0x20000988

0800d28c <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d28c:	b580      	push	{r7, lr}
 800d28e:	b082      	sub	sp, #8
 800d290:	af00      	add	r7, sp, #0
 800d292:	6078      	str	r0, [r7, #4]
 800d294:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d296:	2200      	movs	r2, #0
 800d298:	6839      	ldr	r1, [r7, #0]
 800d29a:	6878      	ldr	r0, [r7, #4]
 800d29c:	f7ff ffaa 	bl	800d1f4 <FATFS_LinkDriverEx>
 800d2a0:	4603      	mov	r3, r0
}
 800d2a2:	4618      	mov	r0, r3
 800d2a4:	3708      	adds	r7, #8
 800d2a6:	46bd      	mov	sp, r7
 800d2a8:	bd80      	pop	{r7, pc}
	...

0800d2ac <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800d2ac:	b580      	push	{r7, lr}
 800d2ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800d2b0:	2200      	movs	r2, #0
 800d2b2:	4912      	ldr	r1, [pc, #72]	; (800d2fc <MX_USB_DEVICE_Init+0x50>)
 800d2b4:	4812      	ldr	r0, [pc, #72]	; (800d300 <MX_USB_DEVICE_Init+0x54>)
 800d2b6:	f7fe ff43 	bl	800c140 <USBD_Init>
 800d2ba:	4603      	mov	r3, r0
 800d2bc:	2b00      	cmp	r3, #0
 800d2be:	d001      	beq.n	800d2c4 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800d2c0:	f7f5 fa82 	bl	80027c8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800d2c4:	490f      	ldr	r1, [pc, #60]	; (800d304 <MX_USB_DEVICE_Init+0x58>)
 800d2c6:	480e      	ldr	r0, [pc, #56]	; (800d300 <MX_USB_DEVICE_Init+0x54>)
 800d2c8:	f7fe ff65 	bl	800c196 <USBD_RegisterClass>
 800d2cc:	4603      	mov	r3, r0
 800d2ce:	2b00      	cmp	r3, #0
 800d2d0:	d001      	beq.n	800d2d6 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800d2d2:	f7f5 fa79 	bl	80027c8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800d2d6:	490c      	ldr	r1, [pc, #48]	; (800d308 <MX_USB_DEVICE_Init+0x5c>)
 800d2d8:	4809      	ldr	r0, [pc, #36]	; (800d300 <MX_USB_DEVICE_Init+0x54>)
 800d2da:	f7fe fe93 	bl	800c004 <USBD_CDC_RegisterInterface>
 800d2de:	4603      	mov	r3, r0
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d001      	beq.n	800d2e8 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800d2e4:	f7f5 fa70 	bl	80027c8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800d2e8:	4805      	ldr	r0, [pc, #20]	; (800d300 <MX_USB_DEVICE_Init+0x54>)
 800d2ea:	f7fe ff6e 	bl	800c1ca <USBD_Start>
 800d2ee:	4603      	mov	r3, r0
 800d2f0:	2b00      	cmp	r3, #0
 800d2f2:	d001      	beq.n	800d2f8 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800d2f4:	f7f5 fa68 	bl	80027c8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  
  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800d2f8:	bf00      	nop
 800d2fa:	bd80      	pop	{r7, pc}
 800d2fc:	20000134 	.word	0x20000134
 800d300:	200013c8 	.word	0x200013c8
 800d304:	20000020 	.word	0x20000020
 800d308:	20000124 	.word	0x20000124

0800d30c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800d30c:	b580      	push	{r7, lr}
 800d30e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800d310:	2200      	movs	r2, #0
 800d312:	4905      	ldr	r1, [pc, #20]	; (800d328 <CDC_Init_FS+0x1c>)
 800d314:	4805      	ldr	r0, [pc, #20]	; (800d32c <CDC_Init_FS+0x20>)
 800d316:	f7fe fe8c 	bl	800c032 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800d31a:	4905      	ldr	r1, [pc, #20]	; (800d330 <CDC_Init_FS+0x24>)
 800d31c:	4803      	ldr	r0, [pc, #12]	; (800d32c <CDC_Init_FS+0x20>)
 800d31e:	f7fe fea2 	bl	800c066 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800d322:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800d324:	4618      	mov	r0, r3
 800d326:	bd80      	pop	{r7, pc}
 800d328:	20001e64 	.word	0x20001e64
 800d32c:	200013c8 	.word	0x200013c8
 800d330:	20001664 	.word	0x20001664

0800d334 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800d334:	b480      	push	{r7}
 800d336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800d338:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800d33a:	4618      	mov	r0, r3
 800d33c:	46bd      	mov	sp, r7
 800d33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d342:	4770      	bx	lr

0800d344 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800d344:	b480      	push	{r7}
 800d346:	b085      	sub	sp, #20
 800d348:	af00      	add	r7, sp, #0
 800d34a:	4603      	mov	r3, r0
 800d34c:	6039      	str	r1, [r7, #0]
 800d34e:	71fb      	strb	r3, [r7, #7]
 800d350:	4613      	mov	r3, r2
 800d352:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  uint8_t tempbuf[7] = {0,0,0,0,0,0,0};
 800d354:	f107 0308 	add.w	r3, r7, #8
 800d358:	2200      	movs	r2, #0
 800d35a:	601a      	str	r2, [r3, #0]
 800d35c:	f8c3 2003 	str.w	r2, [r3, #3]
  switch(cmd)
 800d360:	79fb      	ldrb	r3, [r7, #7]
 800d362:	2b23      	cmp	r3, #35	; 0x23
 800d364:	d87c      	bhi.n	800d460 <CDC_Control_FS+0x11c>
 800d366:	a201      	add	r2, pc, #4	; (adr r2, 800d36c <CDC_Control_FS+0x28>)
 800d368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d36c:	0800d461 	.word	0x0800d461
 800d370:	0800d461 	.word	0x0800d461
 800d374:	0800d461 	.word	0x0800d461
 800d378:	0800d461 	.word	0x0800d461
 800d37c:	0800d461 	.word	0x0800d461
 800d380:	0800d461 	.word	0x0800d461
 800d384:	0800d461 	.word	0x0800d461
 800d388:	0800d461 	.word	0x0800d461
 800d38c:	0800d461 	.word	0x0800d461
 800d390:	0800d461 	.word	0x0800d461
 800d394:	0800d461 	.word	0x0800d461
 800d398:	0800d461 	.word	0x0800d461
 800d39c:	0800d461 	.word	0x0800d461
 800d3a0:	0800d461 	.word	0x0800d461
 800d3a4:	0800d461 	.word	0x0800d461
 800d3a8:	0800d461 	.word	0x0800d461
 800d3ac:	0800d461 	.word	0x0800d461
 800d3b0:	0800d461 	.word	0x0800d461
 800d3b4:	0800d461 	.word	0x0800d461
 800d3b8:	0800d461 	.word	0x0800d461
 800d3bc:	0800d461 	.word	0x0800d461
 800d3c0:	0800d461 	.word	0x0800d461
 800d3c4:	0800d461 	.word	0x0800d461
 800d3c8:	0800d461 	.word	0x0800d461
 800d3cc:	0800d461 	.word	0x0800d461
 800d3d0:	0800d461 	.word	0x0800d461
 800d3d4:	0800d461 	.word	0x0800d461
 800d3d8:	0800d461 	.word	0x0800d461
 800d3dc:	0800d461 	.word	0x0800d461
 800d3e0:	0800d461 	.word	0x0800d461
 800d3e4:	0800d461 	.word	0x0800d461
 800d3e8:	0800d461 	.word	0x0800d461
 800d3ec:	0800d3fd 	.word	0x0800d3fd
 800d3f0:	0800d429 	.word	0x0800d429
 800d3f4:	0800d461 	.word	0x0800d461
 800d3f8:	0800d461 	.word	0x0800d461
  /*                                        3 - Mark                             */
  /*                                        4 - Space                            */
  /* 6      | bDataBits  |   1   | Number Data bits (5, 6, 7, 8 or 16).          */
  /*******************************************************************************/
    case CDC_SET_LINE_CODING:
      	tempbuf[0] = pbuf[0];
 800d3fc:	683b      	ldr	r3, [r7, #0]
 800d3fe:	781b      	ldrb	r3, [r3, #0]
 800d400:	723b      	strb	r3, [r7, #8]
      	tempbuf[1] = pbuf[1];
 800d402:	683b      	ldr	r3, [r7, #0]
 800d404:	785b      	ldrb	r3, [r3, #1]
 800d406:	727b      	strb	r3, [r7, #9]
      	tempbuf[2] = pbuf[2];
 800d408:	683b      	ldr	r3, [r7, #0]
 800d40a:	789b      	ldrb	r3, [r3, #2]
 800d40c:	72bb      	strb	r3, [r7, #10]
      	tempbuf[3] = pbuf[3];
 800d40e:	683b      	ldr	r3, [r7, #0]
 800d410:	78db      	ldrb	r3, [r3, #3]
 800d412:	72fb      	strb	r3, [r7, #11]
      	tempbuf[4] = pbuf[4];
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	791b      	ldrb	r3, [r3, #4]
 800d418:	733b      	strb	r3, [r7, #12]
      	tempbuf[5] = pbuf[5];
 800d41a:	683b      	ldr	r3, [r7, #0]
 800d41c:	795b      	ldrb	r3, [r3, #5]
 800d41e:	737b      	strb	r3, [r7, #13]
      	tempbuf[6] = pbuf[6];
 800d420:	683b      	ldr	r3, [r7, #0]
 800d422:	799b      	ldrb	r3, [r3, #6]
 800d424:	73bb      	strb	r3, [r7, #14]
      	break;
 800d426:	e01c      	b.n	800d462 <CDC_Control_FS+0x11e>

    case CDC_GET_LINE_CODING:
      	pbuf[0] = tempbuf[0];
 800d428:	7a3a      	ldrb	r2, [r7, #8]
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	701a      	strb	r2, [r3, #0]
      	pbuf[1] = tempbuf[1];
 800d42e:	683b      	ldr	r3, [r7, #0]
 800d430:	3301      	adds	r3, #1
 800d432:	7a7a      	ldrb	r2, [r7, #9]
 800d434:	701a      	strb	r2, [r3, #0]
      	pbuf[2] = tempbuf[2];
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	3302      	adds	r3, #2
 800d43a:	7aba      	ldrb	r2, [r7, #10]
 800d43c:	701a      	strb	r2, [r3, #0]
      	pbuf[3] = tempbuf[3];
 800d43e:	683b      	ldr	r3, [r7, #0]
 800d440:	3303      	adds	r3, #3
 800d442:	7afa      	ldrb	r2, [r7, #11]
 800d444:	701a      	strb	r2, [r3, #0]
      	pbuf[4] = tempbuf[4];
 800d446:	683b      	ldr	r3, [r7, #0]
 800d448:	3304      	adds	r3, #4
 800d44a:	7b3a      	ldrb	r2, [r7, #12]
 800d44c:	701a      	strb	r2, [r3, #0]
      	pbuf[5] = tempbuf[5];
 800d44e:	683b      	ldr	r3, [r7, #0]
 800d450:	3305      	adds	r3, #5
 800d452:	7b7a      	ldrb	r2, [r7, #13]
 800d454:	701a      	strb	r2, [r3, #0]
      	pbuf[6] = tempbuf[6];
 800d456:	683b      	ldr	r3, [r7, #0]
 800d458:	3306      	adds	r3, #6
 800d45a:	7bba      	ldrb	r2, [r7, #14]
 800d45c:	701a      	strb	r2, [r3, #0]
      	break;
 800d45e:	e000      	b.n	800d462 <CDC_Control_FS+0x11e>
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d460:	bf00      	nop
  }

  return (USBD_OK);
 800d462:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d464:	4618      	mov	r0, r3
 800d466:	3714      	adds	r7, #20
 800d468:	46bd      	mov	sp, r7
 800d46a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46e:	4770      	bx	lr

0800d470 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d470:	b580      	push	{r7, lr}
 800d472:	b082      	sub	sp, #8
 800d474:	af00      	add	r7, sp, #0
 800d476:	6078      	str	r0, [r7, #4]
 800d478:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d47a:	6879      	ldr	r1, [r7, #4]
 800d47c:	4805      	ldr	r0, [pc, #20]	; (800d494 <CDC_Receive_FS+0x24>)
 800d47e:	f7fe fdf2 	bl	800c066 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d482:	4804      	ldr	r0, [pc, #16]	; (800d494 <CDC_Receive_FS+0x24>)
 800d484:	f7fe fe32 	bl	800c0ec <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d488:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d48a:	4618      	mov	r0, r3
 800d48c:	3708      	adds	r7, #8
 800d48e:	46bd      	mov	sp, r7
 800d490:	bd80      	pop	{r7, pc}
 800d492:	bf00      	nop
 800d494:	200013c8 	.word	0x200013c8

0800d498 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d498:	b580      	push	{r7, lr}
 800d49a:	b084      	sub	sp, #16
 800d49c:	af00      	add	r7, sp, #0
 800d49e:	6078      	str	r0, [r7, #4]
 800d4a0:	460b      	mov	r3, r1
 800d4a2:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d4a4:	2300      	movs	r3, #0
 800d4a6:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d4a8:	4b0d      	ldr	r3, [pc, #52]	; (800d4e0 <CDC_Transmit_FS+0x48>)
 800d4aa:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
 800d4ae:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d4b0:	68bb      	ldr	r3, [r7, #8]
 800d4b2:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d001      	beq.n	800d4be <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d4ba:	2301      	movs	r3, #1
 800d4bc:	e00b      	b.n	800d4d6 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d4be:	887b      	ldrh	r3, [r7, #2]
 800d4c0:	461a      	mov	r2, r3
 800d4c2:	6879      	ldr	r1, [r7, #4]
 800d4c4:	4806      	ldr	r0, [pc, #24]	; (800d4e0 <CDC_Transmit_FS+0x48>)
 800d4c6:	f7fe fdb4 	bl	800c032 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d4ca:	4805      	ldr	r0, [pc, #20]	; (800d4e0 <CDC_Transmit_FS+0x48>)
 800d4cc:	f7fe fddf 	bl	800c08e <USBD_CDC_TransmitPacket>
 800d4d0:	4603      	mov	r3, r0
 800d4d2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d4d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	3710      	adds	r7, #16
 800d4da:	46bd      	mov	sp, r7
 800d4dc:	bd80      	pop	{r7, pc}
 800d4de:	bf00      	nop
 800d4e0:	200013c8 	.word	0x200013c8

0800d4e4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d4e4:	b480      	push	{r7}
 800d4e6:	b083      	sub	sp, #12
 800d4e8:	af00      	add	r7, sp, #0
 800d4ea:	4603      	mov	r3, r0
 800d4ec:	6039      	str	r1, [r7, #0]
 800d4ee:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d4f0:	683b      	ldr	r3, [r7, #0]
 800d4f2:	2212      	movs	r2, #18
 800d4f4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d4f6:	4b03      	ldr	r3, [pc, #12]	; (800d504 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d4f8:	4618      	mov	r0, r3
 800d4fa:	370c      	adds	r7, #12
 800d4fc:	46bd      	mov	sp, r7
 800d4fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d502:	4770      	bx	lr
 800d504:	20000150 	.word	0x20000150

0800d508 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d508:	b480      	push	{r7}
 800d50a:	b083      	sub	sp, #12
 800d50c:	af00      	add	r7, sp, #0
 800d50e:	4603      	mov	r3, r0
 800d510:	6039      	str	r1, [r7, #0]
 800d512:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d514:	683b      	ldr	r3, [r7, #0]
 800d516:	2204      	movs	r2, #4
 800d518:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d51a:	4b03      	ldr	r3, [pc, #12]	; (800d528 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d51c:	4618      	mov	r0, r3
 800d51e:	370c      	adds	r7, #12
 800d520:	46bd      	mov	sp, r7
 800d522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d526:	4770      	bx	lr
 800d528:	20000164 	.word	0x20000164

0800d52c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b082      	sub	sp, #8
 800d530:	af00      	add	r7, sp, #0
 800d532:	4603      	mov	r3, r0
 800d534:	6039      	str	r1, [r7, #0]
 800d536:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d538:	79fb      	ldrb	r3, [r7, #7]
 800d53a:	2b00      	cmp	r3, #0
 800d53c:	d105      	bne.n	800d54a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d53e:	683a      	ldr	r2, [r7, #0]
 800d540:	4907      	ldr	r1, [pc, #28]	; (800d560 <USBD_FS_ProductStrDescriptor+0x34>)
 800d542:	4808      	ldr	r0, [pc, #32]	; (800d564 <USBD_FS_ProductStrDescriptor+0x38>)
 800d544:	f7ff fd78 	bl	800d038 <USBD_GetString>
 800d548:	e004      	b.n	800d554 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d54a:	683a      	ldr	r2, [r7, #0]
 800d54c:	4904      	ldr	r1, [pc, #16]	; (800d560 <USBD_FS_ProductStrDescriptor+0x34>)
 800d54e:	4805      	ldr	r0, [pc, #20]	; (800d564 <USBD_FS_ProductStrDescriptor+0x38>)
 800d550:	f7ff fd72 	bl	800d038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d554:	4b02      	ldr	r3, [pc, #8]	; (800d560 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d556:	4618      	mov	r0, r3
 800d558:	3708      	adds	r7, #8
 800d55a:	46bd      	mov	sp, r7
 800d55c:	bd80      	pop	{r7, pc}
 800d55e:	bf00      	nop
 800d560:	20002664 	.word	0x20002664
 800d564:	08011f60 	.word	0x08011f60

0800d568 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	4603      	mov	r3, r0
 800d570:	6039      	str	r1, [r7, #0]
 800d572:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d574:	683a      	ldr	r2, [r7, #0]
 800d576:	4904      	ldr	r1, [pc, #16]	; (800d588 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d578:	4804      	ldr	r0, [pc, #16]	; (800d58c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d57a:	f7ff fd5d 	bl	800d038 <USBD_GetString>
  return USBD_StrDesc;
 800d57e:	4b02      	ldr	r3, [pc, #8]	; (800d588 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d580:	4618      	mov	r0, r3
 800d582:	3708      	adds	r7, #8
 800d584:	46bd      	mov	sp, r7
 800d586:	bd80      	pop	{r7, pc}
 800d588:	20002664 	.word	0x20002664
 800d58c:	08011f6c 	.word	0x08011f6c

0800d590 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d590:	b580      	push	{r7, lr}
 800d592:	b082      	sub	sp, #8
 800d594:	af00      	add	r7, sp, #0
 800d596:	4603      	mov	r3, r0
 800d598:	6039      	str	r1, [r7, #0]
 800d59a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d59c:	683b      	ldr	r3, [r7, #0]
 800d59e:	221a      	movs	r2, #26
 800d5a0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d5a2:	f000 f843 	bl	800d62c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */
  
  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d5a6:	4b02      	ldr	r3, [pc, #8]	; (800d5b0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d5a8:	4618      	mov	r0, r3
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}
 800d5b0:	20000168 	.word	0x20000168

0800d5b4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5b4:	b580      	push	{r7, lr}
 800d5b6:	b082      	sub	sp, #8
 800d5b8:	af00      	add	r7, sp, #0
 800d5ba:	4603      	mov	r3, r0
 800d5bc:	6039      	str	r1, [r7, #0]
 800d5be:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d5c0:	79fb      	ldrb	r3, [r7, #7]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d105      	bne.n	800d5d2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d5c6:	683a      	ldr	r2, [r7, #0]
 800d5c8:	4907      	ldr	r1, [pc, #28]	; (800d5e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d5ca:	4808      	ldr	r0, [pc, #32]	; (800d5ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800d5cc:	f7ff fd34 	bl	800d038 <USBD_GetString>
 800d5d0:	e004      	b.n	800d5dc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d5d2:	683a      	ldr	r2, [r7, #0]
 800d5d4:	4904      	ldr	r1, [pc, #16]	; (800d5e8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d5d6:	4805      	ldr	r0, [pc, #20]	; (800d5ec <USBD_FS_ConfigStrDescriptor+0x38>)
 800d5d8:	f7ff fd2e 	bl	800d038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d5dc:	4b02      	ldr	r3, [pc, #8]	; (800d5e8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d5de:	4618      	mov	r0, r3
 800d5e0:	3708      	adds	r7, #8
 800d5e2:	46bd      	mov	sp, r7
 800d5e4:	bd80      	pop	{r7, pc}
 800d5e6:	bf00      	nop
 800d5e8:	20002664 	.word	0x20002664
 800d5ec:	08011f80 	.word	0x08011f80

0800d5f0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	4603      	mov	r3, r0
 800d5f8:	6039      	str	r1, [r7, #0]
 800d5fa:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d5fc:	79fb      	ldrb	r3, [r7, #7]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d105      	bne.n	800d60e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d602:	683a      	ldr	r2, [r7, #0]
 800d604:	4907      	ldr	r1, [pc, #28]	; (800d624 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d606:	4808      	ldr	r0, [pc, #32]	; (800d628 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d608:	f7ff fd16 	bl	800d038 <USBD_GetString>
 800d60c:	e004      	b.n	800d618 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d60e:	683a      	ldr	r2, [r7, #0]
 800d610:	4904      	ldr	r1, [pc, #16]	; (800d624 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d612:	4805      	ldr	r0, [pc, #20]	; (800d628 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d614:	f7ff fd10 	bl	800d038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d618:	4b02      	ldr	r3, [pc, #8]	; (800d624 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d61a:	4618      	mov	r0, r3
 800d61c:	3708      	adds	r7, #8
 800d61e:	46bd      	mov	sp, r7
 800d620:	bd80      	pop	{r7, pc}
 800d622:	bf00      	nop
 800d624:	20002664 	.word	0x20002664
 800d628:	08011f8c 	.word	0x08011f8c

0800d62c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d632:	4b0f      	ldr	r3, [pc, #60]	; (800d670 <Get_SerialNum+0x44>)
 800d634:	681b      	ldr	r3, [r3, #0]
 800d636:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d638:	4b0e      	ldr	r3, [pc, #56]	; (800d674 <Get_SerialNum+0x48>)
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d63e:	4b0e      	ldr	r3, [pc, #56]	; (800d678 <Get_SerialNum+0x4c>)
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d644:	68fa      	ldr	r2, [r7, #12]
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	4413      	add	r3, r2
 800d64a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d64c:	68fb      	ldr	r3, [r7, #12]
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d009      	beq.n	800d666 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d652:	2208      	movs	r2, #8
 800d654:	4909      	ldr	r1, [pc, #36]	; (800d67c <Get_SerialNum+0x50>)
 800d656:	68f8      	ldr	r0, [r7, #12]
 800d658:	f000 f814 	bl	800d684 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d65c:	2204      	movs	r2, #4
 800d65e:	4908      	ldr	r1, [pc, #32]	; (800d680 <Get_SerialNum+0x54>)
 800d660:	68b8      	ldr	r0, [r7, #8]
 800d662:	f000 f80f 	bl	800d684 <IntToUnicode>
  }
}
 800d666:	bf00      	nop
 800d668:	3710      	adds	r7, #16
 800d66a:	46bd      	mov	sp, r7
 800d66c:	bd80      	pop	{r7, pc}
 800d66e:	bf00      	nop
 800d670:	1fff7a10 	.word	0x1fff7a10
 800d674:	1fff7a14 	.word	0x1fff7a14
 800d678:	1fff7a18 	.word	0x1fff7a18
 800d67c:	2000016a 	.word	0x2000016a
 800d680:	2000017a 	.word	0x2000017a

0800d684 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d684:	b480      	push	{r7}
 800d686:	b087      	sub	sp, #28
 800d688:	af00      	add	r7, sp, #0
 800d68a:	60f8      	str	r0, [r7, #12]
 800d68c:	60b9      	str	r1, [r7, #8]
 800d68e:	4613      	mov	r3, r2
 800d690:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d692:	2300      	movs	r3, #0
 800d694:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d696:	2300      	movs	r3, #0
 800d698:	75fb      	strb	r3, [r7, #23]
 800d69a:	e027      	b.n	800d6ec <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d69c:	68fb      	ldr	r3, [r7, #12]
 800d69e:	0f1b      	lsrs	r3, r3, #28
 800d6a0:	2b09      	cmp	r3, #9
 800d6a2:	d80b      	bhi.n	800d6bc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d6a4:	68fb      	ldr	r3, [r7, #12]
 800d6a6:	0f1b      	lsrs	r3, r3, #28
 800d6a8:	b2da      	uxtb	r2, r3
 800d6aa:	7dfb      	ldrb	r3, [r7, #23]
 800d6ac:	005b      	lsls	r3, r3, #1
 800d6ae:	4619      	mov	r1, r3
 800d6b0:	68bb      	ldr	r3, [r7, #8]
 800d6b2:	440b      	add	r3, r1
 800d6b4:	3230      	adds	r2, #48	; 0x30
 800d6b6:	b2d2      	uxtb	r2, r2
 800d6b8:	701a      	strb	r2, [r3, #0]
 800d6ba:	e00a      	b.n	800d6d2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d6bc:	68fb      	ldr	r3, [r7, #12]
 800d6be:	0f1b      	lsrs	r3, r3, #28
 800d6c0:	b2da      	uxtb	r2, r3
 800d6c2:	7dfb      	ldrb	r3, [r7, #23]
 800d6c4:	005b      	lsls	r3, r3, #1
 800d6c6:	4619      	mov	r1, r3
 800d6c8:	68bb      	ldr	r3, [r7, #8]
 800d6ca:	440b      	add	r3, r1
 800d6cc:	3237      	adds	r2, #55	; 0x37
 800d6ce:	b2d2      	uxtb	r2, r2
 800d6d0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	011b      	lsls	r3, r3, #4
 800d6d6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d6d8:	7dfb      	ldrb	r3, [r7, #23]
 800d6da:	005b      	lsls	r3, r3, #1
 800d6dc:	3301      	adds	r3, #1
 800d6de:	68ba      	ldr	r2, [r7, #8]
 800d6e0:	4413      	add	r3, r2
 800d6e2:	2200      	movs	r2, #0
 800d6e4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d6e6:	7dfb      	ldrb	r3, [r7, #23]
 800d6e8:	3301      	adds	r3, #1
 800d6ea:	75fb      	strb	r3, [r7, #23]
 800d6ec:	7dfa      	ldrb	r2, [r7, #23]
 800d6ee:	79fb      	ldrb	r3, [r7, #7]
 800d6f0:	429a      	cmp	r2, r3
 800d6f2:	d3d3      	bcc.n	800d69c <IntToUnicode+0x18>
  }
}
 800d6f4:	bf00      	nop
 800d6f6:	371c      	adds	r7, #28
 800d6f8:	46bd      	mov	sp, r7
 800d6fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6fe:	4770      	bx	lr

0800d700 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d700:	b580      	push	{r7, lr}
 800d702:	b08a      	sub	sp, #40	; 0x28
 800d704:	af00      	add	r7, sp, #0
 800d706:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d708:	f107 0314 	add.w	r3, r7, #20
 800d70c:	2200      	movs	r2, #0
 800d70e:	601a      	str	r2, [r3, #0]
 800d710:	605a      	str	r2, [r3, #4]
 800d712:	609a      	str	r2, [r3, #8]
 800d714:	60da      	str	r2, [r3, #12]
 800d716:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800d720:	d13a      	bne.n	800d798 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d722:	2300      	movs	r3, #0
 800d724:	613b      	str	r3, [r7, #16]
 800d726:	4b1e      	ldr	r3, [pc, #120]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d72a:	4a1d      	ldr	r2, [pc, #116]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d72c:	f043 0301 	orr.w	r3, r3, #1
 800d730:	6313      	str	r3, [r2, #48]	; 0x30
 800d732:	4b1b      	ldr	r3, [pc, #108]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800d736:	f003 0301 	and.w	r3, r3, #1
 800d73a:	613b      	str	r3, [r7, #16]
 800d73c:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration    
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d73e:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800d742:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d744:	2302      	movs	r3, #2
 800d746:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d748:	2300      	movs	r3, #0
 800d74a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d74c:	2303      	movs	r3, #3
 800d74e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d750:	230a      	movs	r3, #10
 800d752:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d754:	f107 0314 	add.w	r3, r7, #20
 800d758:	4619      	mov	r1, r3
 800d75a:	4812      	ldr	r0, [pc, #72]	; (800d7a4 <HAL_PCD_MspInit+0xa4>)
 800d75c:	f7f6 f904 	bl	8003968 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d760:	4b0f      	ldr	r3, [pc, #60]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d762:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800d764:	4a0e      	ldr	r2, [pc, #56]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d766:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d76a:	6353      	str	r3, [r2, #52]	; 0x34
 800d76c:	2300      	movs	r3, #0
 800d76e:	60fb      	str	r3, [r7, #12]
 800d770:	4b0b      	ldr	r3, [pc, #44]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d772:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d774:	4a0a      	ldr	r2, [pc, #40]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d776:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800d77a:	6453      	str	r3, [r2, #68]	; 0x44
 800d77c:	4b08      	ldr	r3, [pc, #32]	; (800d7a0 <HAL_PCD_MspInit+0xa0>)
 800d77e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800d780:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800d784:	60fb      	str	r3, [r7, #12]
 800d786:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d788:	2200      	movs	r2, #0
 800d78a:	2100      	movs	r1, #0
 800d78c:	2043      	movs	r0, #67	; 0x43
 800d78e:	f7f5 fd18 	bl	80031c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d792:	2043      	movs	r0, #67	; 0x43
 800d794:	f7f5 fd31 	bl	80031fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d798:	bf00      	nop
 800d79a:	3728      	adds	r7, #40	; 0x28
 800d79c:	46bd      	mov	sp, r7
 800d79e:	bd80      	pop	{r7, pc}
 800d7a0:	40023800 	.word	0x40023800
 800d7a4:	40020000 	.word	0x40020000

0800d7a8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7a8:	b580      	push	{r7, lr}
 800d7aa:	b082      	sub	sp, #8
 800d7ac:	af00      	add	r7, sp, #0
 800d7ae:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d7b0:	687b      	ldr	r3, [r7, #4]
 800d7b2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800d7bc:	4619      	mov	r1, r3
 800d7be:	4610      	mov	r0, r2
 800d7c0:	f7fe fd4c 	bl	800c25c <USBD_LL_SetupStage>
}
 800d7c4:	bf00      	nop
 800d7c6:	3708      	adds	r7, #8
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bd80      	pop	{r7, pc}

0800d7cc <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d7cc:	b580      	push	{r7, lr}
 800d7ce:	b082      	sub	sp, #8
 800d7d0:	af00      	add	r7, sp, #0
 800d7d2:	6078      	str	r0, [r7, #4]
 800d7d4:	460b      	mov	r3, r1
 800d7d6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d7de:	78fa      	ldrb	r2, [r7, #3]
 800d7e0:	6879      	ldr	r1, [r7, #4]
 800d7e2:	4613      	mov	r3, r2
 800d7e4:	00db      	lsls	r3, r3, #3
 800d7e6:	1a9b      	subs	r3, r3, r2
 800d7e8:	009b      	lsls	r3, r3, #2
 800d7ea:	440b      	add	r3, r1
 800d7ec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800d7f0:	681a      	ldr	r2, [r3, #0]
 800d7f2:	78fb      	ldrb	r3, [r7, #3]
 800d7f4:	4619      	mov	r1, r3
 800d7f6:	f7fe fd7c 	bl	800c2f2 <USBD_LL_DataOutStage>
}
 800d7fa:	bf00      	nop
 800d7fc:	3708      	adds	r7, #8
 800d7fe:	46bd      	mov	sp, r7
 800d800:	bd80      	pop	{r7, pc}

0800d802 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d802:	b580      	push	{r7, lr}
 800d804:	b082      	sub	sp, #8
 800d806:	af00      	add	r7, sp, #0
 800d808:	6078      	str	r0, [r7, #4]
 800d80a:	460b      	mov	r3, r1
 800d80c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800d814:	78fa      	ldrb	r2, [r7, #3]
 800d816:	6879      	ldr	r1, [r7, #4]
 800d818:	4613      	mov	r3, r2
 800d81a:	00db      	lsls	r3, r3, #3
 800d81c:	1a9b      	subs	r3, r3, r2
 800d81e:	009b      	lsls	r3, r3, #2
 800d820:	440b      	add	r3, r1
 800d822:	3348      	adds	r3, #72	; 0x48
 800d824:	681a      	ldr	r2, [r3, #0]
 800d826:	78fb      	ldrb	r3, [r7, #3]
 800d828:	4619      	mov	r1, r3
 800d82a:	f7fe fdd3 	bl	800c3d4 <USBD_LL_DataInStage>
}
 800d82e:	bf00      	nop
 800d830:	3708      	adds	r7, #8
 800d832:	46bd      	mov	sp, r7
 800d834:	bd80      	pop	{r7, pc}

0800d836 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d836:	b580      	push	{r7, lr}
 800d838:	b082      	sub	sp, #8
 800d83a:	af00      	add	r7, sp, #0
 800d83c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d83e:	687b      	ldr	r3, [r7, #4]
 800d840:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d844:	4618      	mov	r0, r3
 800d846:	f7fe fee1 	bl	800c60c <USBD_LL_SOF>
}
 800d84a:	bf00      	nop
 800d84c:	3708      	adds	r7, #8
 800d84e:	46bd      	mov	sp, r7
 800d850:	bd80      	pop	{r7, pc}

0800d852 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800d852:	b580      	push	{r7, lr}
 800d854:	b084      	sub	sp, #16
 800d856:	af00      	add	r7, sp, #0
 800d858:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d85a:	2301      	movs	r3, #1
 800d85c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	68db      	ldr	r3, [r3, #12]
 800d862:	2b00      	cmp	r3, #0
 800d864:	d102      	bne.n	800d86c <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d866:	2300      	movs	r3, #0
 800d868:	73fb      	strb	r3, [r7, #15]
 800d86a:	e008      	b.n	800d87e <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	68db      	ldr	r3, [r3, #12]
 800d870:	2b02      	cmp	r3, #2
 800d872:	d102      	bne.n	800d87a <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d874:	2301      	movs	r3, #1
 800d876:	73fb      	strb	r3, [r7, #15]
 800d878:	e001      	b.n	800d87e <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d87a:	f7f4 ffa5 	bl	80027c8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d87e:	687b      	ldr	r3, [r7, #4]
 800d880:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d884:	7bfa      	ldrb	r2, [r7, #15]
 800d886:	4611      	mov	r1, r2
 800d888:	4618      	mov	r0, r3
 800d88a:	f7fe fe89 	bl	800c5a0 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d88e:	687b      	ldr	r3, [r7, #4]
 800d890:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d894:	4618      	mov	r0, r3
 800d896:	f7fe fe42 	bl	800c51e <USBD_LL_Reset>
}
 800d89a:	bf00      	nop
 800d89c:	3710      	adds	r7, #16
 800d89e:	46bd      	mov	sp, r7
 800d8a0:	bd80      	pop	{r7, pc}
	...

0800d8a4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8a4:	b580      	push	{r7, lr}
 800d8a6:	b082      	sub	sp, #8
 800d8a8:	af00      	add	r7, sp, #0
 800d8aa:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7fe fe84 	bl	800c5c0 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d8b8:	687b      	ldr	r3, [r7, #4]
 800d8ba:	681b      	ldr	r3, [r3, #0]
 800d8bc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	687a      	ldr	r2, [r7, #4]
 800d8c4:	6812      	ldr	r2, [r2, #0]
 800d8c6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800d8ca:	f043 0301 	orr.w	r3, r3, #1
 800d8ce:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	6a1b      	ldr	r3, [r3, #32]
 800d8d4:	2b00      	cmp	r3, #0
 800d8d6:	d005      	beq.n	800d8e4 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d8d8:	4b04      	ldr	r3, [pc, #16]	; (800d8ec <HAL_PCD_SuspendCallback+0x48>)
 800d8da:	691b      	ldr	r3, [r3, #16]
 800d8dc:	4a03      	ldr	r2, [pc, #12]	; (800d8ec <HAL_PCD_SuspendCallback+0x48>)
 800d8de:	f043 0306 	orr.w	r3, r3, #6
 800d8e2:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d8e4:	bf00      	nop
 800d8e6:	3708      	adds	r7, #8
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	bd80      	pop	{r7, pc}
 800d8ec:	e000ed00 	.word	0xe000ed00

0800d8f0 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d8f0:	b580      	push	{r7, lr}
 800d8f2:	b082      	sub	sp, #8
 800d8f4:	af00      	add	r7, sp, #0
 800d8f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d8f8:	687b      	ldr	r3, [r7, #4]
 800d8fa:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d8fe:	4618      	mov	r0, r3
 800d900:	f7fe fe73 	bl	800c5ea <USBD_LL_Resume>
}
 800d904:	bf00      	nop
 800d906:	3708      	adds	r7, #8
 800d908:	46bd      	mov	sp, r7
 800d90a:	bd80      	pop	{r7, pc}

0800d90c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d90c:	b580      	push	{r7, lr}
 800d90e:	b082      	sub	sp, #8
 800d910:	af00      	add	r7, sp, #0
 800d912:	6078      	str	r0, [r7, #4]
 800d914:	460b      	mov	r3, r1
 800d916:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d91e:	78fa      	ldrb	r2, [r7, #3]
 800d920:	4611      	mov	r1, r2
 800d922:	4618      	mov	r0, r3
 800d924:	f7fe fe99 	bl	800c65a <USBD_LL_IsoOUTIncomplete>
}
 800d928:	bf00      	nop
 800d92a:	3708      	adds	r7, #8
 800d92c:	46bd      	mov	sp, r7
 800d92e:	bd80      	pop	{r7, pc}

0800d930 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d930:	b580      	push	{r7, lr}
 800d932:	b082      	sub	sp, #8
 800d934:	af00      	add	r7, sp, #0
 800d936:	6078      	str	r0, [r7, #4]
 800d938:	460b      	mov	r3, r1
 800d93a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d942:	78fa      	ldrb	r2, [r7, #3]
 800d944:	4611      	mov	r1, r2
 800d946:	4618      	mov	r0, r3
 800d948:	f7fe fe7a 	bl	800c640 <USBD_LL_IsoINIncomplete>
}
 800d94c:	bf00      	nop
 800d94e:	3708      	adds	r7, #8
 800d950:	46bd      	mov	sp, r7
 800d952:	bd80      	pop	{r7, pc}

0800d954 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d954:	b580      	push	{r7, lr}
 800d956:	b082      	sub	sp, #8
 800d958:	af00      	add	r7, sp, #0
 800d95a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d95c:	687b      	ldr	r3, [r7, #4]
 800d95e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d962:	4618      	mov	r0, r3
 800d964:	f7fe fe86 	bl	800c674 <USBD_LL_DevConnected>
}
 800d968:	bf00      	nop
 800d96a:	3708      	adds	r7, #8
 800d96c:	46bd      	mov	sp, r7
 800d96e:	bd80      	pop	{r7, pc}

0800d970 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d970:	b580      	push	{r7, lr}
 800d972:	b082      	sub	sp, #8
 800d974:	af00      	add	r7, sp, #0
 800d976:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d978:	687b      	ldr	r3, [r7, #4]
 800d97a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800d97e:	4618      	mov	r0, r3
 800d980:	f7fe fe83 	bl	800c68a <USBD_LL_DevDisconnected>
}
 800d984:	bf00      	nop
 800d986:	3708      	adds	r7, #8
 800d988:	46bd      	mov	sp, r7
 800d98a:	bd80      	pop	{r7, pc}

0800d98c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d98c:	b580      	push	{r7, lr}
 800d98e:	b082      	sub	sp, #8
 800d990:	af00      	add	r7, sp, #0
 800d992:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	781b      	ldrb	r3, [r3, #0]
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d13c      	bne.n	800da16 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d99c:	4a20      	ldr	r2, [pc, #128]	; (800da20 <USBD_LL_Init+0x94>)
 800d99e:	687b      	ldr	r3, [r7, #4]
 800d9a0:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	4a1e      	ldr	r2, [pc, #120]	; (800da20 <USBD_LL_Init+0x94>)
 800d9a8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298
  
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d9ac:	4b1c      	ldr	r3, [pc, #112]	; (800da20 <USBD_LL_Init+0x94>)
 800d9ae:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800d9b2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d9b4:	4b1a      	ldr	r3, [pc, #104]	; (800da20 <USBD_LL_Init+0x94>)
 800d9b6:	2204      	movs	r2, #4
 800d9b8:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d9ba:	4b19      	ldr	r3, [pc, #100]	; (800da20 <USBD_LL_Init+0x94>)
 800d9bc:	2202      	movs	r2, #2
 800d9be:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d9c0:	4b17      	ldr	r3, [pc, #92]	; (800da20 <USBD_LL_Init+0x94>)
 800d9c2:	2200      	movs	r2, #0
 800d9c4:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d9c6:	4b16      	ldr	r3, [pc, #88]	; (800da20 <USBD_LL_Init+0x94>)
 800d9c8:	2202      	movs	r2, #2
 800d9ca:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d9cc:	4b14      	ldr	r3, [pc, #80]	; (800da20 <USBD_LL_Init+0x94>)
 800d9ce:	2200      	movs	r2, #0
 800d9d0:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d9d2:	4b13      	ldr	r3, [pc, #76]	; (800da20 <USBD_LL_Init+0x94>)
 800d9d4:	2200      	movs	r2, #0
 800d9d6:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d9d8:	4b11      	ldr	r3, [pc, #68]	; (800da20 <USBD_LL_Init+0x94>)
 800d9da:	2200      	movs	r2, #0
 800d9dc:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d9de:	4b10      	ldr	r3, [pc, #64]	; (800da20 <USBD_LL_Init+0x94>)
 800d9e0:	2200      	movs	r2, #0
 800d9e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d9e4:	4b0e      	ldr	r3, [pc, #56]	; (800da20 <USBD_LL_Init+0x94>)
 800d9e6:	2200      	movs	r2, #0
 800d9e8:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d9ea:	480d      	ldr	r0, [pc, #52]	; (800da20 <USBD_LL_Init+0x94>)
 800d9ec:	f7f6 fad8 	bl	8003fa0 <HAL_PCD_Init>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d001      	beq.n	800d9fa <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d9f6:	f7f4 fee7 	bl	80027c8 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d9fa:	2180      	movs	r1, #128	; 0x80
 800d9fc:	4808      	ldr	r0, [pc, #32]	; (800da20 <USBD_LL_Init+0x94>)
 800d9fe:	f7f7 fc3c 	bl	800527a <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800da02:	2240      	movs	r2, #64	; 0x40
 800da04:	2100      	movs	r1, #0
 800da06:	4806      	ldr	r0, [pc, #24]	; (800da20 <USBD_LL_Init+0x94>)
 800da08:	f7f7 fbf0 	bl	80051ec <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800da0c:	2280      	movs	r2, #128	; 0x80
 800da0e:	2101      	movs	r1, #1
 800da10:	4803      	ldr	r0, [pc, #12]	; (800da20 <USBD_LL_Init+0x94>)
 800da12:	f7f7 fbeb 	bl	80051ec <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800da16:	2300      	movs	r3, #0
}
 800da18:	4618      	mov	r0, r3
 800da1a:	3708      	adds	r7, #8
 800da1c:	46bd      	mov	sp, r7
 800da1e:	bd80      	pop	{r7, pc}
 800da20:	20002864 	.word	0x20002864

0800da24 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver. 
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	b084      	sub	sp, #16
 800da28:	af00      	add	r7, sp, #0
 800da2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da2c:	2300      	movs	r3, #0
 800da2e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da30:	2300      	movs	r3, #0
 800da32:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800da34:	687b      	ldr	r3, [r7, #4]
 800da36:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800da3a:	4618      	mov	r0, r3
 800da3c:	f7f6 fbcd 	bl	80041da <HAL_PCD_Start>
 800da40:	4603      	mov	r3, r0
 800da42:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);     
 800da44:	7bfb      	ldrb	r3, [r7, #15]
 800da46:	4618      	mov	r0, r3
 800da48:	f000 f92e 	bl	800dca8 <USBD_Get_USB_Status>
 800da4c:	4603      	mov	r3, r0
 800da4e:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800da50:	7bbb      	ldrb	r3, [r7, #14]
}
 800da52:	4618      	mov	r0, r3
 800da54:	3710      	adds	r7, #16
 800da56:	46bd      	mov	sp, r7
 800da58:	bd80      	pop	{r7, pc}

0800da5a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800da5a:	b580      	push	{r7, lr}
 800da5c:	b084      	sub	sp, #16
 800da5e:	af00      	add	r7, sp, #0
 800da60:	6078      	str	r0, [r7, #4]
 800da62:	4608      	mov	r0, r1
 800da64:	4611      	mov	r1, r2
 800da66:	461a      	mov	r2, r3
 800da68:	4603      	mov	r3, r0
 800da6a:	70fb      	strb	r3, [r7, #3]
 800da6c:	460b      	mov	r3, r1
 800da6e:	70bb      	strb	r3, [r7, #2]
 800da70:	4613      	mov	r3, r2
 800da72:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800da74:	2300      	movs	r3, #0
 800da76:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800da78:	2300      	movs	r3, #0
 800da7a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800da7c:	687b      	ldr	r3, [r7, #4]
 800da7e:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800da82:	78bb      	ldrb	r3, [r7, #2]
 800da84:	883a      	ldrh	r2, [r7, #0]
 800da86:	78f9      	ldrb	r1, [r7, #3]
 800da88:	f7f6 ffa2 	bl	80049d0 <HAL_PCD_EP_Open>
 800da8c:	4603      	mov	r3, r0
 800da8e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800da90:	7bfb      	ldrb	r3, [r7, #15]
 800da92:	4618      	mov	r0, r3
 800da94:	f000 f908 	bl	800dca8 <USBD_Get_USB_Status>
 800da98:	4603      	mov	r3, r0
 800da9a:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800da9c:	7bbb      	ldrb	r3, [r7, #14]
}
 800da9e:	4618      	mov	r0, r3
 800daa0:	3710      	adds	r7, #16
 800daa2:	46bd      	mov	sp, r7
 800daa4:	bd80      	pop	{r7, pc}

0800daa6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800daa6:	b580      	push	{r7, lr}
 800daa8:	b084      	sub	sp, #16
 800daaa:	af00      	add	r7, sp, #0
 800daac:	6078      	str	r0, [r7, #4]
 800daae:	460b      	mov	r3, r1
 800dab0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dab2:	2300      	movs	r3, #0
 800dab4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dab6:	2300      	movs	r3, #0
 800dab8:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dac0:	78fa      	ldrb	r2, [r7, #3]
 800dac2:	4611      	mov	r1, r2
 800dac4:	4618      	mov	r0, r3
 800dac6:	f7f6 ffeb 	bl	8004aa0 <HAL_PCD_EP_Close>
 800daca:	4603      	mov	r3, r0
 800dacc:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);    
 800dace:	7bfb      	ldrb	r3, [r7, #15]
 800dad0:	4618      	mov	r0, r3
 800dad2:	f000 f8e9 	bl	800dca8 <USBD_Get_USB_Status>
 800dad6:	4603      	mov	r3, r0
 800dad8:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800dada:	7bbb      	ldrb	r3, [r7, #14]
}
 800dadc:	4618      	mov	r0, r3
 800dade:	3710      	adds	r7, #16
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bd80      	pop	{r7, pc}

0800dae4 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dae4:	b580      	push	{r7, lr}
 800dae6:	b084      	sub	sp, #16
 800dae8:	af00      	add	r7, sp, #0
 800daea:	6078      	str	r0, [r7, #4]
 800daec:	460b      	mov	r3, r1
 800daee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800daf0:	2300      	movs	r3, #0
 800daf2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800daf4:	2300      	movs	r3, #0
 800daf6:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800daf8:	687b      	ldr	r3, [r7, #4]
 800dafa:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dafe:	78fa      	ldrb	r2, [r7, #3]
 800db00:	4611      	mov	r1, r2
 800db02:	4618      	mov	r0, r3
 800db04:	f7f7 f8c3 	bl	8004c8e <HAL_PCD_EP_SetStall>
 800db08:	4603      	mov	r3, r0
 800db0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800db0c:	7bfb      	ldrb	r3, [r7, #15]
 800db0e:	4618      	mov	r0, r3
 800db10:	f000 f8ca 	bl	800dca8 <USBD_Get_USB_Status>
 800db14:	4603      	mov	r3, r0
 800db16:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800db18:	7bbb      	ldrb	r3, [r7, #14]
}
 800db1a:	4618      	mov	r0, r3
 800db1c:	3710      	adds	r7, #16
 800db1e:	46bd      	mov	sp, r7
 800db20:	bd80      	pop	{r7, pc}

0800db22 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db22:	b580      	push	{r7, lr}
 800db24:	b084      	sub	sp, #16
 800db26:	af00      	add	r7, sp, #0
 800db28:	6078      	str	r0, [r7, #4]
 800db2a:	460b      	mov	r3, r1
 800db2c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800db2e:	2300      	movs	r3, #0
 800db30:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800db32:	2300      	movs	r3, #0
 800db34:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800db36:	687b      	ldr	r3, [r7, #4]
 800db38:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800db3c:	78fa      	ldrb	r2, [r7, #3]
 800db3e:	4611      	mov	r1, r2
 800db40:	4618      	mov	r0, r3
 800db42:	f7f7 f908 	bl	8004d56 <HAL_PCD_EP_ClrStall>
 800db46:	4603      	mov	r3, r0
 800db48:	73fb      	strb	r3, [r7, #15]
    
  usb_status =  USBD_Get_USB_Status(hal_status);  
 800db4a:	7bfb      	ldrb	r3, [r7, #15]
 800db4c:	4618      	mov	r0, r3
 800db4e:	f000 f8ab 	bl	800dca8 <USBD_Get_USB_Status>
 800db52:	4603      	mov	r3, r0
 800db54:	73bb      	strb	r3, [r7, #14]
  
  return usb_status; 
 800db56:	7bbb      	ldrb	r3, [r7, #14]
}
 800db58:	4618      	mov	r0, r3
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800db60:	b480      	push	{r7}
 800db62:	b085      	sub	sp, #20
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
 800db68:	460b      	mov	r3, r1
 800db6a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800db6c:	687b      	ldr	r3, [r7, #4]
 800db6e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800db72:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800db74:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800db78:	2b00      	cmp	r3, #0
 800db7a:	da0b      	bge.n	800db94 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800db7c:	78fb      	ldrb	r3, [r7, #3]
 800db7e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db82:	68f9      	ldr	r1, [r7, #12]
 800db84:	4613      	mov	r3, r2
 800db86:	00db      	lsls	r3, r3, #3
 800db88:	1a9b      	subs	r3, r3, r2
 800db8a:	009b      	lsls	r3, r3, #2
 800db8c:	440b      	add	r3, r1
 800db8e:	333e      	adds	r3, #62	; 0x3e
 800db90:	781b      	ldrb	r3, [r3, #0]
 800db92:	e00b      	b.n	800dbac <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800db94:	78fb      	ldrb	r3, [r7, #3]
 800db96:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800db9a:	68f9      	ldr	r1, [r7, #12]
 800db9c:	4613      	mov	r3, r2
 800db9e:	00db      	lsls	r3, r3, #3
 800dba0:	1a9b      	subs	r3, r3, r2
 800dba2:	009b      	lsls	r3, r3, #2
 800dba4:	440b      	add	r3, r1
 800dba6:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800dbaa:	781b      	ldrb	r3, [r3, #0]
  }
}
 800dbac:	4618      	mov	r0, r3
 800dbae:	3714      	adds	r7, #20
 800dbb0:	46bd      	mov	sp, r7
 800dbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbb6:	4770      	bx	lr

0800dbb8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800dbb8:	b580      	push	{r7, lr}
 800dbba:	b084      	sub	sp, #16
 800dbbc:	af00      	add	r7, sp, #0
 800dbbe:	6078      	str	r0, [r7, #4]
 800dbc0:	460b      	mov	r3, r1
 800dbc2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dbc4:	2300      	movs	r3, #0
 800dbc6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dbc8:	2300      	movs	r3, #0
 800dbca:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dbd2:	78fa      	ldrb	r2, [r7, #3]
 800dbd4:	4611      	mov	r1, r2
 800dbd6:	4618      	mov	r0, r3
 800dbd8:	f7f6 fed5 	bl	8004986 <HAL_PCD_SetAddress>
 800dbdc:	4603      	mov	r3, r0
 800dbde:	73fb      	strb	r3, [r7, #15]
  
  usb_status =  USBD_Get_USB_Status(hal_status);
 800dbe0:	7bfb      	ldrb	r3, [r7, #15]
 800dbe2:	4618      	mov	r0, r3
 800dbe4:	f000 f860 	bl	800dca8 <USBD_Get_USB_Status>
 800dbe8:	4603      	mov	r3, r0
 800dbea:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;  
 800dbec:	7bbb      	ldrb	r3, [r7, #14]
}
 800dbee:	4618      	mov	r0, r3
 800dbf0:	3710      	adds	r7, #16
 800dbf2:	46bd      	mov	sp, r7
 800dbf4:	bd80      	pop	{r7, pc}

0800dbf6 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800dbf6:	b580      	push	{r7, lr}
 800dbf8:	b086      	sub	sp, #24
 800dbfa:	af00      	add	r7, sp, #0
 800dbfc:	60f8      	str	r0, [r7, #12]
 800dbfe:	607a      	str	r2, [r7, #4]
 800dc00:	461a      	mov	r2, r3
 800dc02:	460b      	mov	r3, r1
 800dc04:	72fb      	strb	r3, [r7, #11]
 800dc06:	4613      	mov	r3, r2
 800dc08:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc0a:	2300      	movs	r3, #0
 800dc0c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800dc12:	68fb      	ldr	r3, [r7, #12]
 800dc14:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800dc18:	893b      	ldrh	r3, [r7, #8]
 800dc1a:	7af9      	ldrb	r1, [r7, #11]
 800dc1c:	687a      	ldr	r2, [r7, #4]
 800dc1e:	f7f6 ffec 	bl	8004bfa <HAL_PCD_EP_Transmit>
 800dc22:	4603      	mov	r3, r0
 800dc24:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status); 
 800dc26:	7dfb      	ldrb	r3, [r7, #23]
 800dc28:	4618      	mov	r0, r3
 800dc2a:	f000 f83d 	bl	800dca8 <USBD_Get_USB_Status>
 800dc2e:	4603      	mov	r3, r0
 800dc30:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800dc32:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc34:	4618      	mov	r0, r3
 800dc36:	3718      	adds	r7, #24
 800dc38:	46bd      	mov	sp, r7
 800dc3a:	bd80      	pop	{r7, pc}

0800dc3c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800dc3c:	b580      	push	{r7, lr}
 800dc3e:	b086      	sub	sp, #24
 800dc40:	af00      	add	r7, sp, #0
 800dc42:	60f8      	str	r0, [r7, #12]
 800dc44:	607a      	str	r2, [r7, #4]
 800dc46:	461a      	mov	r2, r3
 800dc48:	460b      	mov	r3, r1
 800dc4a:	72fb      	strb	r3, [r7, #11]
 800dc4c:	4613      	mov	r3, r2
 800dc4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800dc50:	2300      	movs	r3, #0
 800dc52:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dc54:	2300      	movs	r3, #0
 800dc56:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800dc58:	68fb      	ldr	r3, [r7, #12]
 800dc5a:	f8d3 0298 	ldr.w	r0, [r3, #664]	; 0x298
 800dc5e:	893b      	ldrh	r3, [r7, #8]
 800dc60:	7af9      	ldrb	r1, [r7, #11]
 800dc62:	687a      	ldr	r2, [r7, #4]
 800dc64:	f7f6 ff66 	bl	8004b34 <HAL_PCD_EP_Receive>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	75fb      	strb	r3, [r7, #23]
  
  usb_status =  USBD_Get_USB_Status(hal_status);   
 800dc6c:	7dfb      	ldrb	r3, [r7, #23]
 800dc6e:	4618      	mov	r0, r3
 800dc70:	f000 f81a 	bl	800dca8 <USBD_Get_USB_Status>
 800dc74:	4603      	mov	r3, r0
 800dc76:	75bb      	strb	r3, [r7, #22]
  
  return usb_status; 
 800dc78:	7dbb      	ldrb	r3, [r7, #22]
}
 800dc7a:	4618      	mov	r0, r3
 800dc7c:	3718      	adds	r7, #24
 800dc7e:	46bd      	mov	sp, r7
 800dc80:	bd80      	pop	{r7, pc}

0800dc82 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800dc82:	b580      	push	{r7, lr}
 800dc84:	b082      	sub	sp, #8
 800dc86:	af00      	add	r7, sp, #0
 800dc88:	6078      	str	r0, [r7, #4]
 800dc8a:	460b      	mov	r3, r1
 800dc8c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
 800dc94:	78fa      	ldrb	r2, [r7, #3]
 800dc96:	4611      	mov	r1, r2
 800dc98:	4618      	mov	r0, r3
 800dc9a:	f7f6 ff96 	bl	8004bca <HAL_PCD_EP_GetRxCount>
 800dc9e:	4603      	mov	r3, r0
}
 800dca0:	4618      	mov	r0, r3
 800dca2:	3708      	adds	r7, #8
 800dca4:	46bd      	mov	sp, r7
 800dca6:	bd80      	pop	{r7, pc}

0800dca8 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800dca8:	b480      	push	{r7}
 800dcaa:	b085      	sub	sp, #20
 800dcac:	af00      	add	r7, sp, #0
 800dcae:	4603      	mov	r3, r0
 800dcb0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800dcb6:	79fb      	ldrb	r3, [r7, #7]
 800dcb8:	2b03      	cmp	r3, #3
 800dcba:	d817      	bhi.n	800dcec <USBD_Get_USB_Status+0x44>
 800dcbc:	a201      	add	r2, pc, #4	; (adr r2, 800dcc4 <USBD_Get_USB_Status+0x1c>)
 800dcbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dcc2:	bf00      	nop
 800dcc4:	0800dcd5 	.word	0x0800dcd5
 800dcc8:	0800dcdb 	.word	0x0800dcdb
 800dccc:	0800dce1 	.word	0x0800dce1
 800dcd0:	0800dce7 	.word	0x0800dce7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	73fb      	strb	r3, [r7, #15]
    break;
 800dcd8:	e00b      	b.n	800dcf2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800dcda:	2302      	movs	r3, #2
 800dcdc:	73fb      	strb	r3, [r7, #15]
    break;
 800dcde:	e008      	b.n	800dcf2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800dce0:	2301      	movs	r3, #1
 800dce2:	73fb      	strb	r3, [r7, #15]
    break;
 800dce4:	e005      	b.n	800dcf2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800dce6:	2302      	movs	r3, #2
 800dce8:	73fb      	strb	r3, [r7, #15]
    break;
 800dcea:	e002      	b.n	800dcf2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800dcec:	2302      	movs	r3, #2
 800dcee:	73fb      	strb	r3, [r7, #15]
    break;
 800dcf0:	bf00      	nop
  }
  return usb_status;
 800dcf2:	7bfb      	ldrb	r3, [r7, #15]
}
 800dcf4:	4618      	mov	r0, r3
 800dcf6:	3714      	adds	r7, #20
 800dcf8:	46bd      	mov	sp, r7
 800dcfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcfe:	4770      	bx	lr

0800dd00 <__libc_init_array>:
 800dd00:	b570      	push	{r4, r5, r6, lr}
 800dd02:	4e0d      	ldr	r6, [pc, #52]	; (800dd38 <__libc_init_array+0x38>)
 800dd04:	4c0d      	ldr	r4, [pc, #52]	; (800dd3c <__libc_init_array+0x3c>)
 800dd06:	1ba4      	subs	r4, r4, r6
 800dd08:	10a4      	asrs	r4, r4, #2
 800dd0a:	2500      	movs	r5, #0
 800dd0c:	42a5      	cmp	r5, r4
 800dd0e:	d109      	bne.n	800dd24 <__libc_init_array+0x24>
 800dd10:	4e0b      	ldr	r6, [pc, #44]	; (800dd40 <__libc_init_array+0x40>)
 800dd12:	4c0c      	ldr	r4, [pc, #48]	; (800dd44 <__libc_init_array+0x44>)
 800dd14:	f003 fd6e 	bl	80117f4 <_init>
 800dd18:	1ba4      	subs	r4, r4, r6
 800dd1a:	10a4      	asrs	r4, r4, #2
 800dd1c:	2500      	movs	r5, #0
 800dd1e:	42a5      	cmp	r5, r4
 800dd20:	d105      	bne.n	800dd2e <__libc_init_array+0x2e>
 800dd22:	bd70      	pop	{r4, r5, r6, pc}
 800dd24:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd28:	4798      	blx	r3
 800dd2a:	3501      	adds	r5, #1
 800dd2c:	e7ee      	b.n	800dd0c <__libc_init_array+0xc>
 800dd2e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800dd32:	4798      	blx	r3
 800dd34:	3501      	adds	r5, #1
 800dd36:	e7f2      	b.n	800dd1e <__libc_init_array+0x1e>
 800dd38:	08012290 	.word	0x08012290
 800dd3c:	08012290 	.word	0x08012290
 800dd40:	08012290 	.word	0x08012290
 800dd44:	08012294 	.word	0x08012294

0800dd48 <malloc>:
 800dd48:	4b02      	ldr	r3, [pc, #8]	; (800dd54 <malloc+0xc>)
 800dd4a:	4601      	mov	r1, r0
 800dd4c:	6818      	ldr	r0, [r3, #0]
 800dd4e:	f000 b86d 	b.w	800de2c <_malloc_r>
 800dd52:	bf00      	nop
 800dd54:	20000184 	.word	0x20000184

0800dd58 <free>:
 800dd58:	4b02      	ldr	r3, [pc, #8]	; (800dd64 <free+0xc>)
 800dd5a:	4601      	mov	r1, r0
 800dd5c:	6818      	ldr	r0, [r3, #0]
 800dd5e:	f000 b817 	b.w	800dd90 <_free_r>
 800dd62:	bf00      	nop
 800dd64:	20000184 	.word	0x20000184

0800dd68 <memcpy>:
 800dd68:	b510      	push	{r4, lr}
 800dd6a:	1e43      	subs	r3, r0, #1
 800dd6c:	440a      	add	r2, r1
 800dd6e:	4291      	cmp	r1, r2
 800dd70:	d100      	bne.n	800dd74 <memcpy+0xc>
 800dd72:	bd10      	pop	{r4, pc}
 800dd74:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dd78:	f803 4f01 	strb.w	r4, [r3, #1]!
 800dd7c:	e7f7      	b.n	800dd6e <memcpy+0x6>

0800dd7e <memset>:
 800dd7e:	4402      	add	r2, r0
 800dd80:	4603      	mov	r3, r0
 800dd82:	4293      	cmp	r3, r2
 800dd84:	d100      	bne.n	800dd88 <memset+0xa>
 800dd86:	4770      	bx	lr
 800dd88:	f803 1b01 	strb.w	r1, [r3], #1
 800dd8c:	e7f9      	b.n	800dd82 <memset+0x4>
	...

0800dd90 <_free_r>:
 800dd90:	b538      	push	{r3, r4, r5, lr}
 800dd92:	4605      	mov	r5, r0
 800dd94:	2900      	cmp	r1, #0
 800dd96:	d045      	beq.n	800de24 <_free_r+0x94>
 800dd98:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800dd9c:	1f0c      	subs	r4, r1, #4
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	bfb8      	it	lt
 800dda2:	18e4      	addlt	r4, r4, r3
 800dda4:	f002 ff50 	bl	8010c48 <__malloc_lock>
 800dda8:	4a1f      	ldr	r2, [pc, #124]	; (800de28 <_free_r+0x98>)
 800ddaa:	6813      	ldr	r3, [r2, #0]
 800ddac:	4610      	mov	r0, r2
 800ddae:	b933      	cbnz	r3, 800ddbe <_free_r+0x2e>
 800ddb0:	6063      	str	r3, [r4, #4]
 800ddb2:	6014      	str	r4, [r2, #0]
 800ddb4:	4628      	mov	r0, r5
 800ddb6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddba:	f002 bf46 	b.w	8010c4a <__malloc_unlock>
 800ddbe:	42a3      	cmp	r3, r4
 800ddc0:	d90c      	bls.n	800dddc <_free_r+0x4c>
 800ddc2:	6821      	ldr	r1, [r4, #0]
 800ddc4:	1862      	adds	r2, r4, r1
 800ddc6:	4293      	cmp	r3, r2
 800ddc8:	bf04      	itt	eq
 800ddca:	681a      	ldreq	r2, [r3, #0]
 800ddcc:	685b      	ldreq	r3, [r3, #4]
 800ddce:	6063      	str	r3, [r4, #4]
 800ddd0:	bf04      	itt	eq
 800ddd2:	1852      	addeq	r2, r2, r1
 800ddd4:	6022      	streq	r2, [r4, #0]
 800ddd6:	6004      	str	r4, [r0, #0]
 800ddd8:	e7ec      	b.n	800ddb4 <_free_r+0x24>
 800ddda:	4613      	mov	r3, r2
 800dddc:	685a      	ldr	r2, [r3, #4]
 800ddde:	b10a      	cbz	r2, 800dde4 <_free_r+0x54>
 800dde0:	42a2      	cmp	r2, r4
 800dde2:	d9fa      	bls.n	800ddda <_free_r+0x4a>
 800dde4:	6819      	ldr	r1, [r3, #0]
 800dde6:	1858      	adds	r0, r3, r1
 800dde8:	42a0      	cmp	r0, r4
 800ddea:	d10b      	bne.n	800de04 <_free_r+0x74>
 800ddec:	6820      	ldr	r0, [r4, #0]
 800ddee:	4401      	add	r1, r0
 800ddf0:	1858      	adds	r0, r3, r1
 800ddf2:	4282      	cmp	r2, r0
 800ddf4:	6019      	str	r1, [r3, #0]
 800ddf6:	d1dd      	bne.n	800ddb4 <_free_r+0x24>
 800ddf8:	6810      	ldr	r0, [r2, #0]
 800ddfa:	6852      	ldr	r2, [r2, #4]
 800ddfc:	605a      	str	r2, [r3, #4]
 800ddfe:	4401      	add	r1, r0
 800de00:	6019      	str	r1, [r3, #0]
 800de02:	e7d7      	b.n	800ddb4 <_free_r+0x24>
 800de04:	d902      	bls.n	800de0c <_free_r+0x7c>
 800de06:	230c      	movs	r3, #12
 800de08:	602b      	str	r3, [r5, #0]
 800de0a:	e7d3      	b.n	800ddb4 <_free_r+0x24>
 800de0c:	6820      	ldr	r0, [r4, #0]
 800de0e:	1821      	adds	r1, r4, r0
 800de10:	428a      	cmp	r2, r1
 800de12:	bf04      	itt	eq
 800de14:	6811      	ldreq	r1, [r2, #0]
 800de16:	6852      	ldreq	r2, [r2, #4]
 800de18:	6062      	str	r2, [r4, #4]
 800de1a:	bf04      	itt	eq
 800de1c:	1809      	addeq	r1, r1, r0
 800de1e:	6021      	streq	r1, [r4, #0]
 800de20:	605c      	str	r4, [r3, #4]
 800de22:	e7c7      	b.n	800ddb4 <_free_r+0x24>
 800de24:	bd38      	pop	{r3, r4, r5, pc}
 800de26:	bf00      	nop
 800de28:	20000994 	.word	0x20000994

0800de2c <_malloc_r>:
 800de2c:	b570      	push	{r4, r5, r6, lr}
 800de2e:	1ccd      	adds	r5, r1, #3
 800de30:	f025 0503 	bic.w	r5, r5, #3
 800de34:	3508      	adds	r5, #8
 800de36:	2d0c      	cmp	r5, #12
 800de38:	bf38      	it	cc
 800de3a:	250c      	movcc	r5, #12
 800de3c:	2d00      	cmp	r5, #0
 800de3e:	4606      	mov	r6, r0
 800de40:	db01      	blt.n	800de46 <_malloc_r+0x1a>
 800de42:	42a9      	cmp	r1, r5
 800de44:	d903      	bls.n	800de4e <_malloc_r+0x22>
 800de46:	230c      	movs	r3, #12
 800de48:	6033      	str	r3, [r6, #0]
 800de4a:	2000      	movs	r0, #0
 800de4c:	bd70      	pop	{r4, r5, r6, pc}
 800de4e:	f002 fefb 	bl	8010c48 <__malloc_lock>
 800de52:	4a21      	ldr	r2, [pc, #132]	; (800ded8 <_malloc_r+0xac>)
 800de54:	6814      	ldr	r4, [r2, #0]
 800de56:	4621      	mov	r1, r4
 800de58:	b991      	cbnz	r1, 800de80 <_malloc_r+0x54>
 800de5a:	4c20      	ldr	r4, [pc, #128]	; (800dedc <_malloc_r+0xb0>)
 800de5c:	6823      	ldr	r3, [r4, #0]
 800de5e:	b91b      	cbnz	r3, 800de68 <_malloc_r+0x3c>
 800de60:	4630      	mov	r0, r6
 800de62:	f000 fe7b 	bl	800eb5c <_sbrk_r>
 800de66:	6020      	str	r0, [r4, #0]
 800de68:	4629      	mov	r1, r5
 800de6a:	4630      	mov	r0, r6
 800de6c:	f000 fe76 	bl	800eb5c <_sbrk_r>
 800de70:	1c43      	adds	r3, r0, #1
 800de72:	d124      	bne.n	800debe <_malloc_r+0x92>
 800de74:	230c      	movs	r3, #12
 800de76:	6033      	str	r3, [r6, #0]
 800de78:	4630      	mov	r0, r6
 800de7a:	f002 fee6 	bl	8010c4a <__malloc_unlock>
 800de7e:	e7e4      	b.n	800de4a <_malloc_r+0x1e>
 800de80:	680b      	ldr	r3, [r1, #0]
 800de82:	1b5b      	subs	r3, r3, r5
 800de84:	d418      	bmi.n	800deb8 <_malloc_r+0x8c>
 800de86:	2b0b      	cmp	r3, #11
 800de88:	d90f      	bls.n	800deaa <_malloc_r+0x7e>
 800de8a:	600b      	str	r3, [r1, #0]
 800de8c:	50cd      	str	r5, [r1, r3]
 800de8e:	18cc      	adds	r4, r1, r3
 800de90:	4630      	mov	r0, r6
 800de92:	f002 feda 	bl	8010c4a <__malloc_unlock>
 800de96:	f104 000b 	add.w	r0, r4, #11
 800de9a:	1d23      	adds	r3, r4, #4
 800de9c:	f020 0007 	bic.w	r0, r0, #7
 800dea0:	1ac3      	subs	r3, r0, r3
 800dea2:	d0d3      	beq.n	800de4c <_malloc_r+0x20>
 800dea4:	425a      	negs	r2, r3
 800dea6:	50e2      	str	r2, [r4, r3]
 800dea8:	e7d0      	b.n	800de4c <_malloc_r+0x20>
 800deaa:	428c      	cmp	r4, r1
 800deac:	684b      	ldr	r3, [r1, #4]
 800deae:	bf16      	itet	ne
 800deb0:	6063      	strne	r3, [r4, #4]
 800deb2:	6013      	streq	r3, [r2, #0]
 800deb4:	460c      	movne	r4, r1
 800deb6:	e7eb      	b.n	800de90 <_malloc_r+0x64>
 800deb8:	460c      	mov	r4, r1
 800deba:	6849      	ldr	r1, [r1, #4]
 800debc:	e7cc      	b.n	800de58 <_malloc_r+0x2c>
 800debe:	1cc4      	adds	r4, r0, #3
 800dec0:	f024 0403 	bic.w	r4, r4, #3
 800dec4:	42a0      	cmp	r0, r4
 800dec6:	d005      	beq.n	800ded4 <_malloc_r+0xa8>
 800dec8:	1a21      	subs	r1, r4, r0
 800deca:	4630      	mov	r0, r6
 800decc:	f000 fe46 	bl	800eb5c <_sbrk_r>
 800ded0:	3001      	adds	r0, #1
 800ded2:	d0cf      	beq.n	800de74 <_malloc_r+0x48>
 800ded4:	6025      	str	r5, [r4, #0]
 800ded6:	e7db      	b.n	800de90 <_malloc_r+0x64>
 800ded8:	20000994 	.word	0x20000994
 800dedc:	20000998 	.word	0x20000998

0800dee0 <__cvt>:
 800dee0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800dee4:	ec55 4b10 	vmov	r4, r5, d0
 800dee8:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800deea:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800deee:	2d00      	cmp	r5, #0
 800def0:	460e      	mov	r6, r1
 800def2:	4691      	mov	r9, r2
 800def4:	4619      	mov	r1, r3
 800def6:	bfb8      	it	lt
 800def8:	4622      	movlt	r2, r4
 800defa:	462b      	mov	r3, r5
 800defc:	f027 0720 	bic.w	r7, r7, #32
 800df00:	bfbb      	ittet	lt
 800df02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800df06:	461d      	movlt	r5, r3
 800df08:	2300      	movge	r3, #0
 800df0a:	232d      	movlt	r3, #45	; 0x2d
 800df0c:	bfb8      	it	lt
 800df0e:	4614      	movlt	r4, r2
 800df10:	2f46      	cmp	r7, #70	; 0x46
 800df12:	700b      	strb	r3, [r1, #0]
 800df14:	d004      	beq.n	800df20 <__cvt+0x40>
 800df16:	2f45      	cmp	r7, #69	; 0x45
 800df18:	d100      	bne.n	800df1c <__cvt+0x3c>
 800df1a:	3601      	adds	r6, #1
 800df1c:	2102      	movs	r1, #2
 800df1e:	e000      	b.n	800df22 <__cvt+0x42>
 800df20:	2103      	movs	r1, #3
 800df22:	ab03      	add	r3, sp, #12
 800df24:	9301      	str	r3, [sp, #4]
 800df26:	ab02      	add	r3, sp, #8
 800df28:	9300      	str	r3, [sp, #0]
 800df2a:	4632      	mov	r2, r6
 800df2c:	4653      	mov	r3, sl
 800df2e:	ec45 4b10 	vmov	d0, r4, r5
 800df32:	f001 fd85 	bl	800fa40 <_dtoa_r>
 800df36:	2f47      	cmp	r7, #71	; 0x47
 800df38:	4680      	mov	r8, r0
 800df3a:	d102      	bne.n	800df42 <__cvt+0x62>
 800df3c:	f019 0f01 	tst.w	r9, #1
 800df40:	d026      	beq.n	800df90 <__cvt+0xb0>
 800df42:	2f46      	cmp	r7, #70	; 0x46
 800df44:	eb08 0906 	add.w	r9, r8, r6
 800df48:	d111      	bne.n	800df6e <__cvt+0x8e>
 800df4a:	f898 3000 	ldrb.w	r3, [r8]
 800df4e:	2b30      	cmp	r3, #48	; 0x30
 800df50:	d10a      	bne.n	800df68 <__cvt+0x88>
 800df52:	2200      	movs	r2, #0
 800df54:	2300      	movs	r3, #0
 800df56:	4620      	mov	r0, r4
 800df58:	4629      	mov	r1, r5
 800df5a:	f7f2 fdb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800df5e:	b918      	cbnz	r0, 800df68 <__cvt+0x88>
 800df60:	f1c6 0601 	rsb	r6, r6, #1
 800df64:	f8ca 6000 	str.w	r6, [sl]
 800df68:	f8da 3000 	ldr.w	r3, [sl]
 800df6c:	4499      	add	r9, r3
 800df6e:	2200      	movs	r2, #0
 800df70:	2300      	movs	r3, #0
 800df72:	4620      	mov	r0, r4
 800df74:	4629      	mov	r1, r5
 800df76:	f7f2 fda7 	bl	8000ac8 <__aeabi_dcmpeq>
 800df7a:	b938      	cbnz	r0, 800df8c <__cvt+0xac>
 800df7c:	2230      	movs	r2, #48	; 0x30
 800df7e:	9b03      	ldr	r3, [sp, #12]
 800df80:	454b      	cmp	r3, r9
 800df82:	d205      	bcs.n	800df90 <__cvt+0xb0>
 800df84:	1c59      	adds	r1, r3, #1
 800df86:	9103      	str	r1, [sp, #12]
 800df88:	701a      	strb	r2, [r3, #0]
 800df8a:	e7f8      	b.n	800df7e <__cvt+0x9e>
 800df8c:	f8cd 900c 	str.w	r9, [sp, #12]
 800df90:	9b03      	ldr	r3, [sp, #12]
 800df92:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800df94:	eba3 0308 	sub.w	r3, r3, r8
 800df98:	4640      	mov	r0, r8
 800df9a:	6013      	str	r3, [r2, #0]
 800df9c:	b004      	add	sp, #16
 800df9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800dfa2 <__exponent>:
 800dfa2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dfa4:	2900      	cmp	r1, #0
 800dfa6:	4604      	mov	r4, r0
 800dfa8:	bfba      	itte	lt
 800dfaa:	4249      	neglt	r1, r1
 800dfac:	232d      	movlt	r3, #45	; 0x2d
 800dfae:	232b      	movge	r3, #43	; 0x2b
 800dfb0:	2909      	cmp	r1, #9
 800dfb2:	f804 2b02 	strb.w	r2, [r4], #2
 800dfb6:	7043      	strb	r3, [r0, #1]
 800dfb8:	dd20      	ble.n	800dffc <__exponent+0x5a>
 800dfba:	f10d 0307 	add.w	r3, sp, #7
 800dfbe:	461f      	mov	r7, r3
 800dfc0:	260a      	movs	r6, #10
 800dfc2:	fb91 f5f6 	sdiv	r5, r1, r6
 800dfc6:	fb06 1115 	mls	r1, r6, r5, r1
 800dfca:	3130      	adds	r1, #48	; 0x30
 800dfcc:	2d09      	cmp	r5, #9
 800dfce:	f803 1c01 	strb.w	r1, [r3, #-1]
 800dfd2:	f103 32ff 	add.w	r2, r3, #4294967295
 800dfd6:	4629      	mov	r1, r5
 800dfd8:	dc09      	bgt.n	800dfee <__exponent+0x4c>
 800dfda:	3130      	adds	r1, #48	; 0x30
 800dfdc:	3b02      	subs	r3, #2
 800dfde:	f802 1c01 	strb.w	r1, [r2, #-1]
 800dfe2:	42bb      	cmp	r3, r7
 800dfe4:	4622      	mov	r2, r4
 800dfe6:	d304      	bcc.n	800dff2 <__exponent+0x50>
 800dfe8:	1a10      	subs	r0, r2, r0
 800dfea:	b003      	add	sp, #12
 800dfec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dfee:	4613      	mov	r3, r2
 800dff0:	e7e7      	b.n	800dfc2 <__exponent+0x20>
 800dff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dff6:	f804 2b01 	strb.w	r2, [r4], #1
 800dffa:	e7f2      	b.n	800dfe2 <__exponent+0x40>
 800dffc:	2330      	movs	r3, #48	; 0x30
 800dffe:	4419      	add	r1, r3
 800e000:	7083      	strb	r3, [r0, #2]
 800e002:	1d02      	adds	r2, r0, #4
 800e004:	70c1      	strb	r1, [r0, #3]
 800e006:	e7ef      	b.n	800dfe8 <__exponent+0x46>

0800e008 <_printf_float>:
 800e008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e00c:	b08d      	sub	sp, #52	; 0x34
 800e00e:	460c      	mov	r4, r1
 800e010:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800e014:	4616      	mov	r6, r2
 800e016:	461f      	mov	r7, r3
 800e018:	4605      	mov	r5, r0
 800e01a:	f002 fdf5 	bl	8010c08 <_localeconv_r>
 800e01e:	6803      	ldr	r3, [r0, #0]
 800e020:	9304      	str	r3, [sp, #16]
 800e022:	4618      	mov	r0, r3
 800e024:	f7f2 f8d4 	bl	80001d0 <strlen>
 800e028:	2300      	movs	r3, #0
 800e02a:	930a      	str	r3, [sp, #40]	; 0x28
 800e02c:	f8d8 3000 	ldr.w	r3, [r8]
 800e030:	9005      	str	r0, [sp, #20]
 800e032:	3307      	adds	r3, #7
 800e034:	f023 0307 	bic.w	r3, r3, #7
 800e038:	f103 0208 	add.w	r2, r3, #8
 800e03c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800e040:	f8d4 b000 	ldr.w	fp, [r4]
 800e044:	f8c8 2000 	str.w	r2, [r8]
 800e048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800e050:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800e054:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800e058:	9307      	str	r3, [sp, #28]
 800e05a:	f8cd 8018 	str.w	r8, [sp, #24]
 800e05e:	f04f 32ff 	mov.w	r2, #4294967295
 800e062:	4ba7      	ldr	r3, [pc, #668]	; (800e300 <_printf_float+0x2f8>)
 800e064:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e068:	f7f2 fd60 	bl	8000b2c <__aeabi_dcmpun>
 800e06c:	bb70      	cbnz	r0, 800e0cc <_printf_float+0xc4>
 800e06e:	f04f 32ff 	mov.w	r2, #4294967295
 800e072:	4ba3      	ldr	r3, [pc, #652]	; (800e300 <_printf_float+0x2f8>)
 800e074:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800e078:	f7f2 fd3a 	bl	8000af0 <__aeabi_dcmple>
 800e07c:	bb30      	cbnz	r0, 800e0cc <_printf_float+0xc4>
 800e07e:	2200      	movs	r2, #0
 800e080:	2300      	movs	r3, #0
 800e082:	4640      	mov	r0, r8
 800e084:	4649      	mov	r1, r9
 800e086:	f7f2 fd29 	bl	8000adc <__aeabi_dcmplt>
 800e08a:	b110      	cbz	r0, 800e092 <_printf_float+0x8a>
 800e08c:	232d      	movs	r3, #45	; 0x2d
 800e08e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e092:	4a9c      	ldr	r2, [pc, #624]	; (800e304 <_printf_float+0x2fc>)
 800e094:	4b9c      	ldr	r3, [pc, #624]	; (800e308 <_printf_float+0x300>)
 800e096:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e09a:	bf8c      	ite	hi
 800e09c:	4690      	movhi	r8, r2
 800e09e:	4698      	movls	r8, r3
 800e0a0:	2303      	movs	r3, #3
 800e0a2:	f02b 0204 	bic.w	r2, fp, #4
 800e0a6:	6123      	str	r3, [r4, #16]
 800e0a8:	6022      	str	r2, [r4, #0]
 800e0aa:	f04f 0900 	mov.w	r9, #0
 800e0ae:	9700      	str	r7, [sp, #0]
 800e0b0:	4633      	mov	r3, r6
 800e0b2:	aa0b      	add	r2, sp, #44	; 0x2c
 800e0b4:	4621      	mov	r1, r4
 800e0b6:	4628      	mov	r0, r5
 800e0b8:	f000 f9e6 	bl	800e488 <_printf_common>
 800e0bc:	3001      	adds	r0, #1
 800e0be:	f040 808d 	bne.w	800e1dc <_printf_float+0x1d4>
 800e0c2:	f04f 30ff 	mov.w	r0, #4294967295
 800e0c6:	b00d      	add	sp, #52	; 0x34
 800e0c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e0cc:	4642      	mov	r2, r8
 800e0ce:	464b      	mov	r3, r9
 800e0d0:	4640      	mov	r0, r8
 800e0d2:	4649      	mov	r1, r9
 800e0d4:	f7f2 fd2a 	bl	8000b2c <__aeabi_dcmpun>
 800e0d8:	b110      	cbz	r0, 800e0e0 <_printf_float+0xd8>
 800e0da:	4a8c      	ldr	r2, [pc, #560]	; (800e30c <_printf_float+0x304>)
 800e0dc:	4b8c      	ldr	r3, [pc, #560]	; (800e310 <_printf_float+0x308>)
 800e0de:	e7da      	b.n	800e096 <_printf_float+0x8e>
 800e0e0:	6861      	ldr	r1, [r4, #4]
 800e0e2:	1c4b      	adds	r3, r1, #1
 800e0e4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800e0e8:	a80a      	add	r0, sp, #40	; 0x28
 800e0ea:	d13e      	bne.n	800e16a <_printf_float+0x162>
 800e0ec:	2306      	movs	r3, #6
 800e0ee:	6063      	str	r3, [r4, #4]
 800e0f0:	2300      	movs	r3, #0
 800e0f2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e0f6:	ab09      	add	r3, sp, #36	; 0x24
 800e0f8:	9300      	str	r3, [sp, #0]
 800e0fa:	ec49 8b10 	vmov	d0, r8, r9
 800e0fe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e102:	6022      	str	r2, [r4, #0]
 800e104:	f8cd a004 	str.w	sl, [sp, #4]
 800e108:	6861      	ldr	r1, [r4, #4]
 800e10a:	4628      	mov	r0, r5
 800e10c:	f7ff fee8 	bl	800dee0 <__cvt>
 800e110:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800e114:	2b47      	cmp	r3, #71	; 0x47
 800e116:	4680      	mov	r8, r0
 800e118:	d109      	bne.n	800e12e <_printf_float+0x126>
 800e11a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e11c:	1cd8      	adds	r0, r3, #3
 800e11e:	db02      	blt.n	800e126 <_printf_float+0x11e>
 800e120:	6862      	ldr	r2, [r4, #4]
 800e122:	4293      	cmp	r3, r2
 800e124:	dd47      	ble.n	800e1b6 <_printf_float+0x1ae>
 800e126:	f1aa 0a02 	sub.w	sl, sl, #2
 800e12a:	fa5f fa8a 	uxtb.w	sl, sl
 800e12e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e132:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e134:	d824      	bhi.n	800e180 <_printf_float+0x178>
 800e136:	3901      	subs	r1, #1
 800e138:	4652      	mov	r2, sl
 800e13a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800e13e:	9109      	str	r1, [sp, #36]	; 0x24
 800e140:	f7ff ff2f 	bl	800dfa2 <__exponent>
 800e144:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e146:	1813      	adds	r3, r2, r0
 800e148:	2a01      	cmp	r2, #1
 800e14a:	4681      	mov	r9, r0
 800e14c:	6123      	str	r3, [r4, #16]
 800e14e:	dc02      	bgt.n	800e156 <_printf_float+0x14e>
 800e150:	6822      	ldr	r2, [r4, #0]
 800e152:	07d1      	lsls	r1, r2, #31
 800e154:	d501      	bpl.n	800e15a <_printf_float+0x152>
 800e156:	3301      	adds	r3, #1
 800e158:	6123      	str	r3, [r4, #16]
 800e15a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800e15e:	2b00      	cmp	r3, #0
 800e160:	d0a5      	beq.n	800e0ae <_printf_float+0xa6>
 800e162:	232d      	movs	r3, #45	; 0x2d
 800e164:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e168:	e7a1      	b.n	800e0ae <_printf_float+0xa6>
 800e16a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800e16e:	f000 8177 	beq.w	800e460 <_printf_float+0x458>
 800e172:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800e176:	d1bb      	bne.n	800e0f0 <_printf_float+0xe8>
 800e178:	2900      	cmp	r1, #0
 800e17a:	d1b9      	bne.n	800e0f0 <_printf_float+0xe8>
 800e17c:	2301      	movs	r3, #1
 800e17e:	e7b6      	b.n	800e0ee <_printf_float+0xe6>
 800e180:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800e184:	d119      	bne.n	800e1ba <_printf_float+0x1b2>
 800e186:	2900      	cmp	r1, #0
 800e188:	6863      	ldr	r3, [r4, #4]
 800e18a:	dd0c      	ble.n	800e1a6 <_printf_float+0x19e>
 800e18c:	6121      	str	r1, [r4, #16]
 800e18e:	b913      	cbnz	r3, 800e196 <_printf_float+0x18e>
 800e190:	6822      	ldr	r2, [r4, #0]
 800e192:	07d2      	lsls	r2, r2, #31
 800e194:	d502      	bpl.n	800e19c <_printf_float+0x194>
 800e196:	3301      	adds	r3, #1
 800e198:	440b      	add	r3, r1
 800e19a:	6123      	str	r3, [r4, #16]
 800e19c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e19e:	65a3      	str	r3, [r4, #88]	; 0x58
 800e1a0:	f04f 0900 	mov.w	r9, #0
 800e1a4:	e7d9      	b.n	800e15a <_printf_float+0x152>
 800e1a6:	b913      	cbnz	r3, 800e1ae <_printf_float+0x1a6>
 800e1a8:	6822      	ldr	r2, [r4, #0]
 800e1aa:	07d0      	lsls	r0, r2, #31
 800e1ac:	d501      	bpl.n	800e1b2 <_printf_float+0x1aa>
 800e1ae:	3302      	adds	r3, #2
 800e1b0:	e7f3      	b.n	800e19a <_printf_float+0x192>
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	e7f1      	b.n	800e19a <_printf_float+0x192>
 800e1b6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800e1ba:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800e1be:	4293      	cmp	r3, r2
 800e1c0:	db05      	blt.n	800e1ce <_printf_float+0x1c6>
 800e1c2:	6822      	ldr	r2, [r4, #0]
 800e1c4:	6123      	str	r3, [r4, #16]
 800e1c6:	07d1      	lsls	r1, r2, #31
 800e1c8:	d5e8      	bpl.n	800e19c <_printf_float+0x194>
 800e1ca:	3301      	adds	r3, #1
 800e1cc:	e7e5      	b.n	800e19a <_printf_float+0x192>
 800e1ce:	2b00      	cmp	r3, #0
 800e1d0:	bfd4      	ite	le
 800e1d2:	f1c3 0302 	rsble	r3, r3, #2
 800e1d6:	2301      	movgt	r3, #1
 800e1d8:	4413      	add	r3, r2
 800e1da:	e7de      	b.n	800e19a <_printf_float+0x192>
 800e1dc:	6823      	ldr	r3, [r4, #0]
 800e1de:	055a      	lsls	r2, r3, #21
 800e1e0:	d407      	bmi.n	800e1f2 <_printf_float+0x1ea>
 800e1e2:	6923      	ldr	r3, [r4, #16]
 800e1e4:	4642      	mov	r2, r8
 800e1e6:	4631      	mov	r1, r6
 800e1e8:	4628      	mov	r0, r5
 800e1ea:	47b8      	blx	r7
 800e1ec:	3001      	adds	r0, #1
 800e1ee:	d12b      	bne.n	800e248 <_printf_float+0x240>
 800e1f0:	e767      	b.n	800e0c2 <_printf_float+0xba>
 800e1f2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800e1f6:	f240 80dc 	bls.w	800e3b2 <_printf_float+0x3aa>
 800e1fa:	2200      	movs	r2, #0
 800e1fc:	2300      	movs	r3, #0
 800e1fe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e202:	f7f2 fc61 	bl	8000ac8 <__aeabi_dcmpeq>
 800e206:	2800      	cmp	r0, #0
 800e208:	d033      	beq.n	800e272 <_printf_float+0x26a>
 800e20a:	2301      	movs	r3, #1
 800e20c:	4a41      	ldr	r2, [pc, #260]	; (800e314 <_printf_float+0x30c>)
 800e20e:	4631      	mov	r1, r6
 800e210:	4628      	mov	r0, r5
 800e212:	47b8      	blx	r7
 800e214:	3001      	adds	r0, #1
 800e216:	f43f af54 	beq.w	800e0c2 <_printf_float+0xba>
 800e21a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e21e:	429a      	cmp	r2, r3
 800e220:	db02      	blt.n	800e228 <_printf_float+0x220>
 800e222:	6823      	ldr	r3, [r4, #0]
 800e224:	07d8      	lsls	r0, r3, #31
 800e226:	d50f      	bpl.n	800e248 <_printf_float+0x240>
 800e228:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e22c:	4631      	mov	r1, r6
 800e22e:	4628      	mov	r0, r5
 800e230:	47b8      	blx	r7
 800e232:	3001      	adds	r0, #1
 800e234:	f43f af45 	beq.w	800e0c2 <_printf_float+0xba>
 800e238:	f04f 0800 	mov.w	r8, #0
 800e23c:	f104 091a 	add.w	r9, r4, #26
 800e240:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e242:	3b01      	subs	r3, #1
 800e244:	4543      	cmp	r3, r8
 800e246:	dc09      	bgt.n	800e25c <_printf_float+0x254>
 800e248:	6823      	ldr	r3, [r4, #0]
 800e24a:	079b      	lsls	r3, r3, #30
 800e24c:	f100 8103 	bmi.w	800e456 <_printf_float+0x44e>
 800e250:	68e0      	ldr	r0, [r4, #12]
 800e252:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e254:	4298      	cmp	r0, r3
 800e256:	bfb8      	it	lt
 800e258:	4618      	movlt	r0, r3
 800e25a:	e734      	b.n	800e0c6 <_printf_float+0xbe>
 800e25c:	2301      	movs	r3, #1
 800e25e:	464a      	mov	r2, r9
 800e260:	4631      	mov	r1, r6
 800e262:	4628      	mov	r0, r5
 800e264:	47b8      	blx	r7
 800e266:	3001      	adds	r0, #1
 800e268:	f43f af2b 	beq.w	800e0c2 <_printf_float+0xba>
 800e26c:	f108 0801 	add.w	r8, r8, #1
 800e270:	e7e6      	b.n	800e240 <_printf_float+0x238>
 800e272:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e274:	2b00      	cmp	r3, #0
 800e276:	dc2b      	bgt.n	800e2d0 <_printf_float+0x2c8>
 800e278:	2301      	movs	r3, #1
 800e27a:	4a26      	ldr	r2, [pc, #152]	; (800e314 <_printf_float+0x30c>)
 800e27c:	4631      	mov	r1, r6
 800e27e:	4628      	mov	r0, r5
 800e280:	47b8      	blx	r7
 800e282:	3001      	adds	r0, #1
 800e284:	f43f af1d 	beq.w	800e0c2 <_printf_float+0xba>
 800e288:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e28a:	b923      	cbnz	r3, 800e296 <_printf_float+0x28e>
 800e28c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e28e:	b913      	cbnz	r3, 800e296 <_printf_float+0x28e>
 800e290:	6823      	ldr	r3, [r4, #0]
 800e292:	07d9      	lsls	r1, r3, #31
 800e294:	d5d8      	bpl.n	800e248 <_printf_float+0x240>
 800e296:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e29a:	4631      	mov	r1, r6
 800e29c:	4628      	mov	r0, r5
 800e29e:	47b8      	blx	r7
 800e2a0:	3001      	adds	r0, #1
 800e2a2:	f43f af0e 	beq.w	800e0c2 <_printf_float+0xba>
 800e2a6:	f04f 0900 	mov.w	r9, #0
 800e2aa:	f104 0a1a 	add.w	sl, r4, #26
 800e2ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e2b0:	425b      	negs	r3, r3
 800e2b2:	454b      	cmp	r3, r9
 800e2b4:	dc01      	bgt.n	800e2ba <_printf_float+0x2b2>
 800e2b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e2b8:	e794      	b.n	800e1e4 <_printf_float+0x1dc>
 800e2ba:	2301      	movs	r3, #1
 800e2bc:	4652      	mov	r2, sl
 800e2be:	4631      	mov	r1, r6
 800e2c0:	4628      	mov	r0, r5
 800e2c2:	47b8      	blx	r7
 800e2c4:	3001      	adds	r0, #1
 800e2c6:	f43f aefc 	beq.w	800e0c2 <_printf_float+0xba>
 800e2ca:	f109 0901 	add.w	r9, r9, #1
 800e2ce:	e7ee      	b.n	800e2ae <_printf_float+0x2a6>
 800e2d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e2d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800e2d4:	429a      	cmp	r2, r3
 800e2d6:	bfa8      	it	ge
 800e2d8:	461a      	movge	r2, r3
 800e2da:	2a00      	cmp	r2, #0
 800e2dc:	4691      	mov	r9, r2
 800e2de:	dd07      	ble.n	800e2f0 <_printf_float+0x2e8>
 800e2e0:	4613      	mov	r3, r2
 800e2e2:	4631      	mov	r1, r6
 800e2e4:	4642      	mov	r2, r8
 800e2e6:	4628      	mov	r0, r5
 800e2e8:	47b8      	blx	r7
 800e2ea:	3001      	adds	r0, #1
 800e2ec:	f43f aee9 	beq.w	800e0c2 <_printf_float+0xba>
 800e2f0:	f104 031a 	add.w	r3, r4, #26
 800e2f4:	f04f 0b00 	mov.w	fp, #0
 800e2f8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800e2fc:	9306      	str	r3, [sp, #24]
 800e2fe:	e015      	b.n	800e32c <_printf_float+0x324>
 800e300:	7fefffff 	.word	0x7fefffff
 800e304:	08011fd4 	.word	0x08011fd4
 800e308:	08011fd0 	.word	0x08011fd0
 800e30c:	08011fdc 	.word	0x08011fdc
 800e310:	08011fd8 	.word	0x08011fd8
 800e314:	08011fe0 	.word	0x08011fe0
 800e318:	2301      	movs	r3, #1
 800e31a:	9a06      	ldr	r2, [sp, #24]
 800e31c:	4631      	mov	r1, r6
 800e31e:	4628      	mov	r0, r5
 800e320:	47b8      	blx	r7
 800e322:	3001      	adds	r0, #1
 800e324:	f43f aecd 	beq.w	800e0c2 <_printf_float+0xba>
 800e328:	f10b 0b01 	add.w	fp, fp, #1
 800e32c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800e330:	ebaa 0309 	sub.w	r3, sl, r9
 800e334:	455b      	cmp	r3, fp
 800e336:	dcef      	bgt.n	800e318 <_printf_float+0x310>
 800e338:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e33c:	429a      	cmp	r2, r3
 800e33e:	44d0      	add	r8, sl
 800e340:	db15      	blt.n	800e36e <_printf_float+0x366>
 800e342:	6823      	ldr	r3, [r4, #0]
 800e344:	07da      	lsls	r2, r3, #31
 800e346:	d412      	bmi.n	800e36e <_printf_float+0x366>
 800e348:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e34a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800e34c:	eba3 020a 	sub.w	r2, r3, sl
 800e350:	eba3 0a01 	sub.w	sl, r3, r1
 800e354:	4592      	cmp	sl, r2
 800e356:	bfa8      	it	ge
 800e358:	4692      	movge	sl, r2
 800e35a:	f1ba 0f00 	cmp.w	sl, #0
 800e35e:	dc0e      	bgt.n	800e37e <_printf_float+0x376>
 800e360:	f04f 0800 	mov.w	r8, #0
 800e364:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e368:	f104 091a 	add.w	r9, r4, #26
 800e36c:	e019      	b.n	800e3a2 <_printf_float+0x39a>
 800e36e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e372:	4631      	mov	r1, r6
 800e374:	4628      	mov	r0, r5
 800e376:	47b8      	blx	r7
 800e378:	3001      	adds	r0, #1
 800e37a:	d1e5      	bne.n	800e348 <_printf_float+0x340>
 800e37c:	e6a1      	b.n	800e0c2 <_printf_float+0xba>
 800e37e:	4653      	mov	r3, sl
 800e380:	4642      	mov	r2, r8
 800e382:	4631      	mov	r1, r6
 800e384:	4628      	mov	r0, r5
 800e386:	47b8      	blx	r7
 800e388:	3001      	adds	r0, #1
 800e38a:	d1e9      	bne.n	800e360 <_printf_float+0x358>
 800e38c:	e699      	b.n	800e0c2 <_printf_float+0xba>
 800e38e:	2301      	movs	r3, #1
 800e390:	464a      	mov	r2, r9
 800e392:	4631      	mov	r1, r6
 800e394:	4628      	mov	r0, r5
 800e396:	47b8      	blx	r7
 800e398:	3001      	adds	r0, #1
 800e39a:	f43f ae92 	beq.w	800e0c2 <_printf_float+0xba>
 800e39e:	f108 0801 	add.w	r8, r8, #1
 800e3a2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e3a6:	1a9b      	subs	r3, r3, r2
 800e3a8:	eba3 030a 	sub.w	r3, r3, sl
 800e3ac:	4543      	cmp	r3, r8
 800e3ae:	dcee      	bgt.n	800e38e <_printf_float+0x386>
 800e3b0:	e74a      	b.n	800e248 <_printf_float+0x240>
 800e3b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e3b4:	2a01      	cmp	r2, #1
 800e3b6:	dc01      	bgt.n	800e3bc <_printf_float+0x3b4>
 800e3b8:	07db      	lsls	r3, r3, #31
 800e3ba:	d53a      	bpl.n	800e432 <_printf_float+0x42a>
 800e3bc:	2301      	movs	r3, #1
 800e3be:	4642      	mov	r2, r8
 800e3c0:	4631      	mov	r1, r6
 800e3c2:	4628      	mov	r0, r5
 800e3c4:	47b8      	blx	r7
 800e3c6:	3001      	adds	r0, #1
 800e3c8:	f43f ae7b 	beq.w	800e0c2 <_printf_float+0xba>
 800e3cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3d0:	4631      	mov	r1, r6
 800e3d2:	4628      	mov	r0, r5
 800e3d4:	47b8      	blx	r7
 800e3d6:	3001      	adds	r0, #1
 800e3d8:	f108 0801 	add.w	r8, r8, #1
 800e3dc:	f43f ae71 	beq.w	800e0c2 <_printf_float+0xba>
 800e3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e3e2:	2200      	movs	r2, #0
 800e3e4:	f103 3aff 	add.w	sl, r3, #4294967295
 800e3e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e3ec:	2300      	movs	r3, #0
 800e3ee:	f7f2 fb6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800e3f2:	b9c8      	cbnz	r0, 800e428 <_printf_float+0x420>
 800e3f4:	4653      	mov	r3, sl
 800e3f6:	4642      	mov	r2, r8
 800e3f8:	4631      	mov	r1, r6
 800e3fa:	4628      	mov	r0, r5
 800e3fc:	47b8      	blx	r7
 800e3fe:	3001      	adds	r0, #1
 800e400:	d10e      	bne.n	800e420 <_printf_float+0x418>
 800e402:	e65e      	b.n	800e0c2 <_printf_float+0xba>
 800e404:	2301      	movs	r3, #1
 800e406:	4652      	mov	r2, sl
 800e408:	4631      	mov	r1, r6
 800e40a:	4628      	mov	r0, r5
 800e40c:	47b8      	blx	r7
 800e40e:	3001      	adds	r0, #1
 800e410:	f43f ae57 	beq.w	800e0c2 <_printf_float+0xba>
 800e414:	f108 0801 	add.w	r8, r8, #1
 800e418:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e41a:	3b01      	subs	r3, #1
 800e41c:	4543      	cmp	r3, r8
 800e41e:	dcf1      	bgt.n	800e404 <_printf_float+0x3fc>
 800e420:	464b      	mov	r3, r9
 800e422:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e426:	e6de      	b.n	800e1e6 <_printf_float+0x1de>
 800e428:	f04f 0800 	mov.w	r8, #0
 800e42c:	f104 0a1a 	add.w	sl, r4, #26
 800e430:	e7f2      	b.n	800e418 <_printf_float+0x410>
 800e432:	2301      	movs	r3, #1
 800e434:	e7df      	b.n	800e3f6 <_printf_float+0x3ee>
 800e436:	2301      	movs	r3, #1
 800e438:	464a      	mov	r2, r9
 800e43a:	4631      	mov	r1, r6
 800e43c:	4628      	mov	r0, r5
 800e43e:	47b8      	blx	r7
 800e440:	3001      	adds	r0, #1
 800e442:	f43f ae3e 	beq.w	800e0c2 <_printf_float+0xba>
 800e446:	f108 0801 	add.w	r8, r8, #1
 800e44a:	68e3      	ldr	r3, [r4, #12]
 800e44c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800e44e:	1a9b      	subs	r3, r3, r2
 800e450:	4543      	cmp	r3, r8
 800e452:	dcf0      	bgt.n	800e436 <_printf_float+0x42e>
 800e454:	e6fc      	b.n	800e250 <_printf_float+0x248>
 800e456:	f04f 0800 	mov.w	r8, #0
 800e45a:	f104 0919 	add.w	r9, r4, #25
 800e45e:	e7f4      	b.n	800e44a <_printf_float+0x442>
 800e460:	2900      	cmp	r1, #0
 800e462:	f43f ae8b 	beq.w	800e17c <_printf_float+0x174>
 800e466:	2300      	movs	r3, #0
 800e468:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800e46c:	ab09      	add	r3, sp, #36	; 0x24
 800e46e:	9300      	str	r3, [sp, #0]
 800e470:	ec49 8b10 	vmov	d0, r8, r9
 800e474:	6022      	str	r2, [r4, #0]
 800e476:	f8cd a004 	str.w	sl, [sp, #4]
 800e47a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800e47e:	4628      	mov	r0, r5
 800e480:	f7ff fd2e 	bl	800dee0 <__cvt>
 800e484:	4680      	mov	r8, r0
 800e486:	e648      	b.n	800e11a <_printf_float+0x112>

0800e488 <_printf_common>:
 800e488:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e48c:	4691      	mov	r9, r2
 800e48e:	461f      	mov	r7, r3
 800e490:	688a      	ldr	r2, [r1, #8]
 800e492:	690b      	ldr	r3, [r1, #16]
 800e494:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e498:	4293      	cmp	r3, r2
 800e49a:	bfb8      	it	lt
 800e49c:	4613      	movlt	r3, r2
 800e49e:	f8c9 3000 	str.w	r3, [r9]
 800e4a2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e4a6:	4606      	mov	r6, r0
 800e4a8:	460c      	mov	r4, r1
 800e4aa:	b112      	cbz	r2, 800e4b2 <_printf_common+0x2a>
 800e4ac:	3301      	adds	r3, #1
 800e4ae:	f8c9 3000 	str.w	r3, [r9]
 800e4b2:	6823      	ldr	r3, [r4, #0]
 800e4b4:	0699      	lsls	r1, r3, #26
 800e4b6:	bf42      	ittt	mi
 800e4b8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800e4bc:	3302      	addmi	r3, #2
 800e4be:	f8c9 3000 	strmi.w	r3, [r9]
 800e4c2:	6825      	ldr	r5, [r4, #0]
 800e4c4:	f015 0506 	ands.w	r5, r5, #6
 800e4c8:	d107      	bne.n	800e4da <_printf_common+0x52>
 800e4ca:	f104 0a19 	add.w	sl, r4, #25
 800e4ce:	68e3      	ldr	r3, [r4, #12]
 800e4d0:	f8d9 2000 	ldr.w	r2, [r9]
 800e4d4:	1a9b      	subs	r3, r3, r2
 800e4d6:	42ab      	cmp	r3, r5
 800e4d8:	dc28      	bgt.n	800e52c <_printf_common+0xa4>
 800e4da:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800e4de:	6822      	ldr	r2, [r4, #0]
 800e4e0:	3300      	adds	r3, #0
 800e4e2:	bf18      	it	ne
 800e4e4:	2301      	movne	r3, #1
 800e4e6:	0692      	lsls	r2, r2, #26
 800e4e8:	d42d      	bmi.n	800e546 <_printf_common+0xbe>
 800e4ea:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e4ee:	4639      	mov	r1, r7
 800e4f0:	4630      	mov	r0, r6
 800e4f2:	47c0      	blx	r8
 800e4f4:	3001      	adds	r0, #1
 800e4f6:	d020      	beq.n	800e53a <_printf_common+0xb2>
 800e4f8:	6823      	ldr	r3, [r4, #0]
 800e4fa:	68e5      	ldr	r5, [r4, #12]
 800e4fc:	f8d9 2000 	ldr.w	r2, [r9]
 800e500:	f003 0306 	and.w	r3, r3, #6
 800e504:	2b04      	cmp	r3, #4
 800e506:	bf08      	it	eq
 800e508:	1aad      	subeq	r5, r5, r2
 800e50a:	68a3      	ldr	r3, [r4, #8]
 800e50c:	6922      	ldr	r2, [r4, #16]
 800e50e:	bf0c      	ite	eq
 800e510:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e514:	2500      	movne	r5, #0
 800e516:	4293      	cmp	r3, r2
 800e518:	bfc4      	itt	gt
 800e51a:	1a9b      	subgt	r3, r3, r2
 800e51c:	18ed      	addgt	r5, r5, r3
 800e51e:	f04f 0900 	mov.w	r9, #0
 800e522:	341a      	adds	r4, #26
 800e524:	454d      	cmp	r5, r9
 800e526:	d11a      	bne.n	800e55e <_printf_common+0xd6>
 800e528:	2000      	movs	r0, #0
 800e52a:	e008      	b.n	800e53e <_printf_common+0xb6>
 800e52c:	2301      	movs	r3, #1
 800e52e:	4652      	mov	r2, sl
 800e530:	4639      	mov	r1, r7
 800e532:	4630      	mov	r0, r6
 800e534:	47c0      	blx	r8
 800e536:	3001      	adds	r0, #1
 800e538:	d103      	bne.n	800e542 <_printf_common+0xba>
 800e53a:	f04f 30ff 	mov.w	r0, #4294967295
 800e53e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e542:	3501      	adds	r5, #1
 800e544:	e7c3      	b.n	800e4ce <_printf_common+0x46>
 800e546:	18e1      	adds	r1, r4, r3
 800e548:	1c5a      	adds	r2, r3, #1
 800e54a:	2030      	movs	r0, #48	; 0x30
 800e54c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e550:	4422      	add	r2, r4
 800e552:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e556:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e55a:	3302      	adds	r3, #2
 800e55c:	e7c5      	b.n	800e4ea <_printf_common+0x62>
 800e55e:	2301      	movs	r3, #1
 800e560:	4622      	mov	r2, r4
 800e562:	4639      	mov	r1, r7
 800e564:	4630      	mov	r0, r6
 800e566:	47c0      	blx	r8
 800e568:	3001      	adds	r0, #1
 800e56a:	d0e6      	beq.n	800e53a <_printf_common+0xb2>
 800e56c:	f109 0901 	add.w	r9, r9, #1
 800e570:	e7d8      	b.n	800e524 <_printf_common+0x9c>
	...

0800e574 <_printf_i>:
 800e574:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800e578:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800e57c:	460c      	mov	r4, r1
 800e57e:	7e09      	ldrb	r1, [r1, #24]
 800e580:	b085      	sub	sp, #20
 800e582:	296e      	cmp	r1, #110	; 0x6e
 800e584:	4617      	mov	r7, r2
 800e586:	4606      	mov	r6, r0
 800e588:	4698      	mov	r8, r3
 800e58a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e58c:	f000 80b3 	beq.w	800e6f6 <_printf_i+0x182>
 800e590:	d822      	bhi.n	800e5d8 <_printf_i+0x64>
 800e592:	2963      	cmp	r1, #99	; 0x63
 800e594:	d036      	beq.n	800e604 <_printf_i+0x90>
 800e596:	d80a      	bhi.n	800e5ae <_printf_i+0x3a>
 800e598:	2900      	cmp	r1, #0
 800e59a:	f000 80b9 	beq.w	800e710 <_printf_i+0x19c>
 800e59e:	2958      	cmp	r1, #88	; 0x58
 800e5a0:	f000 8083 	beq.w	800e6aa <_printf_i+0x136>
 800e5a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e5a8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800e5ac:	e032      	b.n	800e614 <_printf_i+0xa0>
 800e5ae:	2964      	cmp	r1, #100	; 0x64
 800e5b0:	d001      	beq.n	800e5b6 <_printf_i+0x42>
 800e5b2:	2969      	cmp	r1, #105	; 0x69
 800e5b4:	d1f6      	bne.n	800e5a4 <_printf_i+0x30>
 800e5b6:	6820      	ldr	r0, [r4, #0]
 800e5b8:	6813      	ldr	r3, [r2, #0]
 800e5ba:	0605      	lsls	r5, r0, #24
 800e5bc:	f103 0104 	add.w	r1, r3, #4
 800e5c0:	d52a      	bpl.n	800e618 <_printf_i+0xa4>
 800e5c2:	681b      	ldr	r3, [r3, #0]
 800e5c4:	6011      	str	r1, [r2, #0]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	da03      	bge.n	800e5d2 <_printf_i+0x5e>
 800e5ca:	222d      	movs	r2, #45	; 0x2d
 800e5cc:	425b      	negs	r3, r3
 800e5ce:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800e5d2:	486f      	ldr	r0, [pc, #444]	; (800e790 <_printf_i+0x21c>)
 800e5d4:	220a      	movs	r2, #10
 800e5d6:	e039      	b.n	800e64c <_printf_i+0xd8>
 800e5d8:	2973      	cmp	r1, #115	; 0x73
 800e5da:	f000 809d 	beq.w	800e718 <_printf_i+0x1a4>
 800e5de:	d808      	bhi.n	800e5f2 <_printf_i+0x7e>
 800e5e0:	296f      	cmp	r1, #111	; 0x6f
 800e5e2:	d020      	beq.n	800e626 <_printf_i+0xb2>
 800e5e4:	2970      	cmp	r1, #112	; 0x70
 800e5e6:	d1dd      	bne.n	800e5a4 <_printf_i+0x30>
 800e5e8:	6823      	ldr	r3, [r4, #0]
 800e5ea:	f043 0320 	orr.w	r3, r3, #32
 800e5ee:	6023      	str	r3, [r4, #0]
 800e5f0:	e003      	b.n	800e5fa <_printf_i+0x86>
 800e5f2:	2975      	cmp	r1, #117	; 0x75
 800e5f4:	d017      	beq.n	800e626 <_printf_i+0xb2>
 800e5f6:	2978      	cmp	r1, #120	; 0x78
 800e5f8:	d1d4      	bne.n	800e5a4 <_printf_i+0x30>
 800e5fa:	2378      	movs	r3, #120	; 0x78
 800e5fc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e600:	4864      	ldr	r0, [pc, #400]	; (800e794 <_printf_i+0x220>)
 800e602:	e055      	b.n	800e6b0 <_printf_i+0x13c>
 800e604:	6813      	ldr	r3, [r2, #0]
 800e606:	1d19      	adds	r1, r3, #4
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	6011      	str	r1, [r2, #0]
 800e60c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e610:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e614:	2301      	movs	r3, #1
 800e616:	e08c      	b.n	800e732 <_printf_i+0x1be>
 800e618:	681b      	ldr	r3, [r3, #0]
 800e61a:	6011      	str	r1, [r2, #0]
 800e61c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e620:	bf18      	it	ne
 800e622:	b21b      	sxthne	r3, r3
 800e624:	e7cf      	b.n	800e5c6 <_printf_i+0x52>
 800e626:	6813      	ldr	r3, [r2, #0]
 800e628:	6825      	ldr	r5, [r4, #0]
 800e62a:	1d18      	adds	r0, r3, #4
 800e62c:	6010      	str	r0, [r2, #0]
 800e62e:	0628      	lsls	r0, r5, #24
 800e630:	d501      	bpl.n	800e636 <_printf_i+0xc2>
 800e632:	681b      	ldr	r3, [r3, #0]
 800e634:	e002      	b.n	800e63c <_printf_i+0xc8>
 800e636:	0668      	lsls	r0, r5, #25
 800e638:	d5fb      	bpl.n	800e632 <_printf_i+0xbe>
 800e63a:	881b      	ldrh	r3, [r3, #0]
 800e63c:	4854      	ldr	r0, [pc, #336]	; (800e790 <_printf_i+0x21c>)
 800e63e:	296f      	cmp	r1, #111	; 0x6f
 800e640:	bf14      	ite	ne
 800e642:	220a      	movne	r2, #10
 800e644:	2208      	moveq	r2, #8
 800e646:	2100      	movs	r1, #0
 800e648:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e64c:	6865      	ldr	r5, [r4, #4]
 800e64e:	60a5      	str	r5, [r4, #8]
 800e650:	2d00      	cmp	r5, #0
 800e652:	f2c0 8095 	blt.w	800e780 <_printf_i+0x20c>
 800e656:	6821      	ldr	r1, [r4, #0]
 800e658:	f021 0104 	bic.w	r1, r1, #4
 800e65c:	6021      	str	r1, [r4, #0]
 800e65e:	2b00      	cmp	r3, #0
 800e660:	d13d      	bne.n	800e6de <_printf_i+0x16a>
 800e662:	2d00      	cmp	r5, #0
 800e664:	f040 808e 	bne.w	800e784 <_printf_i+0x210>
 800e668:	4665      	mov	r5, ip
 800e66a:	2a08      	cmp	r2, #8
 800e66c:	d10b      	bne.n	800e686 <_printf_i+0x112>
 800e66e:	6823      	ldr	r3, [r4, #0]
 800e670:	07db      	lsls	r3, r3, #31
 800e672:	d508      	bpl.n	800e686 <_printf_i+0x112>
 800e674:	6923      	ldr	r3, [r4, #16]
 800e676:	6862      	ldr	r2, [r4, #4]
 800e678:	429a      	cmp	r2, r3
 800e67a:	bfde      	ittt	le
 800e67c:	2330      	movle	r3, #48	; 0x30
 800e67e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e682:	f105 35ff 	addle.w	r5, r5, #4294967295
 800e686:	ebac 0305 	sub.w	r3, ip, r5
 800e68a:	6123      	str	r3, [r4, #16]
 800e68c:	f8cd 8000 	str.w	r8, [sp]
 800e690:	463b      	mov	r3, r7
 800e692:	aa03      	add	r2, sp, #12
 800e694:	4621      	mov	r1, r4
 800e696:	4630      	mov	r0, r6
 800e698:	f7ff fef6 	bl	800e488 <_printf_common>
 800e69c:	3001      	adds	r0, #1
 800e69e:	d14d      	bne.n	800e73c <_printf_i+0x1c8>
 800e6a0:	f04f 30ff 	mov.w	r0, #4294967295
 800e6a4:	b005      	add	sp, #20
 800e6a6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e6aa:	4839      	ldr	r0, [pc, #228]	; (800e790 <_printf_i+0x21c>)
 800e6ac:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800e6b0:	6813      	ldr	r3, [r2, #0]
 800e6b2:	6821      	ldr	r1, [r4, #0]
 800e6b4:	1d1d      	adds	r5, r3, #4
 800e6b6:	681b      	ldr	r3, [r3, #0]
 800e6b8:	6015      	str	r5, [r2, #0]
 800e6ba:	060a      	lsls	r2, r1, #24
 800e6bc:	d50b      	bpl.n	800e6d6 <_printf_i+0x162>
 800e6be:	07ca      	lsls	r2, r1, #31
 800e6c0:	bf44      	itt	mi
 800e6c2:	f041 0120 	orrmi.w	r1, r1, #32
 800e6c6:	6021      	strmi	r1, [r4, #0]
 800e6c8:	b91b      	cbnz	r3, 800e6d2 <_printf_i+0x15e>
 800e6ca:	6822      	ldr	r2, [r4, #0]
 800e6cc:	f022 0220 	bic.w	r2, r2, #32
 800e6d0:	6022      	str	r2, [r4, #0]
 800e6d2:	2210      	movs	r2, #16
 800e6d4:	e7b7      	b.n	800e646 <_printf_i+0xd2>
 800e6d6:	064d      	lsls	r5, r1, #25
 800e6d8:	bf48      	it	mi
 800e6da:	b29b      	uxthmi	r3, r3
 800e6dc:	e7ef      	b.n	800e6be <_printf_i+0x14a>
 800e6de:	4665      	mov	r5, ip
 800e6e0:	fbb3 f1f2 	udiv	r1, r3, r2
 800e6e4:	fb02 3311 	mls	r3, r2, r1, r3
 800e6e8:	5cc3      	ldrb	r3, [r0, r3]
 800e6ea:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800e6ee:	460b      	mov	r3, r1
 800e6f0:	2900      	cmp	r1, #0
 800e6f2:	d1f5      	bne.n	800e6e0 <_printf_i+0x16c>
 800e6f4:	e7b9      	b.n	800e66a <_printf_i+0xf6>
 800e6f6:	6813      	ldr	r3, [r2, #0]
 800e6f8:	6825      	ldr	r5, [r4, #0]
 800e6fa:	6961      	ldr	r1, [r4, #20]
 800e6fc:	1d18      	adds	r0, r3, #4
 800e6fe:	6010      	str	r0, [r2, #0]
 800e700:	0628      	lsls	r0, r5, #24
 800e702:	681b      	ldr	r3, [r3, #0]
 800e704:	d501      	bpl.n	800e70a <_printf_i+0x196>
 800e706:	6019      	str	r1, [r3, #0]
 800e708:	e002      	b.n	800e710 <_printf_i+0x19c>
 800e70a:	066a      	lsls	r2, r5, #25
 800e70c:	d5fb      	bpl.n	800e706 <_printf_i+0x192>
 800e70e:	8019      	strh	r1, [r3, #0]
 800e710:	2300      	movs	r3, #0
 800e712:	6123      	str	r3, [r4, #16]
 800e714:	4665      	mov	r5, ip
 800e716:	e7b9      	b.n	800e68c <_printf_i+0x118>
 800e718:	6813      	ldr	r3, [r2, #0]
 800e71a:	1d19      	adds	r1, r3, #4
 800e71c:	6011      	str	r1, [r2, #0]
 800e71e:	681d      	ldr	r5, [r3, #0]
 800e720:	6862      	ldr	r2, [r4, #4]
 800e722:	2100      	movs	r1, #0
 800e724:	4628      	mov	r0, r5
 800e726:	f7f1 fd5b 	bl	80001e0 <memchr>
 800e72a:	b108      	cbz	r0, 800e730 <_printf_i+0x1bc>
 800e72c:	1b40      	subs	r0, r0, r5
 800e72e:	6060      	str	r0, [r4, #4]
 800e730:	6863      	ldr	r3, [r4, #4]
 800e732:	6123      	str	r3, [r4, #16]
 800e734:	2300      	movs	r3, #0
 800e736:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e73a:	e7a7      	b.n	800e68c <_printf_i+0x118>
 800e73c:	6923      	ldr	r3, [r4, #16]
 800e73e:	462a      	mov	r2, r5
 800e740:	4639      	mov	r1, r7
 800e742:	4630      	mov	r0, r6
 800e744:	47c0      	blx	r8
 800e746:	3001      	adds	r0, #1
 800e748:	d0aa      	beq.n	800e6a0 <_printf_i+0x12c>
 800e74a:	6823      	ldr	r3, [r4, #0]
 800e74c:	079b      	lsls	r3, r3, #30
 800e74e:	d413      	bmi.n	800e778 <_printf_i+0x204>
 800e750:	68e0      	ldr	r0, [r4, #12]
 800e752:	9b03      	ldr	r3, [sp, #12]
 800e754:	4298      	cmp	r0, r3
 800e756:	bfb8      	it	lt
 800e758:	4618      	movlt	r0, r3
 800e75a:	e7a3      	b.n	800e6a4 <_printf_i+0x130>
 800e75c:	2301      	movs	r3, #1
 800e75e:	464a      	mov	r2, r9
 800e760:	4639      	mov	r1, r7
 800e762:	4630      	mov	r0, r6
 800e764:	47c0      	blx	r8
 800e766:	3001      	adds	r0, #1
 800e768:	d09a      	beq.n	800e6a0 <_printf_i+0x12c>
 800e76a:	3501      	adds	r5, #1
 800e76c:	68e3      	ldr	r3, [r4, #12]
 800e76e:	9a03      	ldr	r2, [sp, #12]
 800e770:	1a9b      	subs	r3, r3, r2
 800e772:	42ab      	cmp	r3, r5
 800e774:	dcf2      	bgt.n	800e75c <_printf_i+0x1e8>
 800e776:	e7eb      	b.n	800e750 <_printf_i+0x1dc>
 800e778:	2500      	movs	r5, #0
 800e77a:	f104 0919 	add.w	r9, r4, #25
 800e77e:	e7f5      	b.n	800e76c <_printf_i+0x1f8>
 800e780:	2b00      	cmp	r3, #0
 800e782:	d1ac      	bne.n	800e6de <_printf_i+0x16a>
 800e784:	7803      	ldrb	r3, [r0, #0]
 800e786:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e78a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e78e:	e76c      	b.n	800e66a <_printf_i+0xf6>
 800e790:	08011fe2 	.word	0x08011fe2
 800e794:	08011ff3 	.word	0x08011ff3

0800e798 <_scanf_float>:
 800e798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e79c:	469a      	mov	sl, r3
 800e79e:	688b      	ldr	r3, [r1, #8]
 800e7a0:	4616      	mov	r6, r2
 800e7a2:	1e5a      	subs	r2, r3, #1
 800e7a4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800e7a8:	b087      	sub	sp, #28
 800e7aa:	bf83      	ittte	hi
 800e7ac:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800e7b0:	189b      	addhi	r3, r3, r2
 800e7b2:	9301      	strhi	r3, [sp, #4]
 800e7b4:	2300      	movls	r3, #0
 800e7b6:	bf86      	itte	hi
 800e7b8:	f240 135d 	movwhi	r3, #349	; 0x15d
 800e7bc:	608b      	strhi	r3, [r1, #8]
 800e7be:	9301      	strls	r3, [sp, #4]
 800e7c0:	680b      	ldr	r3, [r1, #0]
 800e7c2:	4688      	mov	r8, r1
 800e7c4:	f04f 0b00 	mov.w	fp, #0
 800e7c8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800e7cc:	f848 3b1c 	str.w	r3, [r8], #28
 800e7d0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800e7d4:	4607      	mov	r7, r0
 800e7d6:	460c      	mov	r4, r1
 800e7d8:	4645      	mov	r5, r8
 800e7da:	465a      	mov	r2, fp
 800e7dc:	46d9      	mov	r9, fp
 800e7de:	f8cd b008 	str.w	fp, [sp, #8]
 800e7e2:	68a1      	ldr	r1, [r4, #8]
 800e7e4:	b181      	cbz	r1, 800e808 <_scanf_float+0x70>
 800e7e6:	6833      	ldr	r3, [r6, #0]
 800e7e8:	781b      	ldrb	r3, [r3, #0]
 800e7ea:	2b49      	cmp	r3, #73	; 0x49
 800e7ec:	d071      	beq.n	800e8d2 <_scanf_float+0x13a>
 800e7ee:	d84d      	bhi.n	800e88c <_scanf_float+0xf4>
 800e7f0:	2b39      	cmp	r3, #57	; 0x39
 800e7f2:	d840      	bhi.n	800e876 <_scanf_float+0xde>
 800e7f4:	2b31      	cmp	r3, #49	; 0x31
 800e7f6:	f080 8088 	bcs.w	800e90a <_scanf_float+0x172>
 800e7fa:	2b2d      	cmp	r3, #45	; 0x2d
 800e7fc:	f000 8090 	beq.w	800e920 <_scanf_float+0x188>
 800e800:	d815      	bhi.n	800e82e <_scanf_float+0x96>
 800e802:	2b2b      	cmp	r3, #43	; 0x2b
 800e804:	f000 808c 	beq.w	800e920 <_scanf_float+0x188>
 800e808:	f1b9 0f00 	cmp.w	r9, #0
 800e80c:	d003      	beq.n	800e816 <_scanf_float+0x7e>
 800e80e:	6823      	ldr	r3, [r4, #0]
 800e810:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800e814:	6023      	str	r3, [r4, #0]
 800e816:	3a01      	subs	r2, #1
 800e818:	2a01      	cmp	r2, #1
 800e81a:	f200 80ea 	bhi.w	800e9f2 <_scanf_float+0x25a>
 800e81e:	4545      	cmp	r5, r8
 800e820:	f200 80dc 	bhi.w	800e9dc <_scanf_float+0x244>
 800e824:	2601      	movs	r6, #1
 800e826:	4630      	mov	r0, r6
 800e828:	b007      	add	sp, #28
 800e82a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e82e:	2b2e      	cmp	r3, #46	; 0x2e
 800e830:	f000 809f 	beq.w	800e972 <_scanf_float+0x1da>
 800e834:	2b30      	cmp	r3, #48	; 0x30
 800e836:	d1e7      	bne.n	800e808 <_scanf_float+0x70>
 800e838:	6820      	ldr	r0, [r4, #0]
 800e83a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800e83e:	d064      	beq.n	800e90a <_scanf_float+0x172>
 800e840:	9b01      	ldr	r3, [sp, #4]
 800e842:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800e846:	6020      	str	r0, [r4, #0]
 800e848:	f109 0901 	add.w	r9, r9, #1
 800e84c:	b11b      	cbz	r3, 800e856 <_scanf_float+0xbe>
 800e84e:	3b01      	subs	r3, #1
 800e850:	3101      	adds	r1, #1
 800e852:	9301      	str	r3, [sp, #4]
 800e854:	60a1      	str	r1, [r4, #8]
 800e856:	68a3      	ldr	r3, [r4, #8]
 800e858:	3b01      	subs	r3, #1
 800e85a:	60a3      	str	r3, [r4, #8]
 800e85c:	6923      	ldr	r3, [r4, #16]
 800e85e:	3301      	adds	r3, #1
 800e860:	6123      	str	r3, [r4, #16]
 800e862:	6873      	ldr	r3, [r6, #4]
 800e864:	3b01      	subs	r3, #1
 800e866:	2b00      	cmp	r3, #0
 800e868:	6073      	str	r3, [r6, #4]
 800e86a:	f340 80ac 	ble.w	800e9c6 <_scanf_float+0x22e>
 800e86e:	6833      	ldr	r3, [r6, #0]
 800e870:	3301      	adds	r3, #1
 800e872:	6033      	str	r3, [r6, #0]
 800e874:	e7b5      	b.n	800e7e2 <_scanf_float+0x4a>
 800e876:	2b45      	cmp	r3, #69	; 0x45
 800e878:	f000 8085 	beq.w	800e986 <_scanf_float+0x1ee>
 800e87c:	2b46      	cmp	r3, #70	; 0x46
 800e87e:	d06a      	beq.n	800e956 <_scanf_float+0x1be>
 800e880:	2b41      	cmp	r3, #65	; 0x41
 800e882:	d1c1      	bne.n	800e808 <_scanf_float+0x70>
 800e884:	2a01      	cmp	r2, #1
 800e886:	d1bf      	bne.n	800e808 <_scanf_float+0x70>
 800e888:	2202      	movs	r2, #2
 800e88a:	e046      	b.n	800e91a <_scanf_float+0x182>
 800e88c:	2b65      	cmp	r3, #101	; 0x65
 800e88e:	d07a      	beq.n	800e986 <_scanf_float+0x1ee>
 800e890:	d818      	bhi.n	800e8c4 <_scanf_float+0x12c>
 800e892:	2b54      	cmp	r3, #84	; 0x54
 800e894:	d066      	beq.n	800e964 <_scanf_float+0x1cc>
 800e896:	d811      	bhi.n	800e8bc <_scanf_float+0x124>
 800e898:	2b4e      	cmp	r3, #78	; 0x4e
 800e89a:	d1b5      	bne.n	800e808 <_scanf_float+0x70>
 800e89c:	2a00      	cmp	r2, #0
 800e89e:	d146      	bne.n	800e92e <_scanf_float+0x196>
 800e8a0:	f1b9 0f00 	cmp.w	r9, #0
 800e8a4:	d145      	bne.n	800e932 <_scanf_float+0x19a>
 800e8a6:	6821      	ldr	r1, [r4, #0]
 800e8a8:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e8ac:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e8b0:	d13f      	bne.n	800e932 <_scanf_float+0x19a>
 800e8b2:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e8b6:	6021      	str	r1, [r4, #0]
 800e8b8:	2201      	movs	r2, #1
 800e8ba:	e02e      	b.n	800e91a <_scanf_float+0x182>
 800e8bc:	2b59      	cmp	r3, #89	; 0x59
 800e8be:	d01e      	beq.n	800e8fe <_scanf_float+0x166>
 800e8c0:	2b61      	cmp	r3, #97	; 0x61
 800e8c2:	e7de      	b.n	800e882 <_scanf_float+0xea>
 800e8c4:	2b6e      	cmp	r3, #110	; 0x6e
 800e8c6:	d0e9      	beq.n	800e89c <_scanf_float+0x104>
 800e8c8:	d815      	bhi.n	800e8f6 <_scanf_float+0x15e>
 800e8ca:	2b66      	cmp	r3, #102	; 0x66
 800e8cc:	d043      	beq.n	800e956 <_scanf_float+0x1be>
 800e8ce:	2b69      	cmp	r3, #105	; 0x69
 800e8d0:	d19a      	bne.n	800e808 <_scanf_float+0x70>
 800e8d2:	f1bb 0f00 	cmp.w	fp, #0
 800e8d6:	d138      	bne.n	800e94a <_scanf_float+0x1b2>
 800e8d8:	f1b9 0f00 	cmp.w	r9, #0
 800e8dc:	d197      	bne.n	800e80e <_scanf_float+0x76>
 800e8de:	6821      	ldr	r1, [r4, #0]
 800e8e0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800e8e4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800e8e8:	d195      	bne.n	800e816 <_scanf_float+0x7e>
 800e8ea:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e8ee:	6021      	str	r1, [r4, #0]
 800e8f0:	f04f 0b01 	mov.w	fp, #1
 800e8f4:	e011      	b.n	800e91a <_scanf_float+0x182>
 800e8f6:	2b74      	cmp	r3, #116	; 0x74
 800e8f8:	d034      	beq.n	800e964 <_scanf_float+0x1cc>
 800e8fa:	2b79      	cmp	r3, #121	; 0x79
 800e8fc:	d184      	bne.n	800e808 <_scanf_float+0x70>
 800e8fe:	f1bb 0f07 	cmp.w	fp, #7
 800e902:	d181      	bne.n	800e808 <_scanf_float+0x70>
 800e904:	f04f 0b08 	mov.w	fp, #8
 800e908:	e007      	b.n	800e91a <_scanf_float+0x182>
 800e90a:	eb12 0f0b 	cmn.w	r2, fp
 800e90e:	f47f af7b 	bne.w	800e808 <_scanf_float+0x70>
 800e912:	6821      	ldr	r1, [r4, #0]
 800e914:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800e918:	6021      	str	r1, [r4, #0]
 800e91a:	702b      	strb	r3, [r5, #0]
 800e91c:	3501      	adds	r5, #1
 800e91e:	e79a      	b.n	800e856 <_scanf_float+0xbe>
 800e920:	6821      	ldr	r1, [r4, #0]
 800e922:	0608      	lsls	r0, r1, #24
 800e924:	f57f af70 	bpl.w	800e808 <_scanf_float+0x70>
 800e928:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800e92c:	e7f4      	b.n	800e918 <_scanf_float+0x180>
 800e92e:	2a02      	cmp	r2, #2
 800e930:	d047      	beq.n	800e9c2 <_scanf_float+0x22a>
 800e932:	f1bb 0f01 	cmp.w	fp, #1
 800e936:	d003      	beq.n	800e940 <_scanf_float+0x1a8>
 800e938:	f1bb 0f04 	cmp.w	fp, #4
 800e93c:	f47f af64 	bne.w	800e808 <_scanf_float+0x70>
 800e940:	f10b 0b01 	add.w	fp, fp, #1
 800e944:	fa5f fb8b 	uxtb.w	fp, fp
 800e948:	e7e7      	b.n	800e91a <_scanf_float+0x182>
 800e94a:	f1bb 0f03 	cmp.w	fp, #3
 800e94e:	d0f7      	beq.n	800e940 <_scanf_float+0x1a8>
 800e950:	f1bb 0f05 	cmp.w	fp, #5
 800e954:	e7f2      	b.n	800e93c <_scanf_float+0x1a4>
 800e956:	f1bb 0f02 	cmp.w	fp, #2
 800e95a:	f47f af55 	bne.w	800e808 <_scanf_float+0x70>
 800e95e:	f04f 0b03 	mov.w	fp, #3
 800e962:	e7da      	b.n	800e91a <_scanf_float+0x182>
 800e964:	f1bb 0f06 	cmp.w	fp, #6
 800e968:	f47f af4e 	bne.w	800e808 <_scanf_float+0x70>
 800e96c:	f04f 0b07 	mov.w	fp, #7
 800e970:	e7d3      	b.n	800e91a <_scanf_float+0x182>
 800e972:	6821      	ldr	r1, [r4, #0]
 800e974:	0588      	lsls	r0, r1, #22
 800e976:	f57f af47 	bpl.w	800e808 <_scanf_float+0x70>
 800e97a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800e97e:	6021      	str	r1, [r4, #0]
 800e980:	f8cd 9008 	str.w	r9, [sp, #8]
 800e984:	e7c9      	b.n	800e91a <_scanf_float+0x182>
 800e986:	6821      	ldr	r1, [r4, #0]
 800e988:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800e98c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800e990:	d006      	beq.n	800e9a0 <_scanf_float+0x208>
 800e992:	0548      	lsls	r0, r1, #21
 800e994:	f57f af38 	bpl.w	800e808 <_scanf_float+0x70>
 800e998:	f1b9 0f00 	cmp.w	r9, #0
 800e99c:	f43f af3b 	beq.w	800e816 <_scanf_float+0x7e>
 800e9a0:	0588      	lsls	r0, r1, #22
 800e9a2:	bf58      	it	pl
 800e9a4:	9802      	ldrpl	r0, [sp, #8]
 800e9a6:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800e9aa:	bf58      	it	pl
 800e9ac:	eba9 0000 	subpl.w	r0, r9, r0
 800e9b0:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800e9b4:	bf58      	it	pl
 800e9b6:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800e9ba:	6021      	str	r1, [r4, #0]
 800e9bc:	f04f 0900 	mov.w	r9, #0
 800e9c0:	e7ab      	b.n	800e91a <_scanf_float+0x182>
 800e9c2:	2203      	movs	r2, #3
 800e9c4:	e7a9      	b.n	800e91a <_scanf_float+0x182>
 800e9c6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800e9ca:	9205      	str	r2, [sp, #20]
 800e9cc:	4631      	mov	r1, r6
 800e9ce:	4638      	mov	r0, r7
 800e9d0:	4798      	blx	r3
 800e9d2:	9a05      	ldr	r2, [sp, #20]
 800e9d4:	2800      	cmp	r0, #0
 800e9d6:	f43f af04 	beq.w	800e7e2 <_scanf_float+0x4a>
 800e9da:	e715      	b.n	800e808 <_scanf_float+0x70>
 800e9dc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800e9e0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800e9e4:	4632      	mov	r2, r6
 800e9e6:	4638      	mov	r0, r7
 800e9e8:	4798      	blx	r3
 800e9ea:	6923      	ldr	r3, [r4, #16]
 800e9ec:	3b01      	subs	r3, #1
 800e9ee:	6123      	str	r3, [r4, #16]
 800e9f0:	e715      	b.n	800e81e <_scanf_float+0x86>
 800e9f2:	f10b 33ff 	add.w	r3, fp, #4294967295
 800e9f6:	2b06      	cmp	r3, #6
 800e9f8:	d80a      	bhi.n	800ea10 <_scanf_float+0x278>
 800e9fa:	f1bb 0f02 	cmp.w	fp, #2
 800e9fe:	d968      	bls.n	800ead2 <_scanf_float+0x33a>
 800ea00:	f1ab 0b03 	sub.w	fp, fp, #3
 800ea04:	fa5f fb8b 	uxtb.w	fp, fp
 800ea08:	eba5 0b0b 	sub.w	fp, r5, fp
 800ea0c:	455d      	cmp	r5, fp
 800ea0e:	d14b      	bne.n	800eaa8 <_scanf_float+0x310>
 800ea10:	6823      	ldr	r3, [r4, #0]
 800ea12:	05da      	lsls	r2, r3, #23
 800ea14:	d51f      	bpl.n	800ea56 <_scanf_float+0x2be>
 800ea16:	055b      	lsls	r3, r3, #21
 800ea18:	d468      	bmi.n	800eaec <_scanf_float+0x354>
 800ea1a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800ea1e:	6923      	ldr	r3, [r4, #16]
 800ea20:	2965      	cmp	r1, #101	; 0x65
 800ea22:	f103 33ff 	add.w	r3, r3, #4294967295
 800ea26:	f105 3bff 	add.w	fp, r5, #4294967295
 800ea2a:	6123      	str	r3, [r4, #16]
 800ea2c:	d00d      	beq.n	800ea4a <_scanf_float+0x2b2>
 800ea2e:	2945      	cmp	r1, #69	; 0x45
 800ea30:	d00b      	beq.n	800ea4a <_scanf_float+0x2b2>
 800ea32:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea36:	4632      	mov	r2, r6
 800ea38:	4638      	mov	r0, r7
 800ea3a:	4798      	blx	r3
 800ea3c:	6923      	ldr	r3, [r4, #16]
 800ea3e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ea42:	3b01      	subs	r3, #1
 800ea44:	f1a5 0b02 	sub.w	fp, r5, #2
 800ea48:	6123      	str	r3, [r4, #16]
 800ea4a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ea4e:	4632      	mov	r2, r6
 800ea50:	4638      	mov	r0, r7
 800ea52:	4798      	blx	r3
 800ea54:	465d      	mov	r5, fp
 800ea56:	6826      	ldr	r6, [r4, #0]
 800ea58:	f016 0610 	ands.w	r6, r6, #16
 800ea5c:	d17a      	bne.n	800eb54 <_scanf_float+0x3bc>
 800ea5e:	702e      	strb	r6, [r5, #0]
 800ea60:	6823      	ldr	r3, [r4, #0]
 800ea62:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ea66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ea6a:	d142      	bne.n	800eaf2 <_scanf_float+0x35a>
 800ea6c:	9b02      	ldr	r3, [sp, #8]
 800ea6e:	eba9 0303 	sub.w	r3, r9, r3
 800ea72:	425a      	negs	r2, r3
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d149      	bne.n	800eb0c <_scanf_float+0x374>
 800ea78:	2200      	movs	r2, #0
 800ea7a:	4641      	mov	r1, r8
 800ea7c:	4638      	mov	r0, r7
 800ea7e:	f000 feb3 	bl	800f7e8 <_strtod_r>
 800ea82:	6825      	ldr	r5, [r4, #0]
 800ea84:	f8da 3000 	ldr.w	r3, [sl]
 800ea88:	f015 0f02 	tst.w	r5, #2
 800ea8c:	f103 0204 	add.w	r2, r3, #4
 800ea90:	ec59 8b10 	vmov	r8, r9, d0
 800ea94:	f8ca 2000 	str.w	r2, [sl]
 800ea98:	d043      	beq.n	800eb22 <_scanf_float+0x38a>
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	e9c3 8900 	strd	r8, r9, [r3]
 800eaa0:	68e3      	ldr	r3, [r4, #12]
 800eaa2:	3301      	adds	r3, #1
 800eaa4:	60e3      	str	r3, [r4, #12]
 800eaa6:	e6be      	b.n	800e826 <_scanf_float+0x8e>
 800eaa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eaac:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800eab0:	4632      	mov	r2, r6
 800eab2:	4638      	mov	r0, r7
 800eab4:	4798      	blx	r3
 800eab6:	6923      	ldr	r3, [r4, #16]
 800eab8:	3b01      	subs	r3, #1
 800eaba:	6123      	str	r3, [r4, #16]
 800eabc:	e7a6      	b.n	800ea0c <_scanf_float+0x274>
 800eabe:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eac2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800eac6:	4632      	mov	r2, r6
 800eac8:	4638      	mov	r0, r7
 800eaca:	4798      	blx	r3
 800eacc:	6923      	ldr	r3, [r4, #16]
 800eace:	3b01      	subs	r3, #1
 800ead0:	6123      	str	r3, [r4, #16]
 800ead2:	4545      	cmp	r5, r8
 800ead4:	d8f3      	bhi.n	800eabe <_scanf_float+0x326>
 800ead6:	e6a5      	b.n	800e824 <_scanf_float+0x8c>
 800ead8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800eadc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800eae0:	4632      	mov	r2, r6
 800eae2:	4638      	mov	r0, r7
 800eae4:	4798      	blx	r3
 800eae6:	6923      	ldr	r3, [r4, #16]
 800eae8:	3b01      	subs	r3, #1
 800eaea:	6123      	str	r3, [r4, #16]
 800eaec:	4545      	cmp	r5, r8
 800eaee:	d8f3      	bhi.n	800ead8 <_scanf_float+0x340>
 800eaf0:	e698      	b.n	800e824 <_scanf_float+0x8c>
 800eaf2:	9b03      	ldr	r3, [sp, #12]
 800eaf4:	2b00      	cmp	r3, #0
 800eaf6:	d0bf      	beq.n	800ea78 <_scanf_float+0x2e0>
 800eaf8:	9904      	ldr	r1, [sp, #16]
 800eafa:	230a      	movs	r3, #10
 800eafc:	4632      	mov	r2, r6
 800eafe:	3101      	adds	r1, #1
 800eb00:	4638      	mov	r0, r7
 800eb02:	f000 fefd 	bl	800f900 <_strtol_r>
 800eb06:	9b03      	ldr	r3, [sp, #12]
 800eb08:	9d04      	ldr	r5, [sp, #16]
 800eb0a:	1ac2      	subs	r2, r0, r3
 800eb0c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800eb10:	429d      	cmp	r5, r3
 800eb12:	bf28      	it	cs
 800eb14:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800eb18:	490f      	ldr	r1, [pc, #60]	; (800eb58 <_scanf_float+0x3c0>)
 800eb1a:	4628      	mov	r0, r5
 800eb1c:	f000 f834 	bl	800eb88 <siprintf>
 800eb20:	e7aa      	b.n	800ea78 <_scanf_float+0x2e0>
 800eb22:	f015 0504 	ands.w	r5, r5, #4
 800eb26:	d1b8      	bne.n	800ea9a <_scanf_float+0x302>
 800eb28:	681f      	ldr	r7, [r3, #0]
 800eb2a:	ee10 2a10 	vmov	r2, s0
 800eb2e:	464b      	mov	r3, r9
 800eb30:	ee10 0a10 	vmov	r0, s0
 800eb34:	4649      	mov	r1, r9
 800eb36:	f7f1 fff9 	bl	8000b2c <__aeabi_dcmpun>
 800eb3a:	b128      	cbz	r0, 800eb48 <_scanf_float+0x3b0>
 800eb3c:	4628      	mov	r0, r5
 800eb3e:	f000 f81d 	bl	800eb7c <nanf>
 800eb42:	ed87 0a00 	vstr	s0, [r7]
 800eb46:	e7ab      	b.n	800eaa0 <_scanf_float+0x308>
 800eb48:	4640      	mov	r0, r8
 800eb4a:	4649      	mov	r1, r9
 800eb4c:	f7f2 f84c 	bl	8000be8 <__aeabi_d2f>
 800eb50:	6038      	str	r0, [r7, #0]
 800eb52:	e7a5      	b.n	800eaa0 <_scanf_float+0x308>
 800eb54:	2600      	movs	r6, #0
 800eb56:	e666      	b.n	800e826 <_scanf_float+0x8e>
 800eb58:	08012004 	.word	0x08012004

0800eb5c <_sbrk_r>:
 800eb5c:	b538      	push	{r3, r4, r5, lr}
 800eb5e:	4c06      	ldr	r4, [pc, #24]	; (800eb78 <_sbrk_r+0x1c>)
 800eb60:	2300      	movs	r3, #0
 800eb62:	4605      	mov	r5, r0
 800eb64:	4608      	mov	r0, r1
 800eb66:	6023      	str	r3, [r4, #0]
 800eb68:	f002 fe36 	bl	80117d8 <_sbrk>
 800eb6c:	1c43      	adds	r3, r0, #1
 800eb6e:	d102      	bne.n	800eb76 <_sbrk_r+0x1a>
 800eb70:	6823      	ldr	r3, [r4, #0]
 800eb72:	b103      	cbz	r3, 800eb76 <_sbrk_r+0x1a>
 800eb74:	602b      	str	r3, [r5, #0]
 800eb76:	bd38      	pop	{r3, r4, r5, pc}
 800eb78:	20002c6c 	.word	0x20002c6c

0800eb7c <nanf>:
 800eb7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800eb84 <nanf+0x8>
 800eb80:	4770      	bx	lr
 800eb82:	bf00      	nop
 800eb84:	7fc00000 	.word	0x7fc00000

0800eb88 <siprintf>:
 800eb88:	b40e      	push	{r1, r2, r3}
 800eb8a:	b500      	push	{lr}
 800eb8c:	b09c      	sub	sp, #112	; 0x70
 800eb8e:	ab1d      	add	r3, sp, #116	; 0x74
 800eb90:	9002      	str	r0, [sp, #8]
 800eb92:	9006      	str	r0, [sp, #24]
 800eb94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800eb98:	4809      	ldr	r0, [pc, #36]	; (800ebc0 <siprintf+0x38>)
 800eb9a:	9107      	str	r1, [sp, #28]
 800eb9c:	9104      	str	r1, [sp, #16]
 800eb9e:	4909      	ldr	r1, [pc, #36]	; (800ebc4 <siprintf+0x3c>)
 800eba0:	f853 2b04 	ldr.w	r2, [r3], #4
 800eba4:	9105      	str	r1, [sp, #20]
 800eba6:	6800      	ldr	r0, [r0, #0]
 800eba8:	9301      	str	r3, [sp, #4]
 800ebaa:	a902      	add	r1, sp, #8
 800ebac:	f002 fcb6 	bl	801151c <_svfiprintf_r>
 800ebb0:	9b02      	ldr	r3, [sp, #8]
 800ebb2:	2200      	movs	r2, #0
 800ebb4:	701a      	strb	r2, [r3, #0]
 800ebb6:	b01c      	add	sp, #112	; 0x70
 800ebb8:	f85d eb04 	ldr.w	lr, [sp], #4
 800ebbc:	b003      	add	sp, #12
 800ebbe:	4770      	bx	lr
 800ebc0:	20000184 	.word	0x20000184
 800ebc4:	ffff0208 	.word	0xffff0208

0800ebc8 <sulp>:
 800ebc8:	b570      	push	{r4, r5, r6, lr}
 800ebca:	4604      	mov	r4, r0
 800ebcc:	460d      	mov	r5, r1
 800ebce:	ec45 4b10 	vmov	d0, r4, r5
 800ebd2:	4616      	mov	r6, r2
 800ebd4:	f002 fb06 	bl	80111e4 <__ulp>
 800ebd8:	ec51 0b10 	vmov	r0, r1, d0
 800ebdc:	b17e      	cbz	r6, 800ebfe <sulp+0x36>
 800ebde:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800ebe2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800ebe6:	2b00      	cmp	r3, #0
 800ebe8:	dd09      	ble.n	800ebfe <sulp+0x36>
 800ebea:	051b      	lsls	r3, r3, #20
 800ebec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800ebf0:	2400      	movs	r4, #0
 800ebf2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800ebf6:	4622      	mov	r2, r4
 800ebf8:	462b      	mov	r3, r5
 800ebfa:	f7f1 fcfd 	bl	80005f8 <__aeabi_dmul>
 800ebfe:	bd70      	pop	{r4, r5, r6, pc}

0800ec00 <_strtod_l>:
 800ec00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec04:	461f      	mov	r7, r3
 800ec06:	b0a1      	sub	sp, #132	; 0x84
 800ec08:	2300      	movs	r3, #0
 800ec0a:	4681      	mov	r9, r0
 800ec0c:	4638      	mov	r0, r7
 800ec0e:	460e      	mov	r6, r1
 800ec10:	9217      	str	r2, [sp, #92]	; 0x5c
 800ec12:	931c      	str	r3, [sp, #112]	; 0x70
 800ec14:	f001 fff5 	bl	8010c02 <__localeconv_l>
 800ec18:	4680      	mov	r8, r0
 800ec1a:	6800      	ldr	r0, [r0, #0]
 800ec1c:	f7f1 fad8 	bl	80001d0 <strlen>
 800ec20:	f04f 0a00 	mov.w	sl, #0
 800ec24:	4604      	mov	r4, r0
 800ec26:	f04f 0b00 	mov.w	fp, #0
 800ec2a:	961b      	str	r6, [sp, #108]	; 0x6c
 800ec2c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ec2e:	781a      	ldrb	r2, [r3, #0]
 800ec30:	2a0d      	cmp	r2, #13
 800ec32:	d832      	bhi.n	800ec9a <_strtod_l+0x9a>
 800ec34:	2a09      	cmp	r2, #9
 800ec36:	d236      	bcs.n	800eca6 <_strtod_l+0xa6>
 800ec38:	2a00      	cmp	r2, #0
 800ec3a:	d03e      	beq.n	800ecba <_strtod_l+0xba>
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	930d      	str	r3, [sp, #52]	; 0x34
 800ec40:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800ec42:	782b      	ldrb	r3, [r5, #0]
 800ec44:	2b30      	cmp	r3, #48	; 0x30
 800ec46:	f040 80ac 	bne.w	800eda2 <_strtod_l+0x1a2>
 800ec4a:	786b      	ldrb	r3, [r5, #1]
 800ec4c:	2b58      	cmp	r3, #88	; 0x58
 800ec4e:	d001      	beq.n	800ec54 <_strtod_l+0x54>
 800ec50:	2b78      	cmp	r3, #120	; 0x78
 800ec52:	d167      	bne.n	800ed24 <_strtod_l+0x124>
 800ec54:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec56:	9301      	str	r3, [sp, #4]
 800ec58:	ab1c      	add	r3, sp, #112	; 0x70
 800ec5a:	9300      	str	r3, [sp, #0]
 800ec5c:	9702      	str	r7, [sp, #8]
 800ec5e:	ab1d      	add	r3, sp, #116	; 0x74
 800ec60:	4a88      	ldr	r2, [pc, #544]	; (800ee84 <_strtod_l+0x284>)
 800ec62:	a91b      	add	r1, sp, #108	; 0x6c
 800ec64:	4648      	mov	r0, r9
 800ec66:	f001 fcf2 	bl	801064e <__gethex>
 800ec6a:	f010 0407 	ands.w	r4, r0, #7
 800ec6e:	4606      	mov	r6, r0
 800ec70:	d005      	beq.n	800ec7e <_strtod_l+0x7e>
 800ec72:	2c06      	cmp	r4, #6
 800ec74:	d12b      	bne.n	800ecce <_strtod_l+0xce>
 800ec76:	3501      	adds	r5, #1
 800ec78:	2300      	movs	r3, #0
 800ec7a:	951b      	str	r5, [sp, #108]	; 0x6c
 800ec7c:	930d      	str	r3, [sp, #52]	; 0x34
 800ec7e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	f040 859a 	bne.w	800f7ba <_strtod_l+0xbba>
 800ec86:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ec88:	b1e3      	cbz	r3, 800ecc4 <_strtod_l+0xc4>
 800ec8a:	4652      	mov	r2, sl
 800ec8c:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800ec90:	ec43 2b10 	vmov	d0, r2, r3
 800ec94:	b021      	add	sp, #132	; 0x84
 800ec96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec9a:	2a2b      	cmp	r2, #43	; 0x2b
 800ec9c:	d015      	beq.n	800ecca <_strtod_l+0xca>
 800ec9e:	2a2d      	cmp	r2, #45	; 0x2d
 800eca0:	d004      	beq.n	800ecac <_strtod_l+0xac>
 800eca2:	2a20      	cmp	r2, #32
 800eca4:	d1ca      	bne.n	800ec3c <_strtod_l+0x3c>
 800eca6:	3301      	adds	r3, #1
 800eca8:	931b      	str	r3, [sp, #108]	; 0x6c
 800ecaa:	e7bf      	b.n	800ec2c <_strtod_l+0x2c>
 800ecac:	2201      	movs	r2, #1
 800ecae:	920d      	str	r2, [sp, #52]	; 0x34
 800ecb0:	1c5a      	adds	r2, r3, #1
 800ecb2:	921b      	str	r2, [sp, #108]	; 0x6c
 800ecb4:	785b      	ldrb	r3, [r3, #1]
 800ecb6:	2b00      	cmp	r3, #0
 800ecb8:	d1c2      	bne.n	800ec40 <_strtod_l+0x40>
 800ecba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ecbc:	961b      	str	r6, [sp, #108]	; 0x6c
 800ecbe:	2b00      	cmp	r3, #0
 800ecc0:	f040 8579 	bne.w	800f7b6 <_strtod_l+0xbb6>
 800ecc4:	4652      	mov	r2, sl
 800ecc6:	465b      	mov	r3, fp
 800ecc8:	e7e2      	b.n	800ec90 <_strtod_l+0x90>
 800ecca:	2200      	movs	r2, #0
 800eccc:	e7ef      	b.n	800ecae <_strtod_l+0xae>
 800ecce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800ecd0:	b13a      	cbz	r2, 800ece2 <_strtod_l+0xe2>
 800ecd2:	2135      	movs	r1, #53	; 0x35
 800ecd4:	a81e      	add	r0, sp, #120	; 0x78
 800ecd6:	f002 fb7d 	bl	80113d4 <__copybits>
 800ecda:	991c      	ldr	r1, [sp, #112]	; 0x70
 800ecdc:	4648      	mov	r0, r9
 800ecde:	f001 ffe9 	bl	8010cb4 <_Bfree>
 800ece2:	3c01      	subs	r4, #1
 800ece4:	2c04      	cmp	r4, #4
 800ece6:	d806      	bhi.n	800ecf6 <_strtod_l+0xf6>
 800ece8:	e8df f004 	tbb	[pc, r4]
 800ecec:	1714030a 	.word	0x1714030a
 800ecf0:	0a          	.byte	0x0a
 800ecf1:	00          	.byte	0x00
 800ecf2:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800ecf6:	0730      	lsls	r0, r6, #28
 800ecf8:	d5c1      	bpl.n	800ec7e <_strtod_l+0x7e>
 800ecfa:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ecfe:	e7be      	b.n	800ec7e <_strtod_l+0x7e>
 800ed00:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800ed04:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800ed06:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800ed0a:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ed0e:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ed12:	e7f0      	b.n	800ecf6 <_strtod_l+0xf6>
 800ed14:	f8df b170 	ldr.w	fp, [pc, #368]	; 800ee88 <_strtod_l+0x288>
 800ed18:	e7ed      	b.n	800ecf6 <_strtod_l+0xf6>
 800ed1a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ed1e:	f04f 3aff 	mov.w	sl, #4294967295
 800ed22:	e7e8      	b.n	800ecf6 <_strtod_l+0xf6>
 800ed24:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed26:	1c5a      	adds	r2, r3, #1
 800ed28:	921b      	str	r2, [sp, #108]	; 0x6c
 800ed2a:	785b      	ldrb	r3, [r3, #1]
 800ed2c:	2b30      	cmp	r3, #48	; 0x30
 800ed2e:	d0f9      	beq.n	800ed24 <_strtod_l+0x124>
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d0a4      	beq.n	800ec7e <_strtod_l+0x7e>
 800ed34:	2301      	movs	r3, #1
 800ed36:	2500      	movs	r5, #0
 800ed38:	9306      	str	r3, [sp, #24]
 800ed3a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ed3c:	9308      	str	r3, [sp, #32]
 800ed3e:	9507      	str	r5, [sp, #28]
 800ed40:	9505      	str	r5, [sp, #20]
 800ed42:	220a      	movs	r2, #10
 800ed44:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800ed46:	7807      	ldrb	r7, [r0, #0]
 800ed48:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800ed4c:	b2d9      	uxtb	r1, r3
 800ed4e:	2909      	cmp	r1, #9
 800ed50:	d929      	bls.n	800eda6 <_strtod_l+0x1a6>
 800ed52:	4622      	mov	r2, r4
 800ed54:	f8d8 1000 	ldr.w	r1, [r8]
 800ed58:	f002 fcd8 	bl	801170c <strncmp>
 800ed5c:	2800      	cmp	r0, #0
 800ed5e:	d031      	beq.n	800edc4 <_strtod_l+0x1c4>
 800ed60:	2000      	movs	r0, #0
 800ed62:	9c05      	ldr	r4, [sp, #20]
 800ed64:	9004      	str	r0, [sp, #16]
 800ed66:	463b      	mov	r3, r7
 800ed68:	4602      	mov	r2, r0
 800ed6a:	2b65      	cmp	r3, #101	; 0x65
 800ed6c:	d001      	beq.n	800ed72 <_strtod_l+0x172>
 800ed6e:	2b45      	cmp	r3, #69	; 0x45
 800ed70:	d114      	bne.n	800ed9c <_strtod_l+0x19c>
 800ed72:	b924      	cbnz	r4, 800ed7e <_strtod_l+0x17e>
 800ed74:	b910      	cbnz	r0, 800ed7c <_strtod_l+0x17c>
 800ed76:	9b06      	ldr	r3, [sp, #24]
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d09e      	beq.n	800ecba <_strtod_l+0xba>
 800ed7c:	2400      	movs	r4, #0
 800ed7e:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800ed80:	1c73      	adds	r3, r6, #1
 800ed82:	931b      	str	r3, [sp, #108]	; 0x6c
 800ed84:	7873      	ldrb	r3, [r6, #1]
 800ed86:	2b2b      	cmp	r3, #43	; 0x2b
 800ed88:	d078      	beq.n	800ee7c <_strtod_l+0x27c>
 800ed8a:	2b2d      	cmp	r3, #45	; 0x2d
 800ed8c:	d070      	beq.n	800ee70 <_strtod_l+0x270>
 800ed8e:	f04f 0c00 	mov.w	ip, #0
 800ed92:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800ed96:	2f09      	cmp	r7, #9
 800ed98:	d97c      	bls.n	800ee94 <_strtod_l+0x294>
 800ed9a:	961b      	str	r6, [sp, #108]	; 0x6c
 800ed9c:	f04f 0e00 	mov.w	lr, #0
 800eda0:	e09a      	b.n	800eed8 <_strtod_l+0x2d8>
 800eda2:	2300      	movs	r3, #0
 800eda4:	e7c7      	b.n	800ed36 <_strtod_l+0x136>
 800eda6:	9905      	ldr	r1, [sp, #20]
 800eda8:	2908      	cmp	r1, #8
 800edaa:	bfdd      	ittte	le
 800edac:	9907      	ldrle	r1, [sp, #28]
 800edae:	fb02 3301 	mlale	r3, r2, r1, r3
 800edb2:	9307      	strle	r3, [sp, #28]
 800edb4:	fb02 3505 	mlagt	r5, r2, r5, r3
 800edb8:	9b05      	ldr	r3, [sp, #20]
 800edba:	3001      	adds	r0, #1
 800edbc:	3301      	adds	r3, #1
 800edbe:	9305      	str	r3, [sp, #20]
 800edc0:	901b      	str	r0, [sp, #108]	; 0x6c
 800edc2:	e7bf      	b.n	800ed44 <_strtod_l+0x144>
 800edc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800edc6:	191a      	adds	r2, r3, r4
 800edc8:	921b      	str	r2, [sp, #108]	; 0x6c
 800edca:	9a05      	ldr	r2, [sp, #20]
 800edcc:	5d1b      	ldrb	r3, [r3, r4]
 800edce:	2a00      	cmp	r2, #0
 800edd0:	d037      	beq.n	800ee42 <_strtod_l+0x242>
 800edd2:	9c05      	ldr	r4, [sp, #20]
 800edd4:	4602      	mov	r2, r0
 800edd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800edda:	2909      	cmp	r1, #9
 800eddc:	d913      	bls.n	800ee06 <_strtod_l+0x206>
 800edde:	2101      	movs	r1, #1
 800ede0:	9104      	str	r1, [sp, #16]
 800ede2:	e7c2      	b.n	800ed6a <_strtod_l+0x16a>
 800ede4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ede6:	1c5a      	adds	r2, r3, #1
 800ede8:	921b      	str	r2, [sp, #108]	; 0x6c
 800edea:	785b      	ldrb	r3, [r3, #1]
 800edec:	3001      	adds	r0, #1
 800edee:	2b30      	cmp	r3, #48	; 0x30
 800edf0:	d0f8      	beq.n	800ede4 <_strtod_l+0x1e4>
 800edf2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800edf6:	2a08      	cmp	r2, #8
 800edf8:	f200 84e4 	bhi.w	800f7c4 <_strtod_l+0xbc4>
 800edfc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800edfe:	9208      	str	r2, [sp, #32]
 800ee00:	4602      	mov	r2, r0
 800ee02:	2000      	movs	r0, #0
 800ee04:	4604      	mov	r4, r0
 800ee06:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800ee0a:	f100 0101 	add.w	r1, r0, #1
 800ee0e:	d012      	beq.n	800ee36 <_strtod_l+0x236>
 800ee10:	440a      	add	r2, r1
 800ee12:	eb00 0c04 	add.w	ip, r0, r4
 800ee16:	4621      	mov	r1, r4
 800ee18:	270a      	movs	r7, #10
 800ee1a:	458c      	cmp	ip, r1
 800ee1c:	d113      	bne.n	800ee46 <_strtod_l+0x246>
 800ee1e:	1821      	adds	r1, r4, r0
 800ee20:	2908      	cmp	r1, #8
 800ee22:	f104 0401 	add.w	r4, r4, #1
 800ee26:	4404      	add	r4, r0
 800ee28:	dc19      	bgt.n	800ee5e <_strtod_l+0x25e>
 800ee2a:	9b07      	ldr	r3, [sp, #28]
 800ee2c:	210a      	movs	r1, #10
 800ee2e:	fb01 e303 	mla	r3, r1, r3, lr
 800ee32:	9307      	str	r3, [sp, #28]
 800ee34:	2100      	movs	r1, #0
 800ee36:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ee38:	1c58      	adds	r0, r3, #1
 800ee3a:	901b      	str	r0, [sp, #108]	; 0x6c
 800ee3c:	785b      	ldrb	r3, [r3, #1]
 800ee3e:	4608      	mov	r0, r1
 800ee40:	e7c9      	b.n	800edd6 <_strtod_l+0x1d6>
 800ee42:	9805      	ldr	r0, [sp, #20]
 800ee44:	e7d3      	b.n	800edee <_strtod_l+0x1ee>
 800ee46:	2908      	cmp	r1, #8
 800ee48:	f101 0101 	add.w	r1, r1, #1
 800ee4c:	dc03      	bgt.n	800ee56 <_strtod_l+0x256>
 800ee4e:	9b07      	ldr	r3, [sp, #28]
 800ee50:	437b      	muls	r3, r7
 800ee52:	9307      	str	r3, [sp, #28]
 800ee54:	e7e1      	b.n	800ee1a <_strtod_l+0x21a>
 800ee56:	2910      	cmp	r1, #16
 800ee58:	bfd8      	it	le
 800ee5a:	437d      	mulle	r5, r7
 800ee5c:	e7dd      	b.n	800ee1a <_strtod_l+0x21a>
 800ee5e:	2c10      	cmp	r4, #16
 800ee60:	bfdc      	itt	le
 800ee62:	210a      	movle	r1, #10
 800ee64:	fb01 e505 	mlale	r5, r1, r5, lr
 800ee68:	e7e4      	b.n	800ee34 <_strtod_l+0x234>
 800ee6a:	2301      	movs	r3, #1
 800ee6c:	9304      	str	r3, [sp, #16]
 800ee6e:	e781      	b.n	800ed74 <_strtod_l+0x174>
 800ee70:	f04f 0c01 	mov.w	ip, #1
 800ee74:	1cb3      	adds	r3, r6, #2
 800ee76:	931b      	str	r3, [sp, #108]	; 0x6c
 800ee78:	78b3      	ldrb	r3, [r6, #2]
 800ee7a:	e78a      	b.n	800ed92 <_strtod_l+0x192>
 800ee7c:	f04f 0c00 	mov.w	ip, #0
 800ee80:	e7f8      	b.n	800ee74 <_strtod_l+0x274>
 800ee82:	bf00      	nop
 800ee84:	0801200c 	.word	0x0801200c
 800ee88:	7ff00000 	.word	0x7ff00000
 800ee8c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ee8e:	1c5f      	adds	r7, r3, #1
 800ee90:	971b      	str	r7, [sp, #108]	; 0x6c
 800ee92:	785b      	ldrb	r3, [r3, #1]
 800ee94:	2b30      	cmp	r3, #48	; 0x30
 800ee96:	d0f9      	beq.n	800ee8c <_strtod_l+0x28c>
 800ee98:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800ee9c:	2f08      	cmp	r7, #8
 800ee9e:	f63f af7d 	bhi.w	800ed9c <_strtod_l+0x19c>
 800eea2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800eea6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eea8:	930a      	str	r3, [sp, #40]	; 0x28
 800eeaa:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800eeac:	1c5f      	adds	r7, r3, #1
 800eeae:	971b      	str	r7, [sp, #108]	; 0x6c
 800eeb0:	785b      	ldrb	r3, [r3, #1]
 800eeb2:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800eeb6:	f1b8 0f09 	cmp.w	r8, #9
 800eeba:	d937      	bls.n	800ef2c <_strtod_l+0x32c>
 800eebc:	990a      	ldr	r1, [sp, #40]	; 0x28
 800eebe:	1a7f      	subs	r7, r7, r1
 800eec0:	2f08      	cmp	r7, #8
 800eec2:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800eec6:	dc37      	bgt.n	800ef38 <_strtod_l+0x338>
 800eec8:	45be      	cmp	lr, r7
 800eeca:	bfa8      	it	ge
 800eecc:	46be      	movge	lr, r7
 800eece:	f1bc 0f00 	cmp.w	ip, #0
 800eed2:	d001      	beq.n	800eed8 <_strtod_l+0x2d8>
 800eed4:	f1ce 0e00 	rsb	lr, lr, #0
 800eed8:	2c00      	cmp	r4, #0
 800eeda:	d151      	bne.n	800ef80 <_strtod_l+0x380>
 800eedc:	2800      	cmp	r0, #0
 800eede:	f47f aece 	bne.w	800ec7e <_strtod_l+0x7e>
 800eee2:	9a06      	ldr	r2, [sp, #24]
 800eee4:	2a00      	cmp	r2, #0
 800eee6:	f47f aeca 	bne.w	800ec7e <_strtod_l+0x7e>
 800eeea:	9a04      	ldr	r2, [sp, #16]
 800eeec:	2a00      	cmp	r2, #0
 800eeee:	f47f aee4 	bne.w	800ecba <_strtod_l+0xba>
 800eef2:	2b4e      	cmp	r3, #78	; 0x4e
 800eef4:	d027      	beq.n	800ef46 <_strtod_l+0x346>
 800eef6:	dc21      	bgt.n	800ef3c <_strtod_l+0x33c>
 800eef8:	2b49      	cmp	r3, #73	; 0x49
 800eefa:	f47f aede 	bne.w	800ecba <_strtod_l+0xba>
 800eefe:	49a0      	ldr	r1, [pc, #640]	; (800f180 <_strtod_l+0x580>)
 800ef00:	a81b      	add	r0, sp, #108	; 0x6c
 800ef02:	f001 fdd7 	bl	8010ab4 <__match>
 800ef06:	2800      	cmp	r0, #0
 800ef08:	f43f aed7 	beq.w	800ecba <_strtod_l+0xba>
 800ef0c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef0e:	499d      	ldr	r1, [pc, #628]	; (800f184 <_strtod_l+0x584>)
 800ef10:	3b01      	subs	r3, #1
 800ef12:	a81b      	add	r0, sp, #108	; 0x6c
 800ef14:	931b      	str	r3, [sp, #108]	; 0x6c
 800ef16:	f001 fdcd 	bl	8010ab4 <__match>
 800ef1a:	b910      	cbnz	r0, 800ef22 <_strtod_l+0x322>
 800ef1c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef1e:	3301      	adds	r3, #1
 800ef20:	931b      	str	r3, [sp, #108]	; 0x6c
 800ef22:	f8df b274 	ldr.w	fp, [pc, #628]	; 800f198 <_strtod_l+0x598>
 800ef26:	f04f 0a00 	mov.w	sl, #0
 800ef2a:	e6a8      	b.n	800ec7e <_strtod_l+0x7e>
 800ef2c:	210a      	movs	r1, #10
 800ef2e:	fb01 3e0e 	mla	lr, r1, lr, r3
 800ef32:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800ef36:	e7b8      	b.n	800eeaa <_strtod_l+0x2aa>
 800ef38:	46be      	mov	lr, r7
 800ef3a:	e7c8      	b.n	800eece <_strtod_l+0x2ce>
 800ef3c:	2b69      	cmp	r3, #105	; 0x69
 800ef3e:	d0de      	beq.n	800eefe <_strtod_l+0x2fe>
 800ef40:	2b6e      	cmp	r3, #110	; 0x6e
 800ef42:	f47f aeba 	bne.w	800ecba <_strtod_l+0xba>
 800ef46:	4990      	ldr	r1, [pc, #576]	; (800f188 <_strtod_l+0x588>)
 800ef48:	a81b      	add	r0, sp, #108	; 0x6c
 800ef4a:	f001 fdb3 	bl	8010ab4 <__match>
 800ef4e:	2800      	cmp	r0, #0
 800ef50:	f43f aeb3 	beq.w	800ecba <_strtod_l+0xba>
 800ef54:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	2b28      	cmp	r3, #40	; 0x28
 800ef5a:	d10e      	bne.n	800ef7a <_strtod_l+0x37a>
 800ef5c:	aa1e      	add	r2, sp, #120	; 0x78
 800ef5e:	498b      	ldr	r1, [pc, #556]	; (800f18c <_strtod_l+0x58c>)
 800ef60:	a81b      	add	r0, sp, #108	; 0x6c
 800ef62:	f001 fdbb 	bl	8010adc <__hexnan>
 800ef66:	2805      	cmp	r0, #5
 800ef68:	d107      	bne.n	800ef7a <_strtod_l+0x37a>
 800ef6a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800ef6c:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800ef70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800ef74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800ef78:	e681      	b.n	800ec7e <_strtod_l+0x7e>
 800ef7a:	f8df b224 	ldr.w	fp, [pc, #548]	; 800f1a0 <_strtod_l+0x5a0>
 800ef7e:	e7d2      	b.n	800ef26 <_strtod_l+0x326>
 800ef80:	ebae 0302 	sub.w	r3, lr, r2
 800ef84:	9306      	str	r3, [sp, #24]
 800ef86:	9b05      	ldr	r3, [sp, #20]
 800ef88:	9807      	ldr	r0, [sp, #28]
 800ef8a:	2b00      	cmp	r3, #0
 800ef8c:	bf08      	it	eq
 800ef8e:	4623      	moveq	r3, r4
 800ef90:	2c10      	cmp	r4, #16
 800ef92:	9305      	str	r3, [sp, #20]
 800ef94:	46a0      	mov	r8, r4
 800ef96:	bfa8      	it	ge
 800ef98:	f04f 0810 	movge.w	r8, #16
 800ef9c:	f7f1 fab2 	bl	8000504 <__aeabi_ui2d>
 800efa0:	2c09      	cmp	r4, #9
 800efa2:	4682      	mov	sl, r0
 800efa4:	468b      	mov	fp, r1
 800efa6:	dc13      	bgt.n	800efd0 <_strtod_l+0x3d0>
 800efa8:	9b06      	ldr	r3, [sp, #24]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	f43f ae67 	beq.w	800ec7e <_strtod_l+0x7e>
 800efb0:	9b06      	ldr	r3, [sp, #24]
 800efb2:	dd7a      	ble.n	800f0aa <_strtod_l+0x4aa>
 800efb4:	2b16      	cmp	r3, #22
 800efb6:	dc61      	bgt.n	800f07c <_strtod_l+0x47c>
 800efb8:	4a75      	ldr	r2, [pc, #468]	; (800f190 <_strtod_l+0x590>)
 800efba:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800efbe:	e9de 0100 	ldrd	r0, r1, [lr]
 800efc2:	4652      	mov	r2, sl
 800efc4:	465b      	mov	r3, fp
 800efc6:	f7f1 fb17 	bl	80005f8 <__aeabi_dmul>
 800efca:	4682      	mov	sl, r0
 800efcc:	468b      	mov	fp, r1
 800efce:	e656      	b.n	800ec7e <_strtod_l+0x7e>
 800efd0:	4b6f      	ldr	r3, [pc, #444]	; (800f190 <_strtod_l+0x590>)
 800efd2:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800efd6:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800efda:	f7f1 fb0d 	bl	80005f8 <__aeabi_dmul>
 800efde:	4606      	mov	r6, r0
 800efe0:	4628      	mov	r0, r5
 800efe2:	460f      	mov	r7, r1
 800efe4:	f7f1 fa8e 	bl	8000504 <__aeabi_ui2d>
 800efe8:	4602      	mov	r2, r0
 800efea:	460b      	mov	r3, r1
 800efec:	4630      	mov	r0, r6
 800efee:	4639      	mov	r1, r7
 800eff0:	f7f1 f94c 	bl	800028c <__adddf3>
 800eff4:	2c0f      	cmp	r4, #15
 800eff6:	4682      	mov	sl, r0
 800eff8:	468b      	mov	fp, r1
 800effa:	ddd5      	ble.n	800efa8 <_strtod_l+0x3a8>
 800effc:	9b06      	ldr	r3, [sp, #24]
 800effe:	eba4 0808 	sub.w	r8, r4, r8
 800f002:	4498      	add	r8, r3
 800f004:	f1b8 0f00 	cmp.w	r8, #0
 800f008:	f340 8096 	ble.w	800f138 <_strtod_l+0x538>
 800f00c:	f018 030f 	ands.w	r3, r8, #15
 800f010:	d00a      	beq.n	800f028 <_strtod_l+0x428>
 800f012:	495f      	ldr	r1, [pc, #380]	; (800f190 <_strtod_l+0x590>)
 800f014:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800f018:	4652      	mov	r2, sl
 800f01a:	465b      	mov	r3, fp
 800f01c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f020:	f7f1 faea 	bl	80005f8 <__aeabi_dmul>
 800f024:	4682      	mov	sl, r0
 800f026:	468b      	mov	fp, r1
 800f028:	f038 080f 	bics.w	r8, r8, #15
 800f02c:	d073      	beq.n	800f116 <_strtod_l+0x516>
 800f02e:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800f032:	dd47      	ble.n	800f0c4 <_strtod_l+0x4c4>
 800f034:	2400      	movs	r4, #0
 800f036:	46a0      	mov	r8, r4
 800f038:	9407      	str	r4, [sp, #28]
 800f03a:	9405      	str	r4, [sp, #20]
 800f03c:	2322      	movs	r3, #34	; 0x22
 800f03e:	f8df b158 	ldr.w	fp, [pc, #344]	; 800f198 <_strtod_l+0x598>
 800f042:	f8c9 3000 	str.w	r3, [r9]
 800f046:	f04f 0a00 	mov.w	sl, #0
 800f04a:	9b07      	ldr	r3, [sp, #28]
 800f04c:	2b00      	cmp	r3, #0
 800f04e:	f43f ae16 	beq.w	800ec7e <_strtod_l+0x7e>
 800f052:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f054:	4648      	mov	r0, r9
 800f056:	f001 fe2d 	bl	8010cb4 <_Bfree>
 800f05a:	9905      	ldr	r1, [sp, #20]
 800f05c:	4648      	mov	r0, r9
 800f05e:	f001 fe29 	bl	8010cb4 <_Bfree>
 800f062:	4641      	mov	r1, r8
 800f064:	4648      	mov	r0, r9
 800f066:	f001 fe25 	bl	8010cb4 <_Bfree>
 800f06a:	9907      	ldr	r1, [sp, #28]
 800f06c:	4648      	mov	r0, r9
 800f06e:	f001 fe21 	bl	8010cb4 <_Bfree>
 800f072:	4621      	mov	r1, r4
 800f074:	4648      	mov	r0, r9
 800f076:	f001 fe1d 	bl	8010cb4 <_Bfree>
 800f07a:	e600      	b.n	800ec7e <_strtod_l+0x7e>
 800f07c:	9a06      	ldr	r2, [sp, #24]
 800f07e:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800f082:	4293      	cmp	r3, r2
 800f084:	dbba      	blt.n	800effc <_strtod_l+0x3fc>
 800f086:	4d42      	ldr	r5, [pc, #264]	; (800f190 <_strtod_l+0x590>)
 800f088:	f1c4 040f 	rsb	r4, r4, #15
 800f08c:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800f090:	4652      	mov	r2, sl
 800f092:	465b      	mov	r3, fp
 800f094:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f098:	f7f1 faae 	bl	80005f8 <__aeabi_dmul>
 800f09c:	9b06      	ldr	r3, [sp, #24]
 800f09e:	1b1c      	subs	r4, r3, r4
 800f0a0:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800f0a4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f0a8:	e78d      	b.n	800efc6 <_strtod_l+0x3c6>
 800f0aa:	f113 0f16 	cmn.w	r3, #22
 800f0ae:	dba5      	blt.n	800effc <_strtod_l+0x3fc>
 800f0b0:	4a37      	ldr	r2, [pc, #220]	; (800f190 <_strtod_l+0x590>)
 800f0b2:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800f0b6:	e9d2 2300 	ldrd	r2, r3, [r2]
 800f0ba:	4650      	mov	r0, sl
 800f0bc:	4659      	mov	r1, fp
 800f0be:	f7f1 fbc5 	bl	800084c <__aeabi_ddiv>
 800f0c2:	e782      	b.n	800efca <_strtod_l+0x3ca>
 800f0c4:	2300      	movs	r3, #0
 800f0c6:	4e33      	ldr	r6, [pc, #204]	; (800f194 <_strtod_l+0x594>)
 800f0c8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800f0cc:	4650      	mov	r0, sl
 800f0ce:	4659      	mov	r1, fp
 800f0d0:	461d      	mov	r5, r3
 800f0d2:	f1b8 0f01 	cmp.w	r8, #1
 800f0d6:	dc21      	bgt.n	800f11c <_strtod_l+0x51c>
 800f0d8:	b10b      	cbz	r3, 800f0de <_strtod_l+0x4de>
 800f0da:	4682      	mov	sl, r0
 800f0dc:	468b      	mov	fp, r1
 800f0de:	4b2d      	ldr	r3, [pc, #180]	; (800f194 <_strtod_l+0x594>)
 800f0e0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800f0e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800f0e8:	4652      	mov	r2, sl
 800f0ea:	465b      	mov	r3, fp
 800f0ec:	e9d5 0100 	ldrd	r0, r1, [r5]
 800f0f0:	f7f1 fa82 	bl	80005f8 <__aeabi_dmul>
 800f0f4:	4b28      	ldr	r3, [pc, #160]	; (800f198 <_strtod_l+0x598>)
 800f0f6:	460a      	mov	r2, r1
 800f0f8:	400b      	ands	r3, r1
 800f0fa:	4928      	ldr	r1, [pc, #160]	; (800f19c <_strtod_l+0x59c>)
 800f0fc:	428b      	cmp	r3, r1
 800f0fe:	4682      	mov	sl, r0
 800f100:	d898      	bhi.n	800f034 <_strtod_l+0x434>
 800f102:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800f106:	428b      	cmp	r3, r1
 800f108:	bf86      	itte	hi
 800f10a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800f1a4 <_strtod_l+0x5a4>
 800f10e:	f04f 3aff 	movhi.w	sl, #4294967295
 800f112:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800f116:	2300      	movs	r3, #0
 800f118:	9304      	str	r3, [sp, #16]
 800f11a:	e077      	b.n	800f20c <_strtod_l+0x60c>
 800f11c:	f018 0f01 	tst.w	r8, #1
 800f120:	d006      	beq.n	800f130 <_strtod_l+0x530>
 800f122:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800f126:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f12a:	f7f1 fa65 	bl	80005f8 <__aeabi_dmul>
 800f12e:	2301      	movs	r3, #1
 800f130:	3501      	adds	r5, #1
 800f132:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f136:	e7cc      	b.n	800f0d2 <_strtod_l+0x4d2>
 800f138:	d0ed      	beq.n	800f116 <_strtod_l+0x516>
 800f13a:	f1c8 0800 	rsb	r8, r8, #0
 800f13e:	f018 020f 	ands.w	r2, r8, #15
 800f142:	d00a      	beq.n	800f15a <_strtod_l+0x55a>
 800f144:	4b12      	ldr	r3, [pc, #72]	; (800f190 <_strtod_l+0x590>)
 800f146:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f14a:	4650      	mov	r0, sl
 800f14c:	4659      	mov	r1, fp
 800f14e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f152:	f7f1 fb7b 	bl	800084c <__aeabi_ddiv>
 800f156:	4682      	mov	sl, r0
 800f158:	468b      	mov	fp, r1
 800f15a:	ea5f 1828 	movs.w	r8, r8, asr #4
 800f15e:	d0da      	beq.n	800f116 <_strtod_l+0x516>
 800f160:	f1b8 0f1f 	cmp.w	r8, #31
 800f164:	dd20      	ble.n	800f1a8 <_strtod_l+0x5a8>
 800f166:	2400      	movs	r4, #0
 800f168:	46a0      	mov	r8, r4
 800f16a:	9407      	str	r4, [sp, #28]
 800f16c:	9405      	str	r4, [sp, #20]
 800f16e:	2322      	movs	r3, #34	; 0x22
 800f170:	f04f 0a00 	mov.w	sl, #0
 800f174:	f04f 0b00 	mov.w	fp, #0
 800f178:	f8c9 3000 	str.w	r3, [r9]
 800f17c:	e765      	b.n	800f04a <_strtod_l+0x44a>
 800f17e:	bf00      	nop
 800f180:	08011fd5 	.word	0x08011fd5
 800f184:	08012063 	.word	0x08012063
 800f188:	08011fdd 	.word	0x08011fdd
 800f18c:	08012020 	.word	0x08012020
 800f190:	080120a0 	.word	0x080120a0
 800f194:	08012078 	.word	0x08012078
 800f198:	7ff00000 	.word	0x7ff00000
 800f19c:	7ca00000 	.word	0x7ca00000
 800f1a0:	fff80000 	.word	0xfff80000
 800f1a4:	7fefffff 	.word	0x7fefffff
 800f1a8:	f018 0310 	ands.w	r3, r8, #16
 800f1ac:	bf18      	it	ne
 800f1ae:	236a      	movne	r3, #106	; 0x6a
 800f1b0:	4da0      	ldr	r5, [pc, #640]	; (800f434 <_strtod_l+0x834>)
 800f1b2:	9304      	str	r3, [sp, #16]
 800f1b4:	4650      	mov	r0, sl
 800f1b6:	4659      	mov	r1, fp
 800f1b8:	2300      	movs	r3, #0
 800f1ba:	f1b8 0f00 	cmp.w	r8, #0
 800f1be:	f300 810a 	bgt.w	800f3d6 <_strtod_l+0x7d6>
 800f1c2:	b10b      	cbz	r3, 800f1c8 <_strtod_l+0x5c8>
 800f1c4:	4682      	mov	sl, r0
 800f1c6:	468b      	mov	fp, r1
 800f1c8:	9b04      	ldr	r3, [sp, #16]
 800f1ca:	b1bb      	cbz	r3, 800f1fc <_strtod_l+0x5fc>
 800f1cc:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800f1d0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	4659      	mov	r1, fp
 800f1d8:	dd10      	ble.n	800f1fc <_strtod_l+0x5fc>
 800f1da:	2b1f      	cmp	r3, #31
 800f1dc:	f340 8107 	ble.w	800f3ee <_strtod_l+0x7ee>
 800f1e0:	2b34      	cmp	r3, #52	; 0x34
 800f1e2:	bfde      	ittt	le
 800f1e4:	3b20      	suble	r3, #32
 800f1e6:	f04f 32ff 	movle.w	r2, #4294967295
 800f1ea:	fa02 f303 	lslle.w	r3, r2, r3
 800f1ee:	f04f 0a00 	mov.w	sl, #0
 800f1f2:	bfcc      	ite	gt
 800f1f4:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800f1f8:	ea03 0b01 	andle.w	fp, r3, r1
 800f1fc:	2200      	movs	r2, #0
 800f1fe:	2300      	movs	r3, #0
 800f200:	4650      	mov	r0, sl
 800f202:	4659      	mov	r1, fp
 800f204:	f7f1 fc60 	bl	8000ac8 <__aeabi_dcmpeq>
 800f208:	2800      	cmp	r0, #0
 800f20a:	d1ac      	bne.n	800f166 <_strtod_l+0x566>
 800f20c:	9b07      	ldr	r3, [sp, #28]
 800f20e:	9300      	str	r3, [sp, #0]
 800f210:	9a05      	ldr	r2, [sp, #20]
 800f212:	9908      	ldr	r1, [sp, #32]
 800f214:	4623      	mov	r3, r4
 800f216:	4648      	mov	r0, r9
 800f218:	f001 fd9e 	bl	8010d58 <__s2b>
 800f21c:	9007      	str	r0, [sp, #28]
 800f21e:	2800      	cmp	r0, #0
 800f220:	f43f af08 	beq.w	800f034 <_strtod_l+0x434>
 800f224:	9a06      	ldr	r2, [sp, #24]
 800f226:	9b06      	ldr	r3, [sp, #24]
 800f228:	2a00      	cmp	r2, #0
 800f22a:	f1c3 0300 	rsb	r3, r3, #0
 800f22e:	bfa8      	it	ge
 800f230:	2300      	movge	r3, #0
 800f232:	930e      	str	r3, [sp, #56]	; 0x38
 800f234:	2400      	movs	r4, #0
 800f236:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f23a:	9316      	str	r3, [sp, #88]	; 0x58
 800f23c:	46a0      	mov	r8, r4
 800f23e:	9b07      	ldr	r3, [sp, #28]
 800f240:	4648      	mov	r0, r9
 800f242:	6859      	ldr	r1, [r3, #4]
 800f244:	f001 fd02 	bl	8010c4c <_Balloc>
 800f248:	9005      	str	r0, [sp, #20]
 800f24a:	2800      	cmp	r0, #0
 800f24c:	f43f aef6 	beq.w	800f03c <_strtod_l+0x43c>
 800f250:	9b07      	ldr	r3, [sp, #28]
 800f252:	691a      	ldr	r2, [r3, #16]
 800f254:	3202      	adds	r2, #2
 800f256:	f103 010c 	add.w	r1, r3, #12
 800f25a:	0092      	lsls	r2, r2, #2
 800f25c:	300c      	adds	r0, #12
 800f25e:	f7fe fd83 	bl	800dd68 <memcpy>
 800f262:	aa1e      	add	r2, sp, #120	; 0x78
 800f264:	a91d      	add	r1, sp, #116	; 0x74
 800f266:	ec4b ab10 	vmov	d0, sl, fp
 800f26a:	4648      	mov	r0, r9
 800f26c:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f270:	f002 f82e 	bl	80112d0 <__d2b>
 800f274:	901c      	str	r0, [sp, #112]	; 0x70
 800f276:	2800      	cmp	r0, #0
 800f278:	f43f aee0 	beq.w	800f03c <_strtod_l+0x43c>
 800f27c:	2101      	movs	r1, #1
 800f27e:	4648      	mov	r0, r9
 800f280:	f001 fdf6 	bl	8010e70 <__i2b>
 800f284:	4680      	mov	r8, r0
 800f286:	2800      	cmp	r0, #0
 800f288:	f43f aed8 	beq.w	800f03c <_strtod_l+0x43c>
 800f28c:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800f28e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800f290:	2e00      	cmp	r6, #0
 800f292:	bfab      	itete	ge
 800f294:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800f296:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800f298:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800f29a:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800f29c:	bfac      	ite	ge
 800f29e:	18f7      	addge	r7, r6, r3
 800f2a0:	1b9d      	sublt	r5, r3, r6
 800f2a2:	9b04      	ldr	r3, [sp, #16]
 800f2a4:	1af6      	subs	r6, r6, r3
 800f2a6:	4416      	add	r6, r2
 800f2a8:	4b63      	ldr	r3, [pc, #396]	; (800f438 <_strtod_l+0x838>)
 800f2aa:	3e01      	subs	r6, #1
 800f2ac:	429e      	cmp	r6, r3
 800f2ae:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800f2b2:	f280 80af 	bge.w	800f414 <_strtod_l+0x814>
 800f2b6:	1b9b      	subs	r3, r3, r6
 800f2b8:	2b1f      	cmp	r3, #31
 800f2ba:	eba2 0203 	sub.w	r2, r2, r3
 800f2be:	f04f 0101 	mov.w	r1, #1
 800f2c2:	f300 809b 	bgt.w	800f3fc <_strtod_l+0x7fc>
 800f2c6:	fa01 f303 	lsl.w	r3, r1, r3
 800f2ca:	930f      	str	r3, [sp, #60]	; 0x3c
 800f2cc:	2300      	movs	r3, #0
 800f2ce:	930a      	str	r3, [sp, #40]	; 0x28
 800f2d0:	18be      	adds	r6, r7, r2
 800f2d2:	9b04      	ldr	r3, [sp, #16]
 800f2d4:	42b7      	cmp	r7, r6
 800f2d6:	4415      	add	r5, r2
 800f2d8:	441d      	add	r5, r3
 800f2da:	463b      	mov	r3, r7
 800f2dc:	bfa8      	it	ge
 800f2de:	4633      	movge	r3, r6
 800f2e0:	42ab      	cmp	r3, r5
 800f2e2:	bfa8      	it	ge
 800f2e4:	462b      	movge	r3, r5
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	bfc2      	ittt	gt
 800f2ea:	1af6      	subgt	r6, r6, r3
 800f2ec:	1aed      	subgt	r5, r5, r3
 800f2ee:	1aff      	subgt	r7, r7, r3
 800f2f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f2f2:	b1bb      	cbz	r3, 800f324 <_strtod_l+0x724>
 800f2f4:	4641      	mov	r1, r8
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	4648      	mov	r0, r9
 800f2fa:	f001 fe59 	bl	8010fb0 <__pow5mult>
 800f2fe:	4680      	mov	r8, r0
 800f300:	2800      	cmp	r0, #0
 800f302:	f43f ae9b 	beq.w	800f03c <_strtod_l+0x43c>
 800f306:	4601      	mov	r1, r0
 800f308:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800f30a:	4648      	mov	r0, r9
 800f30c:	f001 fdb9 	bl	8010e82 <__multiply>
 800f310:	900c      	str	r0, [sp, #48]	; 0x30
 800f312:	2800      	cmp	r0, #0
 800f314:	f43f ae92 	beq.w	800f03c <_strtod_l+0x43c>
 800f318:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f31a:	4648      	mov	r0, r9
 800f31c:	f001 fcca 	bl	8010cb4 <_Bfree>
 800f320:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f322:	931c      	str	r3, [sp, #112]	; 0x70
 800f324:	2e00      	cmp	r6, #0
 800f326:	dc7a      	bgt.n	800f41e <_strtod_l+0x81e>
 800f328:	9b06      	ldr	r3, [sp, #24]
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	dd08      	ble.n	800f340 <_strtod_l+0x740>
 800f32e:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800f330:	9905      	ldr	r1, [sp, #20]
 800f332:	4648      	mov	r0, r9
 800f334:	f001 fe3c 	bl	8010fb0 <__pow5mult>
 800f338:	9005      	str	r0, [sp, #20]
 800f33a:	2800      	cmp	r0, #0
 800f33c:	f43f ae7e 	beq.w	800f03c <_strtod_l+0x43c>
 800f340:	2d00      	cmp	r5, #0
 800f342:	dd08      	ble.n	800f356 <_strtod_l+0x756>
 800f344:	462a      	mov	r2, r5
 800f346:	9905      	ldr	r1, [sp, #20]
 800f348:	4648      	mov	r0, r9
 800f34a:	f001 fe7f 	bl	801104c <__lshift>
 800f34e:	9005      	str	r0, [sp, #20]
 800f350:	2800      	cmp	r0, #0
 800f352:	f43f ae73 	beq.w	800f03c <_strtod_l+0x43c>
 800f356:	2f00      	cmp	r7, #0
 800f358:	dd08      	ble.n	800f36c <_strtod_l+0x76c>
 800f35a:	4641      	mov	r1, r8
 800f35c:	463a      	mov	r2, r7
 800f35e:	4648      	mov	r0, r9
 800f360:	f001 fe74 	bl	801104c <__lshift>
 800f364:	4680      	mov	r8, r0
 800f366:	2800      	cmp	r0, #0
 800f368:	f43f ae68 	beq.w	800f03c <_strtod_l+0x43c>
 800f36c:	9a05      	ldr	r2, [sp, #20]
 800f36e:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f370:	4648      	mov	r0, r9
 800f372:	f001 fed9 	bl	8011128 <__mdiff>
 800f376:	4604      	mov	r4, r0
 800f378:	2800      	cmp	r0, #0
 800f37a:	f43f ae5f 	beq.w	800f03c <_strtod_l+0x43c>
 800f37e:	68c3      	ldr	r3, [r0, #12]
 800f380:	930c      	str	r3, [sp, #48]	; 0x30
 800f382:	2300      	movs	r3, #0
 800f384:	60c3      	str	r3, [r0, #12]
 800f386:	4641      	mov	r1, r8
 800f388:	f001 feb4 	bl	80110f4 <__mcmp>
 800f38c:	2800      	cmp	r0, #0
 800f38e:	da55      	bge.n	800f43c <_strtod_l+0x83c>
 800f390:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f392:	b9e3      	cbnz	r3, 800f3ce <_strtod_l+0x7ce>
 800f394:	f1ba 0f00 	cmp.w	sl, #0
 800f398:	d119      	bne.n	800f3ce <_strtod_l+0x7ce>
 800f39a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f39e:	b9b3      	cbnz	r3, 800f3ce <_strtod_l+0x7ce>
 800f3a0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f3a4:	0d1b      	lsrs	r3, r3, #20
 800f3a6:	051b      	lsls	r3, r3, #20
 800f3a8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800f3ac:	d90f      	bls.n	800f3ce <_strtod_l+0x7ce>
 800f3ae:	6963      	ldr	r3, [r4, #20]
 800f3b0:	b913      	cbnz	r3, 800f3b8 <_strtod_l+0x7b8>
 800f3b2:	6923      	ldr	r3, [r4, #16]
 800f3b4:	2b01      	cmp	r3, #1
 800f3b6:	dd0a      	ble.n	800f3ce <_strtod_l+0x7ce>
 800f3b8:	4621      	mov	r1, r4
 800f3ba:	2201      	movs	r2, #1
 800f3bc:	4648      	mov	r0, r9
 800f3be:	f001 fe45 	bl	801104c <__lshift>
 800f3c2:	4641      	mov	r1, r8
 800f3c4:	4604      	mov	r4, r0
 800f3c6:	f001 fe95 	bl	80110f4 <__mcmp>
 800f3ca:	2800      	cmp	r0, #0
 800f3cc:	dc67      	bgt.n	800f49e <_strtod_l+0x89e>
 800f3ce:	9b04      	ldr	r3, [sp, #16]
 800f3d0:	2b00      	cmp	r3, #0
 800f3d2:	d171      	bne.n	800f4b8 <_strtod_l+0x8b8>
 800f3d4:	e63d      	b.n	800f052 <_strtod_l+0x452>
 800f3d6:	f018 0f01 	tst.w	r8, #1
 800f3da:	d004      	beq.n	800f3e6 <_strtod_l+0x7e6>
 800f3dc:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f3e0:	f7f1 f90a 	bl	80005f8 <__aeabi_dmul>
 800f3e4:	2301      	movs	r3, #1
 800f3e6:	ea4f 0868 	mov.w	r8, r8, asr #1
 800f3ea:	3508      	adds	r5, #8
 800f3ec:	e6e5      	b.n	800f1ba <_strtod_l+0x5ba>
 800f3ee:	f04f 32ff 	mov.w	r2, #4294967295
 800f3f2:	fa02 f303 	lsl.w	r3, r2, r3
 800f3f6:	ea03 0a0a 	and.w	sl, r3, sl
 800f3fa:	e6ff      	b.n	800f1fc <_strtod_l+0x5fc>
 800f3fc:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800f400:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800f404:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800f408:	36e2      	adds	r6, #226	; 0xe2
 800f40a:	fa01 f306 	lsl.w	r3, r1, r6
 800f40e:	930a      	str	r3, [sp, #40]	; 0x28
 800f410:	910f      	str	r1, [sp, #60]	; 0x3c
 800f412:	e75d      	b.n	800f2d0 <_strtod_l+0x6d0>
 800f414:	2300      	movs	r3, #0
 800f416:	930a      	str	r3, [sp, #40]	; 0x28
 800f418:	2301      	movs	r3, #1
 800f41a:	930f      	str	r3, [sp, #60]	; 0x3c
 800f41c:	e758      	b.n	800f2d0 <_strtod_l+0x6d0>
 800f41e:	4632      	mov	r2, r6
 800f420:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f422:	4648      	mov	r0, r9
 800f424:	f001 fe12 	bl	801104c <__lshift>
 800f428:	901c      	str	r0, [sp, #112]	; 0x70
 800f42a:	2800      	cmp	r0, #0
 800f42c:	f47f af7c 	bne.w	800f328 <_strtod_l+0x728>
 800f430:	e604      	b.n	800f03c <_strtod_l+0x43c>
 800f432:	bf00      	nop
 800f434:	08012038 	.word	0x08012038
 800f438:	fffffc02 	.word	0xfffffc02
 800f43c:	465d      	mov	r5, fp
 800f43e:	f040 8086 	bne.w	800f54e <_strtod_l+0x94e>
 800f442:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f444:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f448:	b32a      	cbz	r2, 800f496 <_strtod_l+0x896>
 800f44a:	4aaf      	ldr	r2, [pc, #700]	; (800f708 <_strtod_l+0xb08>)
 800f44c:	4293      	cmp	r3, r2
 800f44e:	d153      	bne.n	800f4f8 <_strtod_l+0x8f8>
 800f450:	9b04      	ldr	r3, [sp, #16]
 800f452:	4650      	mov	r0, sl
 800f454:	b1d3      	cbz	r3, 800f48c <_strtod_l+0x88c>
 800f456:	4aad      	ldr	r2, [pc, #692]	; (800f70c <_strtod_l+0xb0c>)
 800f458:	402a      	ands	r2, r5
 800f45a:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800f45e:	f04f 31ff 	mov.w	r1, #4294967295
 800f462:	d816      	bhi.n	800f492 <_strtod_l+0x892>
 800f464:	0d12      	lsrs	r2, r2, #20
 800f466:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800f46a:	fa01 f303 	lsl.w	r3, r1, r3
 800f46e:	4298      	cmp	r0, r3
 800f470:	d142      	bne.n	800f4f8 <_strtod_l+0x8f8>
 800f472:	4ba7      	ldr	r3, [pc, #668]	; (800f710 <_strtod_l+0xb10>)
 800f474:	429d      	cmp	r5, r3
 800f476:	d102      	bne.n	800f47e <_strtod_l+0x87e>
 800f478:	3001      	adds	r0, #1
 800f47a:	f43f addf 	beq.w	800f03c <_strtod_l+0x43c>
 800f47e:	4ba3      	ldr	r3, [pc, #652]	; (800f70c <_strtod_l+0xb0c>)
 800f480:	402b      	ands	r3, r5
 800f482:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800f486:	f04f 0a00 	mov.w	sl, #0
 800f48a:	e7a0      	b.n	800f3ce <_strtod_l+0x7ce>
 800f48c:	f04f 33ff 	mov.w	r3, #4294967295
 800f490:	e7ed      	b.n	800f46e <_strtod_l+0x86e>
 800f492:	460b      	mov	r3, r1
 800f494:	e7eb      	b.n	800f46e <_strtod_l+0x86e>
 800f496:	bb7b      	cbnz	r3, 800f4f8 <_strtod_l+0x8f8>
 800f498:	f1ba 0f00 	cmp.w	sl, #0
 800f49c:	d12c      	bne.n	800f4f8 <_strtod_l+0x8f8>
 800f49e:	9904      	ldr	r1, [sp, #16]
 800f4a0:	4a9a      	ldr	r2, [pc, #616]	; (800f70c <_strtod_l+0xb0c>)
 800f4a2:	465b      	mov	r3, fp
 800f4a4:	b1f1      	cbz	r1, 800f4e4 <_strtod_l+0x8e4>
 800f4a6:	ea02 010b 	and.w	r1, r2, fp
 800f4aa:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800f4ae:	dc19      	bgt.n	800f4e4 <_strtod_l+0x8e4>
 800f4b0:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800f4b4:	f77f ae5b 	ble.w	800f16e <_strtod_l+0x56e>
 800f4b8:	4a96      	ldr	r2, [pc, #600]	; (800f714 <_strtod_l+0xb14>)
 800f4ba:	2300      	movs	r3, #0
 800f4bc:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800f4c0:	4650      	mov	r0, sl
 800f4c2:	4659      	mov	r1, fp
 800f4c4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800f4c8:	f7f1 f896 	bl	80005f8 <__aeabi_dmul>
 800f4cc:	4682      	mov	sl, r0
 800f4ce:	468b      	mov	fp, r1
 800f4d0:	2900      	cmp	r1, #0
 800f4d2:	f47f adbe 	bne.w	800f052 <_strtod_l+0x452>
 800f4d6:	2800      	cmp	r0, #0
 800f4d8:	f47f adbb 	bne.w	800f052 <_strtod_l+0x452>
 800f4dc:	2322      	movs	r3, #34	; 0x22
 800f4de:	f8c9 3000 	str.w	r3, [r9]
 800f4e2:	e5b6      	b.n	800f052 <_strtod_l+0x452>
 800f4e4:	4013      	ands	r3, r2
 800f4e6:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800f4ea:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800f4ee:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800f4f2:	f04f 3aff 	mov.w	sl, #4294967295
 800f4f6:	e76a      	b.n	800f3ce <_strtod_l+0x7ce>
 800f4f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f4fa:	b193      	cbz	r3, 800f522 <_strtod_l+0x922>
 800f4fc:	422b      	tst	r3, r5
 800f4fe:	f43f af66 	beq.w	800f3ce <_strtod_l+0x7ce>
 800f502:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f504:	9a04      	ldr	r2, [sp, #16]
 800f506:	4650      	mov	r0, sl
 800f508:	4659      	mov	r1, fp
 800f50a:	b173      	cbz	r3, 800f52a <_strtod_l+0x92a>
 800f50c:	f7ff fb5c 	bl	800ebc8 <sulp>
 800f510:	4602      	mov	r2, r0
 800f512:	460b      	mov	r3, r1
 800f514:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f518:	f7f0 feb8 	bl	800028c <__adddf3>
 800f51c:	4682      	mov	sl, r0
 800f51e:	468b      	mov	fp, r1
 800f520:	e755      	b.n	800f3ce <_strtod_l+0x7ce>
 800f522:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f524:	ea13 0f0a 	tst.w	r3, sl
 800f528:	e7e9      	b.n	800f4fe <_strtod_l+0x8fe>
 800f52a:	f7ff fb4d 	bl	800ebc8 <sulp>
 800f52e:	4602      	mov	r2, r0
 800f530:	460b      	mov	r3, r1
 800f532:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f536:	f7f0 fea7 	bl	8000288 <__aeabi_dsub>
 800f53a:	2200      	movs	r2, #0
 800f53c:	2300      	movs	r3, #0
 800f53e:	4682      	mov	sl, r0
 800f540:	468b      	mov	fp, r1
 800f542:	f7f1 fac1 	bl	8000ac8 <__aeabi_dcmpeq>
 800f546:	2800      	cmp	r0, #0
 800f548:	f47f ae11 	bne.w	800f16e <_strtod_l+0x56e>
 800f54c:	e73f      	b.n	800f3ce <_strtod_l+0x7ce>
 800f54e:	4641      	mov	r1, r8
 800f550:	4620      	mov	r0, r4
 800f552:	f001 ff0c 	bl	801136e <__ratio>
 800f556:	ec57 6b10 	vmov	r6, r7, d0
 800f55a:	2200      	movs	r2, #0
 800f55c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800f560:	ee10 0a10 	vmov	r0, s0
 800f564:	4639      	mov	r1, r7
 800f566:	f7f1 fac3 	bl	8000af0 <__aeabi_dcmple>
 800f56a:	2800      	cmp	r0, #0
 800f56c:	d077      	beq.n	800f65e <_strtod_l+0xa5e>
 800f56e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f570:	2b00      	cmp	r3, #0
 800f572:	d04a      	beq.n	800f60a <_strtod_l+0xa0a>
 800f574:	4b68      	ldr	r3, [pc, #416]	; (800f718 <_strtod_l+0xb18>)
 800f576:	2200      	movs	r2, #0
 800f578:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f57c:	4f66      	ldr	r7, [pc, #408]	; (800f718 <_strtod_l+0xb18>)
 800f57e:	2600      	movs	r6, #0
 800f580:	4b62      	ldr	r3, [pc, #392]	; (800f70c <_strtod_l+0xb0c>)
 800f582:	402b      	ands	r3, r5
 800f584:	930f      	str	r3, [sp, #60]	; 0x3c
 800f586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f588:	4b64      	ldr	r3, [pc, #400]	; (800f71c <_strtod_l+0xb1c>)
 800f58a:	429a      	cmp	r2, r3
 800f58c:	f040 80ce 	bne.w	800f72c <_strtod_l+0xb2c>
 800f590:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f594:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f598:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800f59c:	ec4b ab10 	vmov	d0, sl, fp
 800f5a0:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800f5a4:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f5a8:	f001 fe1c 	bl	80111e4 <__ulp>
 800f5ac:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f5b0:	ec53 2b10 	vmov	r2, r3, d0
 800f5b4:	f7f1 f820 	bl	80005f8 <__aeabi_dmul>
 800f5b8:	4652      	mov	r2, sl
 800f5ba:	465b      	mov	r3, fp
 800f5bc:	f7f0 fe66 	bl	800028c <__adddf3>
 800f5c0:	460b      	mov	r3, r1
 800f5c2:	4952      	ldr	r1, [pc, #328]	; (800f70c <_strtod_l+0xb0c>)
 800f5c4:	4a56      	ldr	r2, [pc, #344]	; (800f720 <_strtod_l+0xb20>)
 800f5c6:	4019      	ands	r1, r3
 800f5c8:	4291      	cmp	r1, r2
 800f5ca:	4682      	mov	sl, r0
 800f5cc:	d95b      	bls.n	800f686 <_strtod_l+0xa86>
 800f5ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f5d0:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800f5d4:	4293      	cmp	r3, r2
 800f5d6:	d103      	bne.n	800f5e0 <_strtod_l+0x9e0>
 800f5d8:	9b08      	ldr	r3, [sp, #32]
 800f5da:	3301      	adds	r3, #1
 800f5dc:	f43f ad2e 	beq.w	800f03c <_strtod_l+0x43c>
 800f5e0:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800f710 <_strtod_l+0xb10>
 800f5e4:	f04f 3aff 	mov.w	sl, #4294967295
 800f5e8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800f5ea:	4648      	mov	r0, r9
 800f5ec:	f001 fb62 	bl	8010cb4 <_Bfree>
 800f5f0:	9905      	ldr	r1, [sp, #20]
 800f5f2:	4648      	mov	r0, r9
 800f5f4:	f001 fb5e 	bl	8010cb4 <_Bfree>
 800f5f8:	4641      	mov	r1, r8
 800f5fa:	4648      	mov	r0, r9
 800f5fc:	f001 fb5a 	bl	8010cb4 <_Bfree>
 800f600:	4621      	mov	r1, r4
 800f602:	4648      	mov	r0, r9
 800f604:	f001 fb56 	bl	8010cb4 <_Bfree>
 800f608:	e619      	b.n	800f23e <_strtod_l+0x63e>
 800f60a:	f1ba 0f00 	cmp.w	sl, #0
 800f60e:	d11a      	bne.n	800f646 <_strtod_l+0xa46>
 800f610:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f614:	b9eb      	cbnz	r3, 800f652 <_strtod_l+0xa52>
 800f616:	2200      	movs	r2, #0
 800f618:	4b3f      	ldr	r3, [pc, #252]	; (800f718 <_strtod_l+0xb18>)
 800f61a:	4630      	mov	r0, r6
 800f61c:	4639      	mov	r1, r7
 800f61e:	f7f1 fa5d 	bl	8000adc <__aeabi_dcmplt>
 800f622:	b9c8      	cbnz	r0, 800f658 <_strtod_l+0xa58>
 800f624:	4630      	mov	r0, r6
 800f626:	4639      	mov	r1, r7
 800f628:	2200      	movs	r2, #0
 800f62a:	4b3e      	ldr	r3, [pc, #248]	; (800f724 <_strtod_l+0xb24>)
 800f62c:	f7f0 ffe4 	bl	80005f8 <__aeabi_dmul>
 800f630:	4606      	mov	r6, r0
 800f632:	460f      	mov	r7, r1
 800f634:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800f638:	9618      	str	r6, [sp, #96]	; 0x60
 800f63a:	9319      	str	r3, [sp, #100]	; 0x64
 800f63c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800f640:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f644:	e79c      	b.n	800f580 <_strtod_l+0x980>
 800f646:	f1ba 0f01 	cmp.w	sl, #1
 800f64a:	d102      	bne.n	800f652 <_strtod_l+0xa52>
 800f64c:	2d00      	cmp	r5, #0
 800f64e:	f43f ad8e 	beq.w	800f16e <_strtod_l+0x56e>
 800f652:	2200      	movs	r2, #0
 800f654:	4b34      	ldr	r3, [pc, #208]	; (800f728 <_strtod_l+0xb28>)
 800f656:	e78f      	b.n	800f578 <_strtod_l+0x978>
 800f658:	2600      	movs	r6, #0
 800f65a:	4f32      	ldr	r7, [pc, #200]	; (800f724 <_strtod_l+0xb24>)
 800f65c:	e7ea      	b.n	800f634 <_strtod_l+0xa34>
 800f65e:	4b31      	ldr	r3, [pc, #196]	; (800f724 <_strtod_l+0xb24>)
 800f660:	4630      	mov	r0, r6
 800f662:	4639      	mov	r1, r7
 800f664:	2200      	movs	r2, #0
 800f666:	f7f0 ffc7 	bl	80005f8 <__aeabi_dmul>
 800f66a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f66c:	4606      	mov	r6, r0
 800f66e:	460f      	mov	r7, r1
 800f670:	b933      	cbnz	r3, 800f680 <_strtod_l+0xa80>
 800f672:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f676:	9010      	str	r0, [sp, #64]	; 0x40
 800f678:	9311      	str	r3, [sp, #68]	; 0x44
 800f67a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f67e:	e7df      	b.n	800f640 <_strtod_l+0xa40>
 800f680:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800f684:	e7f9      	b.n	800f67a <_strtod_l+0xa7a>
 800f686:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800f68a:	9b04      	ldr	r3, [sp, #16]
 800f68c:	2b00      	cmp	r3, #0
 800f68e:	d1ab      	bne.n	800f5e8 <_strtod_l+0x9e8>
 800f690:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800f694:	0d1b      	lsrs	r3, r3, #20
 800f696:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f698:	051b      	lsls	r3, r3, #20
 800f69a:	429a      	cmp	r2, r3
 800f69c:	465d      	mov	r5, fp
 800f69e:	d1a3      	bne.n	800f5e8 <_strtod_l+0x9e8>
 800f6a0:	4639      	mov	r1, r7
 800f6a2:	4630      	mov	r0, r6
 800f6a4:	f7f1 fa58 	bl	8000b58 <__aeabi_d2iz>
 800f6a8:	f7f0 ff3c 	bl	8000524 <__aeabi_i2d>
 800f6ac:	460b      	mov	r3, r1
 800f6ae:	4602      	mov	r2, r0
 800f6b0:	4639      	mov	r1, r7
 800f6b2:	4630      	mov	r0, r6
 800f6b4:	f7f0 fde8 	bl	8000288 <__aeabi_dsub>
 800f6b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f6ba:	4606      	mov	r6, r0
 800f6bc:	460f      	mov	r7, r1
 800f6be:	b933      	cbnz	r3, 800f6ce <_strtod_l+0xace>
 800f6c0:	f1ba 0f00 	cmp.w	sl, #0
 800f6c4:	d103      	bne.n	800f6ce <_strtod_l+0xace>
 800f6c6:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800f6ca:	2d00      	cmp	r5, #0
 800f6cc:	d06d      	beq.n	800f7aa <_strtod_l+0xbaa>
 800f6ce:	a30a      	add	r3, pc, #40	; (adr r3, 800f6f8 <_strtod_l+0xaf8>)
 800f6d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6d4:	4630      	mov	r0, r6
 800f6d6:	4639      	mov	r1, r7
 800f6d8:	f7f1 fa00 	bl	8000adc <__aeabi_dcmplt>
 800f6dc:	2800      	cmp	r0, #0
 800f6de:	f47f acb8 	bne.w	800f052 <_strtod_l+0x452>
 800f6e2:	a307      	add	r3, pc, #28	; (adr r3, 800f700 <_strtod_l+0xb00>)
 800f6e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f6e8:	4630      	mov	r0, r6
 800f6ea:	4639      	mov	r1, r7
 800f6ec:	f7f1 fa14 	bl	8000b18 <__aeabi_dcmpgt>
 800f6f0:	2800      	cmp	r0, #0
 800f6f2:	f43f af79 	beq.w	800f5e8 <_strtod_l+0x9e8>
 800f6f6:	e4ac      	b.n	800f052 <_strtod_l+0x452>
 800f6f8:	94a03595 	.word	0x94a03595
 800f6fc:	3fdfffff 	.word	0x3fdfffff
 800f700:	35afe535 	.word	0x35afe535
 800f704:	3fe00000 	.word	0x3fe00000
 800f708:	000fffff 	.word	0x000fffff
 800f70c:	7ff00000 	.word	0x7ff00000
 800f710:	7fefffff 	.word	0x7fefffff
 800f714:	39500000 	.word	0x39500000
 800f718:	3ff00000 	.word	0x3ff00000
 800f71c:	7fe00000 	.word	0x7fe00000
 800f720:	7c9fffff 	.word	0x7c9fffff
 800f724:	3fe00000 	.word	0x3fe00000
 800f728:	bff00000 	.word	0xbff00000
 800f72c:	9b04      	ldr	r3, [sp, #16]
 800f72e:	b333      	cbz	r3, 800f77e <_strtod_l+0xb7e>
 800f730:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f732:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f736:	d822      	bhi.n	800f77e <_strtod_l+0xb7e>
 800f738:	a327      	add	r3, pc, #156	; (adr r3, 800f7d8 <_strtod_l+0xbd8>)
 800f73a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f73e:	4630      	mov	r0, r6
 800f740:	4639      	mov	r1, r7
 800f742:	f7f1 f9d5 	bl	8000af0 <__aeabi_dcmple>
 800f746:	b1a0      	cbz	r0, 800f772 <_strtod_l+0xb72>
 800f748:	4639      	mov	r1, r7
 800f74a:	4630      	mov	r0, r6
 800f74c:	f7f1 fa2c 	bl	8000ba8 <__aeabi_d2uiz>
 800f750:	2800      	cmp	r0, #0
 800f752:	bf08      	it	eq
 800f754:	2001      	moveq	r0, #1
 800f756:	f7f0 fed5 	bl	8000504 <__aeabi_ui2d>
 800f75a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f75c:	4606      	mov	r6, r0
 800f75e:	460f      	mov	r7, r1
 800f760:	bb03      	cbnz	r3, 800f7a4 <_strtod_l+0xba4>
 800f762:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f766:	9012      	str	r0, [sp, #72]	; 0x48
 800f768:	9313      	str	r3, [sp, #76]	; 0x4c
 800f76a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800f76e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800f772:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f774:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800f776:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f77a:	1a9b      	subs	r3, r3, r2
 800f77c:	930b      	str	r3, [sp, #44]	; 0x2c
 800f77e:	ed9d 0b08 	vldr	d0, [sp, #32]
 800f782:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800f786:	f001 fd2d 	bl	80111e4 <__ulp>
 800f78a:	4650      	mov	r0, sl
 800f78c:	ec53 2b10 	vmov	r2, r3, d0
 800f790:	4659      	mov	r1, fp
 800f792:	f7f0 ff31 	bl	80005f8 <__aeabi_dmul>
 800f796:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800f79a:	f7f0 fd77 	bl	800028c <__adddf3>
 800f79e:	4682      	mov	sl, r0
 800f7a0:	468b      	mov	fp, r1
 800f7a2:	e772      	b.n	800f68a <_strtod_l+0xa8a>
 800f7a4:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800f7a8:	e7df      	b.n	800f76a <_strtod_l+0xb6a>
 800f7aa:	a30d      	add	r3, pc, #52	; (adr r3, 800f7e0 <_strtod_l+0xbe0>)
 800f7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b0:	f7f1 f994 	bl	8000adc <__aeabi_dcmplt>
 800f7b4:	e79c      	b.n	800f6f0 <_strtod_l+0xaf0>
 800f7b6:	2300      	movs	r3, #0
 800f7b8:	930d      	str	r3, [sp, #52]	; 0x34
 800f7ba:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800f7bc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800f7be:	6013      	str	r3, [r2, #0]
 800f7c0:	f7ff ba61 	b.w	800ec86 <_strtod_l+0x86>
 800f7c4:	2b65      	cmp	r3, #101	; 0x65
 800f7c6:	f04f 0200 	mov.w	r2, #0
 800f7ca:	f43f ab4e 	beq.w	800ee6a <_strtod_l+0x26a>
 800f7ce:	2101      	movs	r1, #1
 800f7d0:	4614      	mov	r4, r2
 800f7d2:	9104      	str	r1, [sp, #16]
 800f7d4:	f7ff bacb 	b.w	800ed6e <_strtod_l+0x16e>
 800f7d8:	ffc00000 	.word	0xffc00000
 800f7dc:	41dfffff 	.word	0x41dfffff
 800f7e0:	94a03595 	.word	0x94a03595
 800f7e4:	3fcfffff 	.word	0x3fcfffff

0800f7e8 <_strtod_r>:
 800f7e8:	4b05      	ldr	r3, [pc, #20]	; (800f800 <_strtod_r+0x18>)
 800f7ea:	681b      	ldr	r3, [r3, #0]
 800f7ec:	b410      	push	{r4}
 800f7ee:	6a1b      	ldr	r3, [r3, #32]
 800f7f0:	4c04      	ldr	r4, [pc, #16]	; (800f804 <_strtod_r+0x1c>)
 800f7f2:	2b00      	cmp	r3, #0
 800f7f4:	bf08      	it	eq
 800f7f6:	4623      	moveq	r3, r4
 800f7f8:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f7fc:	f7ff ba00 	b.w	800ec00 <_strtod_l>
 800f800:	20000184 	.word	0x20000184
 800f804:	200001e8 	.word	0x200001e8

0800f808 <_strtol_l.isra.0>:
 800f808:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f80c:	4680      	mov	r8, r0
 800f80e:	4689      	mov	r9, r1
 800f810:	4692      	mov	sl, r2
 800f812:	461e      	mov	r6, r3
 800f814:	460f      	mov	r7, r1
 800f816:	463d      	mov	r5, r7
 800f818:	9808      	ldr	r0, [sp, #32]
 800f81a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f81e:	f001 f9ed 	bl	8010bfc <__locale_ctype_ptr_l>
 800f822:	4420      	add	r0, r4
 800f824:	7843      	ldrb	r3, [r0, #1]
 800f826:	f013 0308 	ands.w	r3, r3, #8
 800f82a:	d132      	bne.n	800f892 <_strtol_l.isra.0+0x8a>
 800f82c:	2c2d      	cmp	r4, #45	; 0x2d
 800f82e:	d132      	bne.n	800f896 <_strtol_l.isra.0+0x8e>
 800f830:	787c      	ldrb	r4, [r7, #1]
 800f832:	1cbd      	adds	r5, r7, #2
 800f834:	2201      	movs	r2, #1
 800f836:	2e00      	cmp	r6, #0
 800f838:	d05d      	beq.n	800f8f6 <_strtol_l.isra.0+0xee>
 800f83a:	2e10      	cmp	r6, #16
 800f83c:	d109      	bne.n	800f852 <_strtol_l.isra.0+0x4a>
 800f83e:	2c30      	cmp	r4, #48	; 0x30
 800f840:	d107      	bne.n	800f852 <_strtol_l.isra.0+0x4a>
 800f842:	782b      	ldrb	r3, [r5, #0]
 800f844:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800f848:	2b58      	cmp	r3, #88	; 0x58
 800f84a:	d14f      	bne.n	800f8ec <_strtol_l.isra.0+0xe4>
 800f84c:	786c      	ldrb	r4, [r5, #1]
 800f84e:	2610      	movs	r6, #16
 800f850:	3502      	adds	r5, #2
 800f852:	2a00      	cmp	r2, #0
 800f854:	bf14      	ite	ne
 800f856:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800f85a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800f85e:	2700      	movs	r7, #0
 800f860:	fbb1 fcf6 	udiv	ip, r1, r6
 800f864:	4638      	mov	r0, r7
 800f866:	fb06 1e1c 	mls	lr, r6, ip, r1
 800f86a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800f86e:	2b09      	cmp	r3, #9
 800f870:	d817      	bhi.n	800f8a2 <_strtol_l.isra.0+0x9a>
 800f872:	461c      	mov	r4, r3
 800f874:	42a6      	cmp	r6, r4
 800f876:	dd23      	ble.n	800f8c0 <_strtol_l.isra.0+0xb8>
 800f878:	1c7b      	adds	r3, r7, #1
 800f87a:	d007      	beq.n	800f88c <_strtol_l.isra.0+0x84>
 800f87c:	4584      	cmp	ip, r0
 800f87e:	d31c      	bcc.n	800f8ba <_strtol_l.isra.0+0xb2>
 800f880:	d101      	bne.n	800f886 <_strtol_l.isra.0+0x7e>
 800f882:	45a6      	cmp	lr, r4
 800f884:	db19      	blt.n	800f8ba <_strtol_l.isra.0+0xb2>
 800f886:	fb00 4006 	mla	r0, r0, r6, r4
 800f88a:	2701      	movs	r7, #1
 800f88c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f890:	e7eb      	b.n	800f86a <_strtol_l.isra.0+0x62>
 800f892:	462f      	mov	r7, r5
 800f894:	e7bf      	b.n	800f816 <_strtol_l.isra.0+0xe>
 800f896:	2c2b      	cmp	r4, #43	; 0x2b
 800f898:	bf04      	itt	eq
 800f89a:	1cbd      	addeq	r5, r7, #2
 800f89c:	787c      	ldrbeq	r4, [r7, #1]
 800f89e:	461a      	mov	r2, r3
 800f8a0:	e7c9      	b.n	800f836 <_strtol_l.isra.0+0x2e>
 800f8a2:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800f8a6:	2b19      	cmp	r3, #25
 800f8a8:	d801      	bhi.n	800f8ae <_strtol_l.isra.0+0xa6>
 800f8aa:	3c37      	subs	r4, #55	; 0x37
 800f8ac:	e7e2      	b.n	800f874 <_strtol_l.isra.0+0x6c>
 800f8ae:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800f8b2:	2b19      	cmp	r3, #25
 800f8b4:	d804      	bhi.n	800f8c0 <_strtol_l.isra.0+0xb8>
 800f8b6:	3c57      	subs	r4, #87	; 0x57
 800f8b8:	e7dc      	b.n	800f874 <_strtol_l.isra.0+0x6c>
 800f8ba:	f04f 37ff 	mov.w	r7, #4294967295
 800f8be:	e7e5      	b.n	800f88c <_strtol_l.isra.0+0x84>
 800f8c0:	1c7b      	adds	r3, r7, #1
 800f8c2:	d108      	bne.n	800f8d6 <_strtol_l.isra.0+0xce>
 800f8c4:	2322      	movs	r3, #34	; 0x22
 800f8c6:	f8c8 3000 	str.w	r3, [r8]
 800f8ca:	4608      	mov	r0, r1
 800f8cc:	f1ba 0f00 	cmp.w	sl, #0
 800f8d0:	d107      	bne.n	800f8e2 <_strtol_l.isra.0+0xda>
 800f8d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8d6:	b102      	cbz	r2, 800f8da <_strtol_l.isra.0+0xd2>
 800f8d8:	4240      	negs	r0, r0
 800f8da:	f1ba 0f00 	cmp.w	sl, #0
 800f8de:	d0f8      	beq.n	800f8d2 <_strtol_l.isra.0+0xca>
 800f8e0:	b10f      	cbz	r7, 800f8e6 <_strtol_l.isra.0+0xde>
 800f8e2:	f105 39ff 	add.w	r9, r5, #4294967295
 800f8e6:	f8ca 9000 	str.w	r9, [sl]
 800f8ea:	e7f2      	b.n	800f8d2 <_strtol_l.isra.0+0xca>
 800f8ec:	2430      	movs	r4, #48	; 0x30
 800f8ee:	2e00      	cmp	r6, #0
 800f8f0:	d1af      	bne.n	800f852 <_strtol_l.isra.0+0x4a>
 800f8f2:	2608      	movs	r6, #8
 800f8f4:	e7ad      	b.n	800f852 <_strtol_l.isra.0+0x4a>
 800f8f6:	2c30      	cmp	r4, #48	; 0x30
 800f8f8:	d0a3      	beq.n	800f842 <_strtol_l.isra.0+0x3a>
 800f8fa:	260a      	movs	r6, #10
 800f8fc:	e7a9      	b.n	800f852 <_strtol_l.isra.0+0x4a>
	...

0800f900 <_strtol_r>:
 800f900:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800f902:	4c06      	ldr	r4, [pc, #24]	; (800f91c <_strtol_r+0x1c>)
 800f904:	4d06      	ldr	r5, [pc, #24]	; (800f920 <_strtol_r+0x20>)
 800f906:	6824      	ldr	r4, [r4, #0]
 800f908:	6a24      	ldr	r4, [r4, #32]
 800f90a:	2c00      	cmp	r4, #0
 800f90c:	bf08      	it	eq
 800f90e:	462c      	moveq	r4, r5
 800f910:	9400      	str	r4, [sp, #0]
 800f912:	f7ff ff79 	bl	800f808 <_strtol_l.isra.0>
 800f916:	b003      	add	sp, #12
 800f918:	bd30      	pop	{r4, r5, pc}
 800f91a:	bf00      	nop
 800f91c:	20000184 	.word	0x20000184
 800f920:	200001e8 	.word	0x200001e8

0800f924 <quorem>:
 800f924:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f928:	6903      	ldr	r3, [r0, #16]
 800f92a:	690c      	ldr	r4, [r1, #16]
 800f92c:	42a3      	cmp	r3, r4
 800f92e:	4680      	mov	r8, r0
 800f930:	f2c0 8082 	blt.w	800fa38 <quorem+0x114>
 800f934:	3c01      	subs	r4, #1
 800f936:	f101 0714 	add.w	r7, r1, #20
 800f93a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800f93e:	f100 0614 	add.w	r6, r0, #20
 800f942:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800f946:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800f94a:	eb06 030c 	add.w	r3, r6, ip
 800f94e:	3501      	adds	r5, #1
 800f950:	eb07 090c 	add.w	r9, r7, ip
 800f954:	9301      	str	r3, [sp, #4]
 800f956:	fbb0 f5f5 	udiv	r5, r0, r5
 800f95a:	b395      	cbz	r5, 800f9c2 <quorem+0x9e>
 800f95c:	f04f 0a00 	mov.w	sl, #0
 800f960:	4638      	mov	r0, r7
 800f962:	46b6      	mov	lr, r6
 800f964:	46d3      	mov	fp, sl
 800f966:	f850 2b04 	ldr.w	r2, [r0], #4
 800f96a:	b293      	uxth	r3, r2
 800f96c:	fb05 a303 	mla	r3, r5, r3, sl
 800f970:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f974:	b29b      	uxth	r3, r3
 800f976:	ebab 0303 	sub.w	r3, fp, r3
 800f97a:	0c12      	lsrs	r2, r2, #16
 800f97c:	f8de b000 	ldr.w	fp, [lr]
 800f980:	fb05 a202 	mla	r2, r5, r2, sl
 800f984:	fa13 f38b 	uxtah	r3, r3, fp
 800f988:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800f98c:	fa1f fb82 	uxth.w	fp, r2
 800f990:	f8de 2000 	ldr.w	r2, [lr]
 800f994:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800f998:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f99c:	b29b      	uxth	r3, r3
 800f99e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9a2:	4581      	cmp	r9, r0
 800f9a4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800f9a8:	f84e 3b04 	str.w	r3, [lr], #4
 800f9ac:	d2db      	bcs.n	800f966 <quorem+0x42>
 800f9ae:	f856 300c 	ldr.w	r3, [r6, ip]
 800f9b2:	b933      	cbnz	r3, 800f9c2 <quorem+0x9e>
 800f9b4:	9b01      	ldr	r3, [sp, #4]
 800f9b6:	3b04      	subs	r3, #4
 800f9b8:	429e      	cmp	r6, r3
 800f9ba:	461a      	mov	r2, r3
 800f9bc:	d330      	bcc.n	800fa20 <quorem+0xfc>
 800f9be:	f8c8 4010 	str.w	r4, [r8, #16]
 800f9c2:	4640      	mov	r0, r8
 800f9c4:	f001 fb96 	bl	80110f4 <__mcmp>
 800f9c8:	2800      	cmp	r0, #0
 800f9ca:	db25      	blt.n	800fa18 <quorem+0xf4>
 800f9cc:	3501      	adds	r5, #1
 800f9ce:	4630      	mov	r0, r6
 800f9d0:	f04f 0c00 	mov.w	ip, #0
 800f9d4:	f857 2b04 	ldr.w	r2, [r7], #4
 800f9d8:	f8d0 e000 	ldr.w	lr, [r0]
 800f9dc:	b293      	uxth	r3, r2
 800f9de:	ebac 0303 	sub.w	r3, ip, r3
 800f9e2:	0c12      	lsrs	r2, r2, #16
 800f9e4:	fa13 f38e 	uxtah	r3, r3, lr
 800f9e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f9ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f9f0:	b29b      	uxth	r3, r3
 800f9f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f9f6:	45b9      	cmp	r9, r7
 800f9f8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f9fc:	f840 3b04 	str.w	r3, [r0], #4
 800fa00:	d2e8      	bcs.n	800f9d4 <quorem+0xb0>
 800fa02:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800fa06:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800fa0a:	b92a      	cbnz	r2, 800fa18 <quorem+0xf4>
 800fa0c:	3b04      	subs	r3, #4
 800fa0e:	429e      	cmp	r6, r3
 800fa10:	461a      	mov	r2, r3
 800fa12:	d30b      	bcc.n	800fa2c <quorem+0x108>
 800fa14:	f8c8 4010 	str.w	r4, [r8, #16]
 800fa18:	4628      	mov	r0, r5
 800fa1a:	b003      	add	sp, #12
 800fa1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fa20:	6812      	ldr	r2, [r2, #0]
 800fa22:	3b04      	subs	r3, #4
 800fa24:	2a00      	cmp	r2, #0
 800fa26:	d1ca      	bne.n	800f9be <quorem+0x9a>
 800fa28:	3c01      	subs	r4, #1
 800fa2a:	e7c5      	b.n	800f9b8 <quorem+0x94>
 800fa2c:	6812      	ldr	r2, [r2, #0]
 800fa2e:	3b04      	subs	r3, #4
 800fa30:	2a00      	cmp	r2, #0
 800fa32:	d1ef      	bne.n	800fa14 <quorem+0xf0>
 800fa34:	3c01      	subs	r4, #1
 800fa36:	e7ea      	b.n	800fa0e <quorem+0xea>
 800fa38:	2000      	movs	r0, #0
 800fa3a:	e7ee      	b.n	800fa1a <quorem+0xf6>
 800fa3c:	0000      	movs	r0, r0
	...

0800fa40 <_dtoa_r>:
 800fa40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa44:	ec57 6b10 	vmov	r6, r7, d0
 800fa48:	b097      	sub	sp, #92	; 0x5c
 800fa4a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fa4c:	9106      	str	r1, [sp, #24]
 800fa4e:	4604      	mov	r4, r0
 800fa50:	920b      	str	r2, [sp, #44]	; 0x2c
 800fa52:	9312      	str	r3, [sp, #72]	; 0x48
 800fa54:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800fa58:	e9cd 6700 	strd	r6, r7, [sp]
 800fa5c:	b93d      	cbnz	r5, 800fa6e <_dtoa_r+0x2e>
 800fa5e:	2010      	movs	r0, #16
 800fa60:	f7fe f972 	bl	800dd48 <malloc>
 800fa64:	6260      	str	r0, [r4, #36]	; 0x24
 800fa66:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fa6a:	6005      	str	r5, [r0, #0]
 800fa6c:	60c5      	str	r5, [r0, #12]
 800fa6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa70:	6819      	ldr	r1, [r3, #0]
 800fa72:	b151      	cbz	r1, 800fa8a <_dtoa_r+0x4a>
 800fa74:	685a      	ldr	r2, [r3, #4]
 800fa76:	604a      	str	r2, [r1, #4]
 800fa78:	2301      	movs	r3, #1
 800fa7a:	4093      	lsls	r3, r2
 800fa7c:	608b      	str	r3, [r1, #8]
 800fa7e:	4620      	mov	r0, r4
 800fa80:	f001 f918 	bl	8010cb4 <_Bfree>
 800fa84:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fa86:	2200      	movs	r2, #0
 800fa88:	601a      	str	r2, [r3, #0]
 800fa8a:	1e3b      	subs	r3, r7, #0
 800fa8c:	bfbb      	ittet	lt
 800fa8e:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800fa92:	9301      	strlt	r3, [sp, #4]
 800fa94:	2300      	movge	r3, #0
 800fa96:	2201      	movlt	r2, #1
 800fa98:	bfac      	ite	ge
 800fa9a:	f8c8 3000 	strge.w	r3, [r8]
 800fa9e:	f8c8 2000 	strlt.w	r2, [r8]
 800faa2:	4baf      	ldr	r3, [pc, #700]	; (800fd60 <_dtoa_r+0x320>)
 800faa4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800faa8:	ea33 0308 	bics.w	r3, r3, r8
 800faac:	d114      	bne.n	800fad8 <_dtoa_r+0x98>
 800faae:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800fab0:	f242 730f 	movw	r3, #9999	; 0x270f
 800fab4:	6013      	str	r3, [r2, #0]
 800fab6:	9b00      	ldr	r3, [sp, #0]
 800fab8:	b923      	cbnz	r3, 800fac4 <_dtoa_r+0x84>
 800faba:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800fabe:	2800      	cmp	r0, #0
 800fac0:	f000 8542 	beq.w	8010548 <_dtoa_r+0xb08>
 800fac4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fac6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800fd74 <_dtoa_r+0x334>
 800faca:	2b00      	cmp	r3, #0
 800facc:	f000 8544 	beq.w	8010558 <_dtoa_r+0xb18>
 800fad0:	f10b 0303 	add.w	r3, fp, #3
 800fad4:	f000 bd3e 	b.w	8010554 <_dtoa_r+0xb14>
 800fad8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fadc:	2200      	movs	r2, #0
 800fade:	2300      	movs	r3, #0
 800fae0:	4630      	mov	r0, r6
 800fae2:	4639      	mov	r1, r7
 800fae4:	f7f0 fff0 	bl	8000ac8 <__aeabi_dcmpeq>
 800fae8:	4681      	mov	r9, r0
 800faea:	b168      	cbz	r0, 800fb08 <_dtoa_r+0xc8>
 800faec:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800faee:	2301      	movs	r3, #1
 800faf0:	6013      	str	r3, [r2, #0]
 800faf2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800faf4:	2b00      	cmp	r3, #0
 800faf6:	f000 8524 	beq.w	8010542 <_dtoa_r+0xb02>
 800fafa:	4b9a      	ldr	r3, [pc, #616]	; (800fd64 <_dtoa_r+0x324>)
 800fafc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800fafe:	f103 3bff 	add.w	fp, r3, #4294967295
 800fb02:	6013      	str	r3, [r2, #0]
 800fb04:	f000 bd28 	b.w	8010558 <_dtoa_r+0xb18>
 800fb08:	aa14      	add	r2, sp, #80	; 0x50
 800fb0a:	a915      	add	r1, sp, #84	; 0x54
 800fb0c:	ec47 6b10 	vmov	d0, r6, r7
 800fb10:	4620      	mov	r0, r4
 800fb12:	f001 fbdd 	bl	80112d0 <__d2b>
 800fb16:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800fb1a:	9004      	str	r0, [sp, #16]
 800fb1c:	2d00      	cmp	r5, #0
 800fb1e:	d07c      	beq.n	800fc1a <_dtoa_r+0x1da>
 800fb20:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fb24:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800fb28:	46b2      	mov	sl, r6
 800fb2a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800fb2e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800fb32:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800fb36:	2200      	movs	r2, #0
 800fb38:	4b8b      	ldr	r3, [pc, #556]	; (800fd68 <_dtoa_r+0x328>)
 800fb3a:	4650      	mov	r0, sl
 800fb3c:	4659      	mov	r1, fp
 800fb3e:	f7f0 fba3 	bl	8000288 <__aeabi_dsub>
 800fb42:	a381      	add	r3, pc, #516	; (adr r3, 800fd48 <_dtoa_r+0x308>)
 800fb44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb48:	f7f0 fd56 	bl	80005f8 <__aeabi_dmul>
 800fb4c:	a380      	add	r3, pc, #512	; (adr r3, 800fd50 <_dtoa_r+0x310>)
 800fb4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb52:	f7f0 fb9b 	bl	800028c <__adddf3>
 800fb56:	4606      	mov	r6, r0
 800fb58:	4628      	mov	r0, r5
 800fb5a:	460f      	mov	r7, r1
 800fb5c:	f7f0 fce2 	bl	8000524 <__aeabi_i2d>
 800fb60:	a37d      	add	r3, pc, #500	; (adr r3, 800fd58 <_dtoa_r+0x318>)
 800fb62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb66:	f7f0 fd47 	bl	80005f8 <__aeabi_dmul>
 800fb6a:	4602      	mov	r2, r0
 800fb6c:	460b      	mov	r3, r1
 800fb6e:	4630      	mov	r0, r6
 800fb70:	4639      	mov	r1, r7
 800fb72:	f7f0 fb8b 	bl	800028c <__adddf3>
 800fb76:	4606      	mov	r6, r0
 800fb78:	460f      	mov	r7, r1
 800fb7a:	f7f0 ffed 	bl	8000b58 <__aeabi_d2iz>
 800fb7e:	2200      	movs	r2, #0
 800fb80:	4682      	mov	sl, r0
 800fb82:	2300      	movs	r3, #0
 800fb84:	4630      	mov	r0, r6
 800fb86:	4639      	mov	r1, r7
 800fb88:	f7f0 ffa8 	bl	8000adc <__aeabi_dcmplt>
 800fb8c:	b148      	cbz	r0, 800fba2 <_dtoa_r+0x162>
 800fb8e:	4650      	mov	r0, sl
 800fb90:	f7f0 fcc8 	bl	8000524 <__aeabi_i2d>
 800fb94:	4632      	mov	r2, r6
 800fb96:	463b      	mov	r3, r7
 800fb98:	f7f0 ff96 	bl	8000ac8 <__aeabi_dcmpeq>
 800fb9c:	b908      	cbnz	r0, 800fba2 <_dtoa_r+0x162>
 800fb9e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fba2:	f1ba 0f16 	cmp.w	sl, #22
 800fba6:	d859      	bhi.n	800fc5c <_dtoa_r+0x21c>
 800fba8:	4970      	ldr	r1, [pc, #448]	; (800fd6c <_dtoa_r+0x32c>)
 800fbaa:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800fbae:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fbb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fbb6:	f7f0 ffaf 	bl	8000b18 <__aeabi_dcmpgt>
 800fbba:	2800      	cmp	r0, #0
 800fbbc:	d050      	beq.n	800fc60 <_dtoa_r+0x220>
 800fbbe:	f10a 3aff 	add.w	sl, sl, #4294967295
 800fbc2:	2300      	movs	r3, #0
 800fbc4:	930f      	str	r3, [sp, #60]	; 0x3c
 800fbc6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fbc8:	1b5d      	subs	r5, r3, r5
 800fbca:	f1b5 0801 	subs.w	r8, r5, #1
 800fbce:	bf49      	itett	mi
 800fbd0:	f1c5 0301 	rsbmi	r3, r5, #1
 800fbd4:	2300      	movpl	r3, #0
 800fbd6:	9305      	strmi	r3, [sp, #20]
 800fbd8:	f04f 0800 	movmi.w	r8, #0
 800fbdc:	bf58      	it	pl
 800fbde:	9305      	strpl	r3, [sp, #20]
 800fbe0:	f1ba 0f00 	cmp.w	sl, #0
 800fbe4:	db3e      	blt.n	800fc64 <_dtoa_r+0x224>
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	44d0      	add	r8, sl
 800fbea:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800fbee:	9307      	str	r3, [sp, #28]
 800fbf0:	9b06      	ldr	r3, [sp, #24]
 800fbf2:	2b09      	cmp	r3, #9
 800fbf4:	f200 8090 	bhi.w	800fd18 <_dtoa_r+0x2d8>
 800fbf8:	2b05      	cmp	r3, #5
 800fbfa:	bfc4      	itt	gt
 800fbfc:	3b04      	subgt	r3, #4
 800fbfe:	9306      	strgt	r3, [sp, #24]
 800fc00:	9b06      	ldr	r3, [sp, #24]
 800fc02:	f1a3 0302 	sub.w	r3, r3, #2
 800fc06:	bfcc      	ite	gt
 800fc08:	2500      	movgt	r5, #0
 800fc0a:	2501      	movle	r5, #1
 800fc0c:	2b03      	cmp	r3, #3
 800fc0e:	f200 808f 	bhi.w	800fd30 <_dtoa_r+0x2f0>
 800fc12:	e8df f003 	tbb	[pc, r3]
 800fc16:	7f7d      	.short	0x7f7d
 800fc18:	7131      	.short	0x7131
 800fc1a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800fc1e:	441d      	add	r5, r3
 800fc20:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800fc24:	2820      	cmp	r0, #32
 800fc26:	dd13      	ble.n	800fc50 <_dtoa_r+0x210>
 800fc28:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800fc2c:	9b00      	ldr	r3, [sp, #0]
 800fc2e:	fa08 f800 	lsl.w	r8, r8, r0
 800fc32:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800fc36:	fa23 f000 	lsr.w	r0, r3, r0
 800fc3a:	ea48 0000 	orr.w	r0, r8, r0
 800fc3e:	f7f0 fc61 	bl	8000504 <__aeabi_ui2d>
 800fc42:	2301      	movs	r3, #1
 800fc44:	4682      	mov	sl, r0
 800fc46:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800fc4a:	3d01      	subs	r5, #1
 800fc4c:	9313      	str	r3, [sp, #76]	; 0x4c
 800fc4e:	e772      	b.n	800fb36 <_dtoa_r+0xf6>
 800fc50:	9b00      	ldr	r3, [sp, #0]
 800fc52:	f1c0 0020 	rsb	r0, r0, #32
 800fc56:	fa03 f000 	lsl.w	r0, r3, r0
 800fc5a:	e7f0      	b.n	800fc3e <_dtoa_r+0x1fe>
 800fc5c:	2301      	movs	r3, #1
 800fc5e:	e7b1      	b.n	800fbc4 <_dtoa_r+0x184>
 800fc60:	900f      	str	r0, [sp, #60]	; 0x3c
 800fc62:	e7b0      	b.n	800fbc6 <_dtoa_r+0x186>
 800fc64:	9b05      	ldr	r3, [sp, #20]
 800fc66:	eba3 030a 	sub.w	r3, r3, sl
 800fc6a:	9305      	str	r3, [sp, #20]
 800fc6c:	f1ca 0300 	rsb	r3, sl, #0
 800fc70:	9307      	str	r3, [sp, #28]
 800fc72:	2300      	movs	r3, #0
 800fc74:	930e      	str	r3, [sp, #56]	; 0x38
 800fc76:	e7bb      	b.n	800fbf0 <_dtoa_r+0x1b0>
 800fc78:	2301      	movs	r3, #1
 800fc7a:	930a      	str	r3, [sp, #40]	; 0x28
 800fc7c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	dd59      	ble.n	800fd36 <_dtoa_r+0x2f6>
 800fc82:	9302      	str	r3, [sp, #8]
 800fc84:	4699      	mov	r9, r3
 800fc86:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800fc88:	2200      	movs	r2, #0
 800fc8a:	6072      	str	r2, [r6, #4]
 800fc8c:	2204      	movs	r2, #4
 800fc8e:	f102 0014 	add.w	r0, r2, #20
 800fc92:	4298      	cmp	r0, r3
 800fc94:	6871      	ldr	r1, [r6, #4]
 800fc96:	d953      	bls.n	800fd40 <_dtoa_r+0x300>
 800fc98:	4620      	mov	r0, r4
 800fc9a:	f000 ffd7 	bl	8010c4c <_Balloc>
 800fc9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fca0:	6030      	str	r0, [r6, #0]
 800fca2:	f1b9 0f0e 	cmp.w	r9, #14
 800fca6:	f8d3 b000 	ldr.w	fp, [r3]
 800fcaa:	f200 80e6 	bhi.w	800fe7a <_dtoa_r+0x43a>
 800fcae:	2d00      	cmp	r5, #0
 800fcb0:	f000 80e3 	beq.w	800fe7a <_dtoa_r+0x43a>
 800fcb4:	ed9d 7b00 	vldr	d7, [sp]
 800fcb8:	f1ba 0f00 	cmp.w	sl, #0
 800fcbc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800fcc0:	dd74      	ble.n	800fdac <_dtoa_r+0x36c>
 800fcc2:	4a2a      	ldr	r2, [pc, #168]	; (800fd6c <_dtoa_r+0x32c>)
 800fcc4:	f00a 030f 	and.w	r3, sl, #15
 800fcc8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800fccc:	ed93 7b00 	vldr	d7, [r3]
 800fcd0:	ea4f 162a 	mov.w	r6, sl, asr #4
 800fcd4:	06f0      	lsls	r0, r6, #27
 800fcd6:	ed8d 7b08 	vstr	d7, [sp, #32]
 800fcda:	d565      	bpl.n	800fda8 <_dtoa_r+0x368>
 800fcdc:	4b24      	ldr	r3, [pc, #144]	; (800fd70 <_dtoa_r+0x330>)
 800fcde:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fce2:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800fce6:	f7f0 fdb1 	bl	800084c <__aeabi_ddiv>
 800fcea:	e9cd 0100 	strd	r0, r1, [sp]
 800fcee:	f006 060f 	and.w	r6, r6, #15
 800fcf2:	2503      	movs	r5, #3
 800fcf4:	4f1e      	ldr	r7, [pc, #120]	; (800fd70 <_dtoa_r+0x330>)
 800fcf6:	e04c      	b.n	800fd92 <_dtoa_r+0x352>
 800fcf8:	2301      	movs	r3, #1
 800fcfa:	930a      	str	r3, [sp, #40]	; 0x28
 800fcfc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fcfe:	4453      	add	r3, sl
 800fd00:	f103 0901 	add.w	r9, r3, #1
 800fd04:	9302      	str	r3, [sp, #8]
 800fd06:	464b      	mov	r3, r9
 800fd08:	2b01      	cmp	r3, #1
 800fd0a:	bfb8      	it	lt
 800fd0c:	2301      	movlt	r3, #1
 800fd0e:	e7ba      	b.n	800fc86 <_dtoa_r+0x246>
 800fd10:	2300      	movs	r3, #0
 800fd12:	e7b2      	b.n	800fc7a <_dtoa_r+0x23a>
 800fd14:	2300      	movs	r3, #0
 800fd16:	e7f0      	b.n	800fcfa <_dtoa_r+0x2ba>
 800fd18:	2501      	movs	r5, #1
 800fd1a:	2300      	movs	r3, #0
 800fd1c:	9306      	str	r3, [sp, #24]
 800fd1e:	950a      	str	r5, [sp, #40]	; 0x28
 800fd20:	f04f 33ff 	mov.w	r3, #4294967295
 800fd24:	9302      	str	r3, [sp, #8]
 800fd26:	4699      	mov	r9, r3
 800fd28:	2200      	movs	r2, #0
 800fd2a:	2312      	movs	r3, #18
 800fd2c:	920b      	str	r2, [sp, #44]	; 0x2c
 800fd2e:	e7aa      	b.n	800fc86 <_dtoa_r+0x246>
 800fd30:	2301      	movs	r3, #1
 800fd32:	930a      	str	r3, [sp, #40]	; 0x28
 800fd34:	e7f4      	b.n	800fd20 <_dtoa_r+0x2e0>
 800fd36:	2301      	movs	r3, #1
 800fd38:	9302      	str	r3, [sp, #8]
 800fd3a:	4699      	mov	r9, r3
 800fd3c:	461a      	mov	r2, r3
 800fd3e:	e7f5      	b.n	800fd2c <_dtoa_r+0x2ec>
 800fd40:	3101      	adds	r1, #1
 800fd42:	6071      	str	r1, [r6, #4]
 800fd44:	0052      	lsls	r2, r2, #1
 800fd46:	e7a2      	b.n	800fc8e <_dtoa_r+0x24e>
 800fd48:	636f4361 	.word	0x636f4361
 800fd4c:	3fd287a7 	.word	0x3fd287a7
 800fd50:	8b60c8b3 	.word	0x8b60c8b3
 800fd54:	3fc68a28 	.word	0x3fc68a28
 800fd58:	509f79fb 	.word	0x509f79fb
 800fd5c:	3fd34413 	.word	0x3fd34413
 800fd60:	7ff00000 	.word	0x7ff00000
 800fd64:	08011fe1 	.word	0x08011fe1
 800fd68:	3ff80000 	.word	0x3ff80000
 800fd6c:	080120a0 	.word	0x080120a0
 800fd70:	08012078 	.word	0x08012078
 800fd74:	08012069 	.word	0x08012069
 800fd78:	07f1      	lsls	r1, r6, #31
 800fd7a:	d508      	bpl.n	800fd8e <_dtoa_r+0x34e>
 800fd7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800fd80:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fd84:	f7f0 fc38 	bl	80005f8 <__aeabi_dmul>
 800fd88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800fd8c:	3501      	adds	r5, #1
 800fd8e:	1076      	asrs	r6, r6, #1
 800fd90:	3708      	adds	r7, #8
 800fd92:	2e00      	cmp	r6, #0
 800fd94:	d1f0      	bne.n	800fd78 <_dtoa_r+0x338>
 800fd96:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800fd9a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fd9e:	f7f0 fd55 	bl	800084c <__aeabi_ddiv>
 800fda2:	e9cd 0100 	strd	r0, r1, [sp]
 800fda6:	e01a      	b.n	800fdde <_dtoa_r+0x39e>
 800fda8:	2502      	movs	r5, #2
 800fdaa:	e7a3      	b.n	800fcf4 <_dtoa_r+0x2b4>
 800fdac:	f000 80a0 	beq.w	800fef0 <_dtoa_r+0x4b0>
 800fdb0:	f1ca 0600 	rsb	r6, sl, #0
 800fdb4:	4b9f      	ldr	r3, [pc, #636]	; (8010034 <_dtoa_r+0x5f4>)
 800fdb6:	4fa0      	ldr	r7, [pc, #640]	; (8010038 <_dtoa_r+0x5f8>)
 800fdb8:	f006 020f 	and.w	r2, r6, #15
 800fdbc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800fdc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800fdc8:	f7f0 fc16 	bl	80005f8 <__aeabi_dmul>
 800fdcc:	e9cd 0100 	strd	r0, r1, [sp]
 800fdd0:	1136      	asrs	r6, r6, #4
 800fdd2:	2300      	movs	r3, #0
 800fdd4:	2502      	movs	r5, #2
 800fdd6:	2e00      	cmp	r6, #0
 800fdd8:	d17f      	bne.n	800feda <_dtoa_r+0x49a>
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d1e1      	bne.n	800fda2 <_dtoa_r+0x362>
 800fdde:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	f000 8087 	beq.w	800fef4 <_dtoa_r+0x4b4>
 800fde6:	e9dd 6700 	ldrd	r6, r7, [sp]
 800fdea:	2200      	movs	r2, #0
 800fdec:	4b93      	ldr	r3, [pc, #588]	; (801003c <_dtoa_r+0x5fc>)
 800fdee:	4630      	mov	r0, r6
 800fdf0:	4639      	mov	r1, r7
 800fdf2:	f7f0 fe73 	bl	8000adc <__aeabi_dcmplt>
 800fdf6:	2800      	cmp	r0, #0
 800fdf8:	d07c      	beq.n	800fef4 <_dtoa_r+0x4b4>
 800fdfa:	f1b9 0f00 	cmp.w	r9, #0
 800fdfe:	d079      	beq.n	800fef4 <_dtoa_r+0x4b4>
 800fe00:	9b02      	ldr	r3, [sp, #8]
 800fe02:	2b00      	cmp	r3, #0
 800fe04:	dd35      	ble.n	800fe72 <_dtoa_r+0x432>
 800fe06:	f10a 33ff 	add.w	r3, sl, #4294967295
 800fe0a:	9308      	str	r3, [sp, #32]
 800fe0c:	4639      	mov	r1, r7
 800fe0e:	2200      	movs	r2, #0
 800fe10:	4b8b      	ldr	r3, [pc, #556]	; (8010040 <_dtoa_r+0x600>)
 800fe12:	4630      	mov	r0, r6
 800fe14:	f7f0 fbf0 	bl	80005f8 <__aeabi_dmul>
 800fe18:	e9cd 0100 	strd	r0, r1, [sp]
 800fe1c:	9f02      	ldr	r7, [sp, #8]
 800fe1e:	3501      	adds	r5, #1
 800fe20:	4628      	mov	r0, r5
 800fe22:	f7f0 fb7f 	bl	8000524 <__aeabi_i2d>
 800fe26:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fe2a:	f7f0 fbe5 	bl	80005f8 <__aeabi_dmul>
 800fe2e:	2200      	movs	r2, #0
 800fe30:	4b84      	ldr	r3, [pc, #528]	; (8010044 <_dtoa_r+0x604>)
 800fe32:	f7f0 fa2b 	bl	800028c <__adddf3>
 800fe36:	4605      	mov	r5, r0
 800fe38:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800fe3c:	2f00      	cmp	r7, #0
 800fe3e:	d15d      	bne.n	800fefc <_dtoa_r+0x4bc>
 800fe40:	2200      	movs	r2, #0
 800fe42:	4b81      	ldr	r3, [pc, #516]	; (8010048 <_dtoa_r+0x608>)
 800fe44:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe48:	f7f0 fa1e 	bl	8000288 <__aeabi_dsub>
 800fe4c:	462a      	mov	r2, r5
 800fe4e:	4633      	mov	r3, r6
 800fe50:	e9cd 0100 	strd	r0, r1, [sp]
 800fe54:	f7f0 fe60 	bl	8000b18 <__aeabi_dcmpgt>
 800fe58:	2800      	cmp	r0, #0
 800fe5a:	f040 8288 	bne.w	801036e <_dtoa_r+0x92e>
 800fe5e:	462a      	mov	r2, r5
 800fe60:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800fe64:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fe68:	f7f0 fe38 	bl	8000adc <__aeabi_dcmplt>
 800fe6c:	2800      	cmp	r0, #0
 800fe6e:	f040 827c 	bne.w	801036a <_dtoa_r+0x92a>
 800fe72:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800fe76:	e9cd 2300 	strd	r2, r3, [sp]
 800fe7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	f2c0 8150 	blt.w	8010122 <_dtoa_r+0x6e2>
 800fe82:	f1ba 0f0e 	cmp.w	sl, #14
 800fe86:	f300 814c 	bgt.w	8010122 <_dtoa_r+0x6e2>
 800fe8a:	4b6a      	ldr	r3, [pc, #424]	; (8010034 <_dtoa_r+0x5f4>)
 800fe8c:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800fe90:	ed93 7b00 	vldr	d7, [r3]
 800fe94:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	ed8d 7b02 	vstr	d7, [sp, #8]
 800fe9c:	f280 80d8 	bge.w	8010050 <_dtoa_r+0x610>
 800fea0:	f1b9 0f00 	cmp.w	r9, #0
 800fea4:	f300 80d4 	bgt.w	8010050 <_dtoa_r+0x610>
 800fea8:	f040 825e 	bne.w	8010368 <_dtoa_r+0x928>
 800feac:	2200      	movs	r2, #0
 800feae:	4b66      	ldr	r3, [pc, #408]	; (8010048 <_dtoa_r+0x608>)
 800feb0:	ec51 0b17 	vmov	r0, r1, d7
 800feb4:	f7f0 fba0 	bl	80005f8 <__aeabi_dmul>
 800feb8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800febc:	f7f0 fe22 	bl	8000b04 <__aeabi_dcmpge>
 800fec0:	464f      	mov	r7, r9
 800fec2:	464e      	mov	r6, r9
 800fec4:	2800      	cmp	r0, #0
 800fec6:	f040 8234 	bne.w	8010332 <_dtoa_r+0x8f2>
 800feca:	2331      	movs	r3, #49	; 0x31
 800fecc:	f10b 0501 	add.w	r5, fp, #1
 800fed0:	f88b 3000 	strb.w	r3, [fp]
 800fed4:	f10a 0a01 	add.w	sl, sl, #1
 800fed8:	e22f      	b.n	801033a <_dtoa_r+0x8fa>
 800feda:	07f2      	lsls	r2, r6, #31
 800fedc:	d505      	bpl.n	800feea <_dtoa_r+0x4aa>
 800fede:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fee2:	f7f0 fb89 	bl	80005f8 <__aeabi_dmul>
 800fee6:	3501      	adds	r5, #1
 800fee8:	2301      	movs	r3, #1
 800feea:	1076      	asrs	r6, r6, #1
 800feec:	3708      	adds	r7, #8
 800feee:	e772      	b.n	800fdd6 <_dtoa_r+0x396>
 800fef0:	2502      	movs	r5, #2
 800fef2:	e774      	b.n	800fdde <_dtoa_r+0x39e>
 800fef4:	f8cd a020 	str.w	sl, [sp, #32]
 800fef8:	464f      	mov	r7, r9
 800fefa:	e791      	b.n	800fe20 <_dtoa_r+0x3e0>
 800fefc:	4b4d      	ldr	r3, [pc, #308]	; (8010034 <_dtoa_r+0x5f4>)
 800fefe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ff02:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ff06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d047      	beq.n	800ff9c <_dtoa_r+0x55c>
 800ff0c:	4602      	mov	r2, r0
 800ff0e:	460b      	mov	r3, r1
 800ff10:	2000      	movs	r0, #0
 800ff12:	494e      	ldr	r1, [pc, #312]	; (801004c <_dtoa_r+0x60c>)
 800ff14:	f7f0 fc9a 	bl	800084c <__aeabi_ddiv>
 800ff18:	462a      	mov	r2, r5
 800ff1a:	4633      	mov	r3, r6
 800ff1c:	f7f0 f9b4 	bl	8000288 <__aeabi_dsub>
 800ff20:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ff24:	465d      	mov	r5, fp
 800ff26:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff2a:	f7f0 fe15 	bl	8000b58 <__aeabi_d2iz>
 800ff2e:	4606      	mov	r6, r0
 800ff30:	f7f0 faf8 	bl	8000524 <__aeabi_i2d>
 800ff34:	4602      	mov	r2, r0
 800ff36:	460b      	mov	r3, r1
 800ff38:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff3c:	f7f0 f9a4 	bl	8000288 <__aeabi_dsub>
 800ff40:	3630      	adds	r6, #48	; 0x30
 800ff42:	f805 6b01 	strb.w	r6, [r5], #1
 800ff46:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ff4a:	e9cd 0100 	strd	r0, r1, [sp]
 800ff4e:	f7f0 fdc5 	bl	8000adc <__aeabi_dcmplt>
 800ff52:	2800      	cmp	r0, #0
 800ff54:	d163      	bne.n	801001e <_dtoa_r+0x5de>
 800ff56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ff5a:	2000      	movs	r0, #0
 800ff5c:	4937      	ldr	r1, [pc, #220]	; (801003c <_dtoa_r+0x5fc>)
 800ff5e:	f7f0 f993 	bl	8000288 <__aeabi_dsub>
 800ff62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ff66:	f7f0 fdb9 	bl	8000adc <__aeabi_dcmplt>
 800ff6a:	2800      	cmp	r0, #0
 800ff6c:	f040 80b7 	bne.w	80100de <_dtoa_r+0x69e>
 800ff70:	eba5 030b 	sub.w	r3, r5, fp
 800ff74:	429f      	cmp	r7, r3
 800ff76:	f77f af7c 	ble.w	800fe72 <_dtoa_r+0x432>
 800ff7a:	2200      	movs	r2, #0
 800ff7c:	4b30      	ldr	r3, [pc, #192]	; (8010040 <_dtoa_r+0x600>)
 800ff7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ff82:	f7f0 fb39 	bl	80005f8 <__aeabi_dmul>
 800ff86:	2200      	movs	r2, #0
 800ff88:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ff8c:	4b2c      	ldr	r3, [pc, #176]	; (8010040 <_dtoa_r+0x600>)
 800ff8e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ff92:	f7f0 fb31 	bl	80005f8 <__aeabi_dmul>
 800ff96:	e9cd 0100 	strd	r0, r1, [sp]
 800ff9a:	e7c4      	b.n	800ff26 <_dtoa_r+0x4e6>
 800ff9c:	462a      	mov	r2, r5
 800ff9e:	4633      	mov	r3, r6
 800ffa0:	f7f0 fb2a 	bl	80005f8 <__aeabi_dmul>
 800ffa4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ffa8:	eb0b 0507 	add.w	r5, fp, r7
 800ffac:	465e      	mov	r6, fp
 800ffae:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffb2:	f7f0 fdd1 	bl	8000b58 <__aeabi_d2iz>
 800ffb6:	4607      	mov	r7, r0
 800ffb8:	f7f0 fab4 	bl	8000524 <__aeabi_i2d>
 800ffbc:	3730      	adds	r7, #48	; 0x30
 800ffbe:	4602      	mov	r2, r0
 800ffc0:	460b      	mov	r3, r1
 800ffc2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffc6:	f7f0 f95f 	bl	8000288 <__aeabi_dsub>
 800ffca:	f806 7b01 	strb.w	r7, [r6], #1
 800ffce:	42ae      	cmp	r6, r5
 800ffd0:	e9cd 0100 	strd	r0, r1, [sp]
 800ffd4:	f04f 0200 	mov.w	r2, #0
 800ffd8:	d126      	bne.n	8010028 <_dtoa_r+0x5e8>
 800ffda:	4b1c      	ldr	r3, [pc, #112]	; (801004c <_dtoa_r+0x60c>)
 800ffdc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ffe0:	f7f0 f954 	bl	800028c <__adddf3>
 800ffe4:	4602      	mov	r2, r0
 800ffe6:	460b      	mov	r3, r1
 800ffe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ffec:	f7f0 fd94 	bl	8000b18 <__aeabi_dcmpgt>
 800fff0:	2800      	cmp	r0, #0
 800fff2:	d174      	bne.n	80100de <_dtoa_r+0x69e>
 800fff4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800fff8:	2000      	movs	r0, #0
 800fffa:	4914      	ldr	r1, [pc, #80]	; (801004c <_dtoa_r+0x60c>)
 800fffc:	f7f0 f944 	bl	8000288 <__aeabi_dsub>
 8010000:	4602      	mov	r2, r0
 8010002:	460b      	mov	r3, r1
 8010004:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010008:	f7f0 fd68 	bl	8000adc <__aeabi_dcmplt>
 801000c:	2800      	cmp	r0, #0
 801000e:	f43f af30 	beq.w	800fe72 <_dtoa_r+0x432>
 8010012:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010016:	2b30      	cmp	r3, #48	; 0x30
 8010018:	f105 32ff 	add.w	r2, r5, #4294967295
 801001c:	d002      	beq.n	8010024 <_dtoa_r+0x5e4>
 801001e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010022:	e04a      	b.n	80100ba <_dtoa_r+0x67a>
 8010024:	4615      	mov	r5, r2
 8010026:	e7f4      	b.n	8010012 <_dtoa_r+0x5d2>
 8010028:	4b05      	ldr	r3, [pc, #20]	; (8010040 <_dtoa_r+0x600>)
 801002a:	f7f0 fae5 	bl	80005f8 <__aeabi_dmul>
 801002e:	e9cd 0100 	strd	r0, r1, [sp]
 8010032:	e7bc      	b.n	800ffae <_dtoa_r+0x56e>
 8010034:	080120a0 	.word	0x080120a0
 8010038:	08012078 	.word	0x08012078
 801003c:	3ff00000 	.word	0x3ff00000
 8010040:	40240000 	.word	0x40240000
 8010044:	401c0000 	.word	0x401c0000
 8010048:	40140000 	.word	0x40140000
 801004c:	3fe00000 	.word	0x3fe00000
 8010050:	e9dd 6700 	ldrd	r6, r7, [sp]
 8010054:	465d      	mov	r5, fp
 8010056:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801005a:	4630      	mov	r0, r6
 801005c:	4639      	mov	r1, r7
 801005e:	f7f0 fbf5 	bl	800084c <__aeabi_ddiv>
 8010062:	f7f0 fd79 	bl	8000b58 <__aeabi_d2iz>
 8010066:	4680      	mov	r8, r0
 8010068:	f7f0 fa5c 	bl	8000524 <__aeabi_i2d>
 801006c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010070:	f7f0 fac2 	bl	80005f8 <__aeabi_dmul>
 8010074:	4602      	mov	r2, r0
 8010076:	460b      	mov	r3, r1
 8010078:	4630      	mov	r0, r6
 801007a:	4639      	mov	r1, r7
 801007c:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8010080:	f7f0 f902 	bl	8000288 <__aeabi_dsub>
 8010084:	f805 6b01 	strb.w	r6, [r5], #1
 8010088:	eba5 060b 	sub.w	r6, r5, fp
 801008c:	45b1      	cmp	r9, r6
 801008e:	4602      	mov	r2, r0
 8010090:	460b      	mov	r3, r1
 8010092:	d139      	bne.n	8010108 <_dtoa_r+0x6c8>
 8010094:	f7f0 f8fa 	bl	800028c <__adddf3>
 8010098:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801009c:	4606      	mov	r6, r0
 801009e:	460f      	mov	r7, r1
 80100a0:	f7f0 fd3a 	bl	8000b18 <__aeabi_dcmpgt>
 80100a4:	b9c8      	cbnz	r0, 80100da <_dtoa_r+0x69a>
 80100a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80100aa:	4630      	mov	r0, r6
 80100ac:	4639      	mov	r1, r7
 80100ae:	f7f0 fd0b 	bl	8000ac8 <__aeabi_dcmpeq>
 80100b2:	b110      	cbz	r0, 80100ba <_dtoa_r+0x67a>
 80100b4:	f018 0f01 	tst.w	r8, #1
 80100b8:	d10f      	bne.n	80100da <_dtoa_r+0x69a>
 80100ba:	9904      	ldr	r1, [sp, #16]
 80100bc:	4620      	mov	r0, r4
 80100be:	f000 fdf9 	bl	8010cb4 <_Bfree>
 80100c2:	2300      	movs	r3, #0
 80100c4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80100c6:	702b      	strb	r3, [r5, #0]
 80100c8:	f10a 0301 	add.w	r3, sl, #1
 80100cc:	6013      	str	r3, [r2, #0]
 80100ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	f000 8241 	beq.w	8010558 <_dtoa_r+0xb18>
 80100d6:	601d      	str	r5, [r3, #0]
 80100d8:	e23e      	b.n	8010558 <_dtoa_r+0xb18>
 80100da:	f8cd a020 	str.w	sl, [sp, #32]
 80100de:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80100e2:	2a39      	cmp	r2, #57	; 0x39
 80100e4:	f105 33ff 	add.w	r3, r5, #4294967295
 80100e8:	d108      	bne.n	80100fc <_dtoa_r+0x6bc>
 80100ea:	459b      	cmp	fp, r3
 80100ec:	d10a      	bne.n	8010104 <_dtoa_r+0x6c4>
 80100ee:	9b08      	ldr	r3, [sp, #32]
 80100f0:	3301      	adds	r3, #1
 80100f2:	9308      	str	r3, [sp, #32]
 80100f4:	2330      	movs	r3, #48	; 0x30
 80100f6:	f88b 3000 	strb.w	r3, [fp]
 80100fa:	465b      	mov	r3, fp
 80100fc:	781a      	ldrb	r2, [r3, #0]
 80100fe:	3201      	adds	r2, #1
 8010100:	701a      	strb	r2, [r3, #0]
 8010102:	e78c      	b.n	801001e <_dtoa_r+0x5de>
 8010104:	461d      	mov	r5, r3
 8010106:	e7ea      	b.n	80100de <_dtoa_r+0x69e>
 8010108:	2200      	movs	r2, #0
 801010a:	4b9b      	ldr	r3, [pc, #620]	; (8010378 <_dtoa_r+0x938>)
 801010c:	f7f0 fa74 	bl	80005f8 <__aeabi_dmul>
 8010110:	2200      	movs	r2, #0
 8010112:	2300      	movs	r3, #0
 8010114:	4606      	mov	r6, r0
 8010116:	460f      	mov	r7, r1
 8010118:	f7f0 fcd6 	bl	8000ac8 <__aeabi_dcmpeq>
 801011c:	2800      	cmp	r0, #0
 801011e:	d09a      	beq.n	8010056 <_dtoa_r+0x616>
 8010120:	e7cb      	b.n	80100ba <_dtoa_r+0x67a>
 8010122:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8010124:	2a00      	cmp	r2, #0
 8010126:	f000 808b 	beq.w	8010240 <_dtoa_r+0x800>
 801012a:	9a06      	ldr	r2, [sp, #24]
 801012c:	2a01      	cmp	r2, #1
 801012e:	dc6e      	bgt.n	801020e <_dtoa_r+0x7ce>
 8010130:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8010132:	2a00      	cmp	r2, #0
 8010134:	d067      	beq.n	8010206 <_dtoa_r+0x7c6>
 8010136:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801013a:	9f07      	ldr	r7, [sp, #28]
 801013c:	9d05      	ldr	r5, [sp, #20]
 801013e:	9a05      	ldr	r2, [sp, #20]
 8010140:	2101      	movs	r1, #1
 8010142:	441a      	add	r2, r3
 8010144:	4620      	mov	r0, r4
 8010146:	9205      	str	r2, [sp, #20]
 8010148:	4498      	add	r8, r3
 801014a:	f000 fe91 	bl	8010e70 <__i2b>
 801014e:	4606      	mov	r6, r0
 8010150:	2d00      	cmp	r5, #0
 8010152:	dd0c      	ble.n	801016e <_dtoa_r+0x72e>
 8010154:	f1b8 0f00 	cmp.w	r8, #0
 8010158:	dd09      	ble.n	801016e <_dtoa_r+0x72e>
 801015a:	4545      	cmp	r5, r8
 801015c:	9a05      	ldr	r2, [sp, #20]
 801015e:	462b      	mov	r3, r5
 8010160:	bfa8      	it	ge
 8010162:	4643      	movge	r3, r8
 8010164:	1ad2      	subs	r2, r2, r3
 8010166:	9205      	str	r2, [sp, #20]
 8010168:	1aed      	subs	r5, r5, r3
 801016a:	eba8 0803 	sub.w	r8, r8, r3
 801016e:	9b07      	ldr	r3, [sp, #28]
 8010170:	b1eb      	cbz	r3, 80101ae <_dtoa_r+0x76e>
 8010172:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010174:	2b00      	cmp	r3, #0
 8010176:	d067      	beq.n	8010248 <_dtoa_r+0x808>
 8010178:	b18f      	cbz	r7, 801019e <_dtoa_r+0x75e>
 801017a:	4631      	mov	r1, r6
 801017c:	463a      	mov	r2, r7
 801017e:	4620      	mov	r0, r4
 8010180:	f000 ff16 	bl	8010fb0 <__pow5mult>
 8010184:	9a04      	ldr	r2, [sp, #16]
 8010186:	4601      	mov	r1, r0
 8010188:	4606      	mov	r6, r0
 801018a:	4620      	mov	r0, r4
 801018c:	f000 fe79 	bl	8010e82 <__multiply>
 8010190:	9904      	ldr	r1, [sp, #16]
 8010192:	9008      	str	r0, [sp, #32]
 8010194:	4620      	mov	r0, r4
 8010196:	f000 fd8d 	bl	8010cb4 <_Bfree>
 801019a:	9b08      	ldr	r3, [sp, #32]
 801019c:	9304      	str	r3, [sp, #16]
 801019e:	9b07      	ldr	r3, [sp, #28]
 80101a0:	1bda      	subs	r2, r3, r7
 80101a2:	d004      	beq.n	80101ae <_dtoa_r+0x76e>
 80101a4:	9904      	ldr	r1, [sp, #16]
 80101a6:	4620      	mov	r0, r4
 80101a8:	f000 ff02 	bl	8010fb0 <__pow5mult>
 80101ac:	9004      	str	r0, [sp, #16]
 80101ae:	2101      	movs	r1, #1
 80101b0:	4620      	mov	r0, r4
 80101b2:	f000 fe5d 	bl	8010e70 <__i2b>
 80101b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101b8:	4607      	mov	r7, r0
 80101ba:	2b00      	cmp	r3, #0
 80101bc:	f000 81d0 	beq.w	8010560 <_dtoa_r+0xb20>
 80101c0:	461a      	mov	r2, r3
 80101c2:	4601      	mov	r1, r0
 80101c4:	4620      	mov	r0, r4
 80101c6:	f000 fef3 	bl	8010fb0 <__pow5mult>
 80101ca:	9b06      	ldr	r3, [sp, #24]
 80101cc:	2b01      	cmp	r3, #1
 80101ce:	4607      	mov	r7, r0
 80101d0:	dc40      	bgt.n	8010254 <_dtoa_r+0x814>
 80101d2:	9b00      	ldr	r3, [sp, #0]
 80101d4:	2b00      	cmp	r3, #0
 80101d6:	d139      	bne.n	801024c <_dtoa_r+0x80c>
 80101d8:	9b01      	ldr	r3, [sp, #4]
 80101da:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80101de:	2b00      	cmp	r3, #0
 80101e0:	d136      	bne.n	8010250 <_dtoa_r+0x810>
 80101e2:	9b01      	ldr	r3, [sp, #4]
 80101e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80101e8:	0d1b      	lsrs	r3, r3, #20
 80101ea:	051b      	lsls	r3, r3, #20
 80101ec:	b12b      	cbz	r3, 80101fa <_dtoa_r+0x7ba>
 80101ee:	9b05      	ldr	r3, [sp, #20]
 80101f0:	3301      	adds	r3, #1
 80101f2:	9305      	str	r3, [sp, #20]
 80101f4:	f108 0801 	add.w	r8, r8, #1
 80101f8:	2301      	movs	r3, #1
 80101fa:	9307      	str	r3, [sp, #28]
 80101fc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d12a      	bne.n	8010258 <_dtoa_r+0x818>
 8010202:	2001      	movs	r0, #1
 8010204:	e030      	b.n	8010268 <_dtoa_r+0x828>
 8010206:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010208:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801020c:	e795      	b.n	801013a <_dtoa_r+0x6fa>
 801020e:	9b07      	ldr	r3, [sp, #28]
 8010210:	f109 37ff 	add.w	r7, r9, #4294967295
 8010214:	42bb      	cmp	r3, r7
 8010216:	bfbf      	itttt	lt
 8010218:	9b07      	ldrlt	r3, [sp, #28]
 801021a:	9707      	strlt	r7, [sp, #28]
 801021c:	1afa      	sublt	r2, r7, r3
 801021e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8010220:	bfbb      	ittet	lt
 8010222:	189b      	addlt	r3, r3, r2
 8010224:	930e      	strlt	r3, [sp, #56]	; 0x38
 8010226:	1bdf      	subge	r7, r3, r7
 8010228:	2700      	movlt	r7, #0
 801022a:	f1b9 0f00 	cmp.w	r9, #0
 801022e:	bfb5      	itete	lt
 8010230:	9b05      	ldrlt	r3, [sp, #20]
 8010232:	9d05      	ldrge	r5, [sp, #20]
 8010234:	eba3 0509 	sublt.w	r5, r3, r9
 8010238:	464b      	movge	r3, r9
 801023a:	bfb8      	it	lt
 801023c:	2300      	movlt	r3, #0
 801023e:	e77e      	b.n	801013e <_dtoa_r+0x6fe>
 8010240:	9f07      	ldr	r7, [sp, #28]
 8010242:	9d05      	ldr	r5, [sp, #20]
 8010244:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8010246:	e783      	b.n	8010150 <_dtoa_r+0x710>
 8010248:	9a07      	ldr	r2, [sp, #28]
 801024a:	e7ab      	b.n	80101a4 <_dtoa_r+0x764>
 801024c:	2300      	movs	r3, #0
 801024e:	e7d4      	b.n	80101fa <_dtoa_r+0x7ba>
 8010250:	9b00      	ldr	r3, [sp, #0]
 8010252:	e7d2      	b.n	80101fa <_dtoa_r+0x7ba>
 8010254:	2300      	movs	r3, #0
 8010256:	9307      	str	r3, [sp, #28]
 8010258:	693b      	ldr	r3, [r7, #16]
 801025a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 801025e:	6918      	ldr	r0, [r3, #16]
 8010260:	f000 fdb8 	bl	8010dd4 <__hi0bits>
 8010264:	f1c0 0020 	rsb	r0, r0, #32
 8010268:	4440      	add	r0, r8
 801026a:	f010 001f 	ands.w	r0, r0, #31
 801026e:	d047      	beq.n	8010300 <_dtoa_r+0x8c0>
 8010270:	f1c0 0320 	rsb	r3, r0, #32
 8010274:	2b04      	cmp	r3, #4
 8010276:	dd3b      	ble.n	80102f0 <_dtoa_r+0x8b0>
 8010278:	9b05      	ldr	r3, [sp, #20]
 801027a:	f1c0 001c 	rsb	r0, r0, #28
 801027e:	4403      	add	r3, r0
 8010280:	9305      	str	r3, [sp, #20]
 8010282:	4405      	add	r5, r0
 8010284:	4480      	add	r8, r0
 8010286:	9b05      	ldr	r3, [sp, #20]
 8010288:	2b00      	cmp	r3, #0
 801028a:	dd05      	ble.n	8010298 <_dtoa_r+0x858>
 801028c:	461a      	mov	r2, r3
 801028e:	9904      	ldr	r1, [sp, #16]
 8010290:	4620      	mov	r0, r4
 8010292:	f000 fedb 	bl	801104c <__lshift>
 8010296:	9004      	str	r0, [sp, #16]
 8010298:	f1b8 0f00 	cmp.w	r8, #0
 801029c:	dd05      	ble.n	80102aa <_dtoa_r+0x86a>
 801029e:	4639      	mov	r1, r7
 80102a0:	4642      	mov	r2, r8
 80102a2:	4620      	mov	r0, r4
 80102a4:	f000 fed2 	bl	801104c <__lshift>
 80102a8:	4607      	mov	r7, r0
 80102aa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80102ac:	b353      	cbz	r3, 8010304 <_dtoa_r+0x8c4>
 80102ae:	4639      	mov	r1, r7
 80102b0:	9804      	ldr	r0, [sp, #16]
 80102b2:	f000 ff1f 	bl	80110f4 <__mcmp>
 80102b6:	2800      	cmp	r0, #0
 80102b8:	da24      	bge.n	8010304 <_dtoa_r+0x8c4>
 80102ba:	2300      	movs	r3, #0
 80102bc:	220a      	movs	r2, #10
 80102be:	9904      	ldr	r1, [sp, #16]
 80102c0:	4620      	mov	r0, r4
 80102c2:	f000 fd0e 	bl	8010ce2 <__multadd>
 80102c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80102c8:	9004      	str	r0, [sp, #16]
 80102ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80102ce:	2b00      	cmp	r3, #0
 80102d0:	f000 814d 	beq.w	801056e <_dtoa_r+0xb2e>
 80102d4:	2300      	movs	r3, #0
 80102d6:	4631      	mov	r1, r6
 80102d8:	220a      	movs	r2, #10
 80102da:	4620      	mov	r0, r4
 80102dc:	f000 fd01 	bl	8010ce2 <__multadd>
 80102e0:	9b02      	ldr	r3, [sp, #8]
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	4606      	mov	r6, r0
 80102e6:	dc4f      	bgt.n	8010388 <_dtoa_r+0x948>
 80102e8:	9b06      	ldr	r3, [sp, #24]
 80102ea:	2b02      	cmp	r3, #2
 80102ec:	dd4c      	ble.n	8010388 <_dtoa_r+0x948>
 80102ee:	e011      	b.n	8010314 <_dtoa_r+0x8d4>
 80102f0:	d0c9      	beq.n	8010286 <_dtoa_r+0x846>
 80102f2:	9a05      	ldr	r2, [sp, #20]
 80102f4:	331c      	adds	r3, #28
 80102f6:	441a      	add	r2, r3
 80102f8:	9205      	str	r2, [sp, #20]
 80102fa:	441d      	add	r5, r3
 80102fc:	4498      	add	r8, r3
 80102fe:	e7c2      	b.n	8010286 <_dtoa_r+0x846>
 8010300:	4603      	mov	r3, r0
 8010302:	e7f6      	b.n	80102f2 <_dtoa_r+0x8b2>
 8010304:	f1b9 0f00 	cmp.w	r9, #0
 8010308:	dc38      	bgt.n	801037c <_dtoa_r+0x93c>
 801030a:	9b06      	ldr	r3, [sp, #24]
 801030c:	2b02      	cmp	r3, #2
 801030e:	dd35      	ble.n	801037c <_dtoa_r+0x93c>
 8010310:	f8cd 9008 	str.w	r9, [sp, #8]
 8010314:	9b02      	ldr	r3, [sp, #8]
 8010316:	b963      	cbnz	r3, 8010332 <_dtoa_r+0x8f2>
 8010318:	4639      	mov	r1, r7
 801031a:	2205      	movs	r2, #5
 801031c:	4620      	mov	r0, r4
 801031e:	f000 fce0 	bl	8010ce2 <__multadd>
 8010322:	4601      	mov	r1, r0
 8010324:	4607      	mov	r7, r0
 8010326:	9804      	ldr	r0, [sp, #16]
 8010328:	f000 fee4 	bl	80110f4 <__mcmp>
 801032c:	2800      	cmp	r0, #0
 801032e:	f73f adcc 	bgt.w	800feca <_dtoa_r+0x48a>
 8010332:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8010334:	465d      	mov	r5, fp
 8010336:	ea6f 0a03 	mvn.w	sl, r3
 801033a:	f04f 0900 	mov.w	r9, #0
 801033e:	4639      	mov	r1, r7
 8010340:	4620      	mov	r0, r4
 8010342:	f000 fcb7 	bl	8010cb4 <_Bfree>
 8010346:	2e00      	cmp	r6, #0
 8010348:	f43f aeb7 	beq.w	80100ba <_dtoa_r+0x67a>
 801034c:	f1b9 0f00 	cmp.w	r9, #0
 8010350:	d005      	beq.n	801035e <_dtoa_r+0x91e>
 8010352:	45b1      	cmp	r9, r6
 8010354:	d003      	beq.n	801035e <_dtoa_r+0x91e>
 8010356:	4649      	mov	r1, r9
 8010358:	4620      	mov	r0, r4
 801035a:	f000 fcab 	bl	8010cb4 <_Bfree>
 801035e:	4631      	mov	r1, r6
 8010360:	4620      	mov	r0, r4
 8010362:	f000 fca7 	bl	8010cb4 <_Bfree>
 8010366:	e6a8      	b.n	80100ba <_dtoa_r+0x67a>
 8010368:	2700      	movs	r7, #0
 801036a:	463e      	mov	r6, r7
 801036c:	e7e1      	b.n	8010332 <_dtoa_r+0x8f2>
 801036e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8010372:	463e      	mov	r6, r7
 8010374:	e5a9      	b.n	800feca <_dtoa_r+0x48a>
 8010376:	bf00      	nop
 8010378:	40240000 	.word	0x40240000
 801037c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801037e:	f8cd 9008 	str.w	r9, [sp, #8]
 8010382:	2b00      	cmp	r3, #0
 8010384:	f000 80fa 	beq.w	801057c <_dtoa_r+0xb3c>
 8010388:	2d00      	cmp	r5, #0
 801038a:	dd05      	ble.n	8010398 <_dtoa_r+0x958>
 801038c:	4631      	mov	r1, r6
 801038e:	462a      	mov	r2, r5
 8010390:	4620      	mov	r0, r4
 8010392:	f000 fe5b 	bl	801104c <__lshift>
 8010396:	4606      	mov	r6, r0
 8010398:	9b07      	ldr	r3, [sp, #28]
 801039a:	2b00      	cmp	r3, #0
 801039c:	d04c      	beq.n	8010438 <_dtoa_r+0x9f8>
 801039e:	6871      	ldr	r1, [r6, #4]
 80103a0:	4620      	mov	r0, r4
 80103a2:	f000 fc53 	bl	8010c4c <_Balloc>
 80103a6:	6932      	ldr	r2, [r6, #16]
 80103a8:	3202      	adds	r2, #2
 80103aa:	4605      	mov	r5, r0
 80103ac:	0092      	lsls	r2, r2, #2
 80103ae:	f106 010c 	add.w	r1, r6, #12
 80103b2:	300c      	adds	r0, #12
 80103b4:	f7fd fcd8 	bl	800dd68 <memcpy>
 80103b8:	2201      	movs	r2, #1
 80103ba:	4629      	mov	r1, r5
 80103bc:	4620      	mov	r0, r4
 80103be:	f000 fe45 	bl	801104c <__lshift>
 80103c2:	9b00      	ldr	r3, [sp, #0]
 80103c4:	f8cd b014 	str.w	fp, [sp, #20]
 80103c8:	f003 0301 	and.w	r3, r3, #1
 80103cc:	46b1      	mov	r9, r6
 80103ce:	9307      	str	r3, [sp, #28]
 80103d0:	4606      	mov	r6, r0
 80103d2:	4639      	mov	r1, r7
 80103d4:	9804      	ldr	r0, [sp, #16]
 80103d6:	f7ff faa5 	bl	800f924 <quorem>
 80103da:	4649      	mov	r1, r9
 80103dc:	4605      	mov	r5, r0
 80103de:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80103e2:	9804      	ldr	r0, [sp, #16]
 80103e4:	f000 fe86 	bl	80110f4 <__mcmp>
 80103e8:	4632      	mov	r2, r6
 80103ea:	9000      	str	r0, [sp, #0]
 80103ec:	4639      	mov	r1, r7
 80103ee:	4620      	mov	r0, r4
 80103f0:	f000 fe9a 	bl	8011128 <__mdiff>
 80103f4:	68c3      	ldr	r3, [r0, #12]
 80103f6:	4602      	mov	r2, r0
 80103f8:	bb03      	cbnz	r3, 801043c <_dtoa_r+0x9fc>
 80103fa:	4601      	mov	r1, r0
 80103fc:	9008      	str	r0, [sp, #32]
 80103fe:	9804      	ldr	r0, [sp, #16]
 8010400:	f000 fe78 	bl	80110f4 <__mcmp>
 8010404:	9a08      	ldr	r2, [sp, #32]
 8010406:	4603      	mov	r3, r0
 8010408:	4611      	mov	r1, r2
 801040a:	4620      	mov	r0, r4
 801040c:	9308      	str	r3, [sp, #32]
 801040e:	f000 fc51 	bl	8010cb4 <_Bfree>
 8010412:	9b08      	ldr	r3, [sp, #32]
 8010414:	b9a3      	cbnz	r3, 8010440 <_dtoa_r+0xa00>
 8010416:	9a06      	ldr	r2, [sp, #24]
 8010418:	b992      	cbnz	r2, 8010440 <_dtoa_r+0xa00>
 801041a:	9a07      	ldr	r2, [sp, #28]
 801041c:	b982      	cbnz	r2, 8010440 <_dtoa_r+0xa00>
 801041e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010422:	d029      	beq.n	8010478 <_dtoa_r+0xa38>
 8010424:	9b00      	ldr	r3, [sp, #0]
 8010426:	2b00      	cmp	r3, #0
 8010428:	dd01      	ble.n	801042e <_dtoa_r+0x9ee>
 801042a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 801042e:	9b05      	ldr	r3, [sp, #20]
 8010430:	1c5d      	adds	r5, r3, #1
 8010432:	f883 8000 	strb.w	r8, [r3]
 8010436:	e782      	b.n	801033e <_dtoa_r+0x8fe>
 8010438:	4630      	mov	r0, r6
 801043a:	e7c2      	b.n	80103c2 <_dtoa_r+0x982>
 801043c:	2301      	movs	r3, #1
 801043e:	e7e3      	b.n	8010408 <_dtoa_r+0x9c8>
 8010440:	9a00      	ldr	r2, [sp, #0]
 8010442:	2a00      	cmp	r2, #0
 8010444:	db04      	blt.n	8010450 <_dtoa_r+0xa10>
 8010446:	d125      	bne.n	8010494 <_dtoa_r+0xa54>
 8010448:	9a06      	ldr	r2, [sp, #24]
 801044a:	bb1a      	cbnz	r2, 8010494 <_dtoa_r+0xa54>
 801044c:	9a07      	ldr	r2, [sp, #28]
 801044e:	bb0a      	cbnz	r2, 8010494 <_dtoa_r+0xa54>
 8010450:	2b00      	cmp	r3, #0
 8010452:	ddec      	ble.n	801042e <_dtoa_r+0x9ee>
 8010454:	2201      	movs	r2, #1
 8010456:	9904      	ldr	r1, [sp, #16]
 8010458:	4620      	mov	r0, r4
 801045a:	f000 fdf7 	bl	801104c <__lshift>
 801045e:	4639      	mov	r1, r7
 8010460:	9004      	str	r0, [sp, #16]
 8010462:	f000 fe47 	bl	80110f4 <__mcmp>
 8010466:	2800      	cmp	r0, #0
 8010468:	dc03      	bgt.n	8010472 <_dtoa_r+0xa32>
 801046a:	d1e0      	bne.n	801042e <_dtoa_r+0x9ee>
 801046c:	f018 0f01 	tst.w	r8, #1
 8010470:	d0dd      	beq.n	801042e <_dtoa_r+0x9ee>
 8010472:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8010476:	d1d8      	bne.n	801042a <_dtoa_r+0x9ea>
 8010478:	9b05      	ldr	r3, [sp, #20]
 801047a:	9a05      	ldr	r2, [sp, #20]
 801047c:	1c5d      	adds	r5, r3, #1
 801047e:	2339      	movs	r3, #57	; 0x39
 8010480:	7013      	strb	r3, [r2, #0]
 8010482:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010486:	2b39      	cmp	r3, #57	; 0x39
 8010488:	f105 32ff 	add.w	r2, r5, #4294967295
 801048c:	d04f      	beq.n	801052e <_dtoa_r+0xaee>
 801048e:	3301      	adds	r3, #1
 8010490:	7013      	strb	r3, [r2, #0]
 8010492:	e754      	b.n	801033e <_dtoa_r+0x8fe>
 8010494:	9a05      	ldr	r2, [sp, #20]
 8010496:	2b00      	cmp	r3, #0
 8010498:	f102 0501 	add.w	r5, r2, #1
 801049c:	dd06      	ble.n	80104ac <_dtoa_r+0xa6c>
 801049e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 80104a2:	d0e9      	beq.n	8010478 <_dtoa_r+0xa38>
 80104a4:	f108 0801 	add.w	r8, r8, #1
 80104a8:	9b05      	ldr	r3, [sp, #20]
 80104aa:	e7c2      	b.n	8010432 <_dtoa_r+0x9f2>
 80104ac:	9a02      	ldr	r2, [sp, #8]
 80104ae:	f805 8c01 	strb.w	r8, [r5, #-1]
 80104b2:	eba5 030b 	sub.w	r3, r5, fp
 80104b6:	4293      	cmp	r3, r2
 80104b8:	d021      	beq.n	80104fe <_dtoa_r+0xabe>
 80104ba:	2300      	movs	r3, #0
 80104bc:	220a      	movs	r2, #10
 80104be:	9904      	ldr	r1, [sp, #16]
 80104c0:	4620      	mov	r0, r4
 80104c2:	f000 fc0e 	bl	8010ce2 <__multadd>
 80104c6:	45b1      	cmp	r9, r6
 80104c8:	9004      	str	r0, [sp, #16]
 80104ca:	f04f 0300 	mov.w	r3, #0
 80104ce:	f04f 020a 	mov.w	r2, #10
 80104d2:	4649      	mov	r1, r9
 80104d4:	4620      	mov	r0, r4
 80104d6:	d105      	bne.n	80104e4 <_dtoa_r+0xaa4>
 80104d8:	f000 fc03 	bl	8010ce2 <__multadd>
 80104dc:	4681      	mov	r9, r0
 80104de:	4606      	mov	r6, r0
 80104e0:	9505      	str	r5, [sp, #20]
 80104e2:	e776      	b.n	80103d2 <_dtoa_r+0x992>
 80104e4:	f000 fbfd 	bl	8010ce2 <__multadd>
 80104e8:	4631      	mov	r1, r6
 80104ea:	4681      	mov	r9, r0
 80104ec:	2300      	movs	r3, #0
 80104ee:	220a      	movs	r2, #10
 80104f0:	4620      	mov	r0, r4
 80104f2:	f000 fbf6 	bl	8010ce2 <__multadd>
 80104f6:	4606      	mov	r6, r0
 80104f8:	e7f2      	b.n	80104e0 <_dtoa_r+0xaa0>
 80104fa:	f04f 0900 	mov.w	r9, #0
 80104fe:	2201      	movs	r2, #1
 8010500:	9904      	ldr	r1, [sp, #16]
 8010502:	4620      	mov	r0, r4
 8010504:	f000 fda2 	bl	801104c <__lshift>
 8010508:	4639      	mov	r1, r7
 801050a:	9004      	str	r0, [sp, #16]
 801050c:	f000 fdf2 	bl	80110f4 <__mcmp>
 8010510:	2800      	cmp	r0, #0
 8010512:	dcb6      	bgt.n	8010482 <_dtoa_r+0xa42>
 8010514:	d102      	bne.n	801051c <_dtoa_r+0xadc>
 8010516:	f018 0f01 	tst.w	r8, #1
 801051a:	d1b2      	bne.n	8010482 <_dtoa_r+0xa42>
 801051c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8010520:	2b30      	cmp	r3, #48	; 0x30
 8010522:	f105 32ff 	add.w	r2, r5, #4294967295
 8010526:	f47f af0a 	bne.w	801033e <_dtoa_r+0x8fe>
 801052a:	4615      	mov	r5, r2
 801052c:	e7f6      	b.n	801051c <_dtoa_r+0xadc>
 801052e:	4593      	cmp	fp, r2
 8010530:	d105      	bne.n	801053e <_dtoa_r+0xafe>
 8010532:	2331      	movs	r3, #49	; 0x31
 8010534:	f10a 0a01 	add.w	sl, sl, #1
 8010538:	f88b 3000 	strb.w	r3, [fp]
 801053c:	e6ff      	b.n	801033e <_dtoa_r+0x8fe>
 801053e:	4615      	mov	r5, r2
 8010540:	e79f      	b.n	8010482 <_dtoa_r+0xa42>
 8010542:	f8df b064 	ldr.w	fp, [pc, #100]	; 80105a8 <_dtoa_r+0xb68>
 8010546:	e007      	b.n	8010558 <_dtoa_r+0xb18>
 8010548:	9b21      	ldr	r3, [sp, #132]	; 0x84
 801054a:	f8df b060 	ldr.w	fp, [pc, #96]	; 80105ac <_dtoa_r+0xb6c>
 801054e:	b11b      	cbz	r3, 8010558 <_dtoa_r+0xb18>
 8010550:	f10b 0308 	add.w	r3, fp, #8
 8010554:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8010556:	6013      	str	r3, [r2, #0]
 8010558:	4658      	mov	r0, fp
 801055a:	b017      	add	sp, #92	; 0x5c
 801055c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010560:	9b06      	ldr	r3, [sp, #24]
 8010562:	2b01      	cmp	r3, #1
 8010564:	f77f ae35 	ble.w	80101d2 <_dtoa_r+0x792>
 8010568:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801056a:	9307      	str	r3, [sp, #28]
 801056c:	e649      	b.n	8010202 <_dtoa_r+0x7c2>
 801056e:	9b02      	ldr	r3, [sp, #8]
 8010570:	2b00      	cmp	r3, #0
 8010572:	dc03      	bgt.n	801057c <_dtoa_r+0xb3c>
 8010574:	9b06      	ldr	r3, [sp, #24]
 8010576:	2b02      	cmp	r3, #2
 8010578:	f73f aecc 	bgt.w	8010314 <_dtoa_r+0x8d4>
 801057c:	465d      	mov	r5, fp
 801057e:	4639      	mov	r1, r7
 8010580:	9804      	ldr	r0, [sp, #16]
 8010582:	f7ff f9cf 	bl	800f924 <quorem>
 8010586:	f100 0830 	add.w	r8, r0, #48	; 0x30
 801058a:	f805 8b01 	strb.w	r8, [r5], #1
 801058e:	9a02      	ldr	r2, [sp, #8]
 8010590:	eba5 030b 	sub.w	r3, r5, fp
 8010594:	429a      	cmp	r2, r3
 8010596:	ddb0      	ble.n	80104fa <_dtoa_r+0xaba>
 8010598:	2300      	movs	r3, #0
 801059a:	220a      	movs	r2, #10
 801059c:	9904      	ldr	r1, [sp, #16]
 801059e:	4620      	mov	r0, r4
 80105a0:	f000 fb9f 	bl	8010ce2 <__multadd>
 80105a4:	9004      	str	r0, [sp, #16]
 80105a6:	e7ea      	b.n	801057e <_dtoa_r+0xb3e>
 80105a8:	08011fe0 	.word	0x08011fe0
 80105ac:	08012060 	.word	0x08012060

080105b0 <rshift>:
 80105b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80105b2:	6906      	ldr	r6, [r0, #16]
 80105b4:	114b      	asrs	r3, r1, #5
 80105b6:	429e      	cmp	r6, r3
 80105b8:	f100 0414 	add.w	r4, r0, #20
 80105bc:	dd30      	ble.n	8010620 <rshift+0x70>
 80105be:	f011 011f 	ands.w	r1, r1, #31
 80105c2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 80105c6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 80105ca:	d108      	bne.n	80105de <rshift+0x2e>
 80105cc:	4621      	mov	r1, r4
 80105ce:	42b2      	cmp	r2, r6
 80105d0:	460b      	mov	r3, r1
 80105d2:	d211      	bcs.n	80105f8 <rshift+0x48>
 80105d4:	f852 3b04 	ldr.w	r3, [r2], #4
 80105d8:	f841 3b04 	str.w	r3, [r1], #4
 80105dc:	e7f7      	b.n	80105ce <rshift+0x1e>
 80105de:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 80105e2:	f1c1 0c20 	rsb	ip, r1, #32
 80105e6:	40cd      	lsrs	r5, r1
 80105e8:	3204      	adds	r2, #4
 80105ea:	4623      	mov	r3, r4
 80105ec:	42b2      	cmp	r2, r6
 80105ee:	4617      	mov	r7, r2
 80105f0:	d30c      	bcc.n	801060c <rshift+0x5c>
 80105f2:	601d      	str	r5, [r3, #0]
 80105f4:	b105      	cbz	r5, 80105f8 <rshift+0x48>
 80105f6:	3304      	adds	r3, #4
 80105f8:	1b1a      	subs	r2, r3, r4
 80105fa:	42a3      	cmp	r3, r4
 80105fc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010600:	bf08      	it	eq
 8010602:	2300      	moveq	r3, #0
 8010604:	6102      	str	r2, [r0, #16]
 8010606:	bf08      	it	eq
 8010608:	6143      	streq	r3, [r0, #20]
 801060a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801060c:	683f      	ldr	r7, [r7, #0]
 801060e:	fa07 f70c 	lsl.w	r7, r7, ip
 8010612:	433d      	orrs	r5, r7
 8010614:	f843 5b04 	str.w	r5, [r3], #4
 8010618:	f852 5b04 	ldr.w	r5, [r2], #4
 801061c:	40cd      	lsrs	r5, r1
 801061e:	e7e5      	b.n	80105ec <rshift+0x3c>
 8010620:	4623      	mov	r3, r4
 8010622:	e7e9      	b.n	80105f8 <rshift+0x48>

08010624 <__hexdig_fun>:
 8010624:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8010628:	2b09      	cmp	r3, #9
 801062a:	d802      	bhi.n	8010632 <__hexdig_fun+0xe>
 801062c:	3820      	subs	r0, #32
 801062e:	b2c0      	uxtb	r0, r0
 8010630:	4770      	bx	lr
 8010632:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8010636:	2b05      	cmp	r3, #5
 8010638:	d801      	bhi.n	801063e <__hexdig_fun+0x1a>
 801063a:	3847      	subs	r0, #71	; 0x47
 801063c:	e7f7      	b.n	801062e <__hexdig_fun+0xa>
 801063e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010642:	2b05      	cmp	r3, #5
 8010644:	d801      	bhi.n	801064a <__hexdig_fun+0x26>
 8010646:	3827      	subs	r0, #39	; 0x27
 8010648:	e7f1      	b.n	801062e <__hexdig_fun+0xa>
 801064a:	2000      	movs	r0, #0
 801064c:	4770      	bx	lr

0801064e <__gethex>:
 801064e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010652:	b08b      	sub	sp, #44	; 0x2c
 8010654:	468a      	mov	sl, r1
 8010656:	9002      	str	r0, [sp, #8]
 8010658:	9816      	ldr	r0, [sp, #88]	; 0x58
 801065a:	9306      	str	r3, [sp, #24]
 801065c:	4690      	mov	r8, r2
 801065e:	f000 fad0 	bl	8010c02 <__localeconv_l>
 8010662:	6803      	ldr	r3, [r0, #0]
 8010664:	9303      	str	r3, [sp, #12]
 8010666:	4618      	mov	r0, r3
 8010668:	f7ef fdb2 	bl	80001d0 <strlen>
 801066c:	9b03      	ldr	r3, [sp, #12]
 801066e:	9001      	str	r0, [sp, #4]
 8010670:	4403      	add	r3, r0
 8010672:	f04f 0b00 	mov.w	fp, #0
 8010676:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 801067a:	9307      	str	r3, [sp, #28]
 801067c:	f8da 3000 	ldr.w	r3, [sl]
 8010680:	3302      	adds	r3, #2
 8010682:	461f      	mov	r7, r3
 8010684:	f813 0b01 	ldrb.w	r0, [r3], #1
 8010688:	2830      	cmp	r0, #48	; 0x30
 801068a:	d06c      	beq.n	8010766 <__gethex+0x118>
 801068c:	f7ff ffca 	bl	8010624 <__hexdig_fun>
 8010690:	4604      	mov	r4, r0
 8010692:	2800      	cmp	r0, #0
 8010694:	d16a      	bne.n	801076c <__gethex+0x11e>
 8010696:	9a01      	ldr	r2, [sp, #4]
 8010698:	9903      	ldr	r1, [sp, #12]
 801069a:	4638      	mov	r0, r7
 801069c:	f001 f836 	bl	801170c <strncmp>
 80106a0:	2800      	cmp	r0, #0
 80106a2:	d166      	bne.n	8010772 <__gethex+0x124>
 80106a4:	9b01      	ldr	r3, [sp, #4]
 80106a6:	5cf8      	ldrb	r0, [r7, r3]
 80106a8:	18fe      	adds	r6, r7, r3
 80106aa:	f7ff ffbb 	bl	8010624 <__hexdig_fun>
 80106ae:	2800      	cmp	r0, #0
 80106b0:	d062      	beq.n	8010778 <__gethex+0x12a>
 80106b2:	4633      	mov	r3, r6
 80106b4:	7818      	ldrb	r0, [r3, #0]
 80106b6:	2830      	cmp	r0, #48	; 0x30
 80106b8:	461f      	mov	r7, r3
 80106ba:	f103 0301 	add.w	r3, r3, #1
 80106be:	d0f9      	beq.n	80106b4 <__gethex+0x66>
 80106c0:	f7ff ffb0 	bl	8010624 <__hexdig_fun>
 80106c4:	fab0 f580 	clz	r5, r0
 80106c8:	096d      	lsrs	r5, r5, #5
 80106ca:	4634      	mov	r4, r6
 80106cc:	f04f 0b01 	mov.w	fp, #1
 80106d0:	463a      	mov	r2, r7
 80106d2:	4616      	mov	r6, r2
 80106d4:	3201      	adds	r2, #1
 80106d6:	7830      	ldrb	r0, [r6, #0]
 80106d8:	f7ff ffa4 	bl	8010624 <__hexdig_fun>
 80106dc:	2800      	cmp	r0, #0
 80106de:	d1f8      	bne.n	80106d2 <__gethex+0x84>
 80106e0:	9a01      	ldr	r2, [sp, #4]
 80106e2:	9903      	ldr	r1, [sp, #12]
 80106e4:	4630      	mov	r0, r6
 80106e6:	f001 f811 	bl	801170c <strncmp>
 80106ea:	b950      	cbnz	r0, 8010702 <__gethex+0xb4>
 80106ec:	b954      	cbnz	r4, 8010704 <__gethex+0xb6>
 80106ee:	9b01      	ldr	r3, [sp, #4]
 80106f0:	18f4      	adds	r4, r6, r3
 80106f2:	4622      	mov	r2, r4
 80106f4:	4616      	mov	r6, r2
 80106f6:	3201      	adds	r2, #1
 80106f8:	7830      	ldrb	r0, [r6, #0]
 80106fa:	f7ff ff93 	bl	8010624 <__hexdig_fun>
 80106fe:	2800      	cmp	r0, #0
 8010700:	d1f8      	bne.n	80106f4 <__gethex+0xa6>
 8010702:	b10c      	cbz	r4, 8010708 <__gethex+0xba>
 8010704:	1ba4      	subs	r4, r4, r6
 8010706:	00a4      	lsls	r4, r4, #2
 8010708:	7833      	ldrb	r3, [r6, #0]
 801070a:	2b50      	cmp	r3, #80	; 0x50
 801070c:	d001      	beq.n	8010712 <__gethex+0xc4>
 801070e:	2b70      	cmp	r3, #112	; 0x70
 8010710:	d140      	bne.n	8010794 <__gethex+0x146>
 8010712:	7873      	ldrb	r3, [r6, #1]
 8010714:	2b2b      	cmp	r3, #43	; 0x2b
 8010716:	d031      	beq.n	801077c <__gethex+0x12e>
 8010718:	2b2d      	cmp	r3, #45	; 0x2d
 801071a:	d033      	beq.n	8010784 <__gethex+0x136>
 801071c:	1c71      	adds	r1, r6, #1
 801071e:	f04f 0900 	mov.w	r9, #0
 8010722:	7808      	ldrb	r0, [r1, #0]
 8010724:	f7ff ff7e 	bl	8010624 <__hexdig_fun>
 8010728:	1e43      	subs	r3, r0, #1
 801072a:	b2db      	uxtb	r3, r3
 801072c:	2b18      	cmp	r3, #24
 801072e:	d831      	bhi.n	8010794 <__gethex+0x146>
 8010730:	f1a0 0210 	sub.w	r2, r0, #16
 8010734:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010738:	f7ff ff74 	bl	8010624 <__hexdig_fun>
 801073c:	1e43      	subs	r3, r0, #1
 801073e:	b2db      	uxtb	r3, r3
 8010740:	2b18      	cmp	r3, #24
 8010742:	d922      	bls.n	801078a <__gethex+0x13c>
 8010744:	f1b9 0f00 	cmp.w	r9, #0
 8010748:	d000      	beq.n	801074c <__gethex+0xfe>
 801074a:	4252      	negs	r2, r2
 801074c:	4414      	add	r4, r2
 801074e:	f8ca 1000 	str.w	r1, [sl]
 8010752:	b30d      	cbz	r5, 8010798 <__gethex+0x14a>
 8010754:	f1bb 0f00 	cmp.w	fp, #0
 8010758:	bf0c      	ite	eq
 801075a:	2706      	moveq	r7, #6
 801075c:	2700      	movne	r7, #0
 801075e:	4638      	mov	r0, r7
 8010760:	b00b      	add	sp, #44	; 0x2c
 8010762:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010766:	f10b 0b01 	add.w	fp, fp, #1
 801076a:	e78a      	b.n	8010682 <__gethex+0x34>
 801076c:	2500      	movs	r5, #0
 801076e:	462c      	mov	r4, r5
 8010770:	e7ae      	b.n	80106d0 <__gethex+0x82>
 8010772:	463e      	mov	r6, r7
 8010774:	2501      	movs	r5, #1
 8010776:	e7c7      	b.n	8010708 <__gethex+0xba>
 8010778:	4604      	mov	r4, r0
 801077a:	e7fb      	b.n	8010774 <__gethex+0x126>
 801077c:	f04f 0900 	mov.w	r9, #0
 8010780:	1cb1      	adds	r1, r6, #2
 8010782:	e7ce      	b.n	8010722 <__gethex+0xd4>
 8010784:	f04f 0901 	mov.w	r9, #1
 8010788:	e7fa      	b.n	8010780 <__gethex+0x132>
 801078a:	230a      	movs	r3, #10
 801078c:	fb03 0202 	mla	r2, r3, r2, r0
 8010790:	3a10      	subs	r2, #16
 8010792:	e7cf      	b.n	8010734 <__gethex+0xe6>
 8010794:	4631      	mov	r1, r6
 8010796:	e7da      	b.n	801074e <__gethex+0x100>
 8010798:	1bf3      	subs	r3, r6, r7
 801079a:	3b01      	subs	r3, #1
 801079c:	4629      	mov	r1, r5
 801079e:	2b07      	cmp	r3, #7
 80107a0:	dc49      	bgt.n	8010836 <__gethex+0x1e8>
 80107a2:	9802      	ldr	r0, [sp, #8]
 80107a4:	f000 fa52 	bl	8010c4c <_Balloc>
 80107a8:	9b01      	ldr	r3, [sp, #4]
 80107aa:	f100 0914 	add.w	r9, r0, #20
 80107ae:	f04f 0b00 	mov.w	fp, #0
 80107b2:	f1c3 0301 	rsb	r3, r3, #1
 80107b6:	4605      	mov	r5, r0
 80107b8:	f8cd 9010 	str.w	r9, [sp, #16]
 80107bc:	46da      	mov	sl, fp
 80107be:	9308      	str	r3, [sp, #32]
 80107c0:	42b7      	cmp	r7, r6
 80107c2:	d33b      	bcc.n	801083c <__gethex+0x1ee>
 80107c4:	9804      	ldr	r0, [sp, #16]
 80107c6:	f840 ab04 	str.w	sl, [r0], #4
 80107ca:	eba0 0009 	sub.w	r0, r0, r9
 80107ce:	1080      	asrs	r0, r0, #2
 80107d0:	6128      	str	r0, [r5, #16]
 80107d2:	0147      	lsls	r7, r0, #5
 80107d4:	4650      	mov	r0, sl
 80107d6:	f000 fafd 	bl	8010dd4 <__hi0bits>
 80107da:	f8d8 6000 	ldr.w	r6, [r8]
 80107de:	1a3f      	subs	r7, r7, r0
 80107e0:	42b7      	cmp	r7, r6
 80107e2:	dd64      	ble.n	80108ae <__gethex+0x260>
 80107e4:	1bbf      	subs	r7, r7, r6
 80107e6:	4639      	mov	r1, r7
 80107e8:	4628      	mov	r0, r5
 80107ea:	f000 fe0d 	bl	8011408 <__any_on>
 80107ee:	4682      	mov	sl, r0
 80107f0:	b178      	cbz	r0, 8010812 <__gethex+0x1c4>
 80107f2:	1e7b      	subs	r3, r7, #1
 80107f4:	1159      	asrs	r1, r3, #5
 80107f6:	f003 021f 	and.w	r2, r3, #31
 80107fa:	f04f 0a01 	mov.w	sl, #1
 80107fe:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8010802:	fa0a f202 	lsl.w	r2, sl, r2
 8010806:	420a      	tst	r2, r1
 8010808:	d003      	beq.n	8010812 <__gethex+0x1c4>
 801080a:	4553      	cmp	r3, sl
 801080c:	dc46      	bgt.n	801089c <__gethex+0x24e>
 801080e:	f04f 0a02 	mov.w	sl, #2
 8010812:	4639      	mov	r1, r7
 8010814:	4628      	mov	r0, r5
 8010816:	f7ff fecb 	bl	80105b0 <rshift>
 801081a:	443c      	add	r4, r7
 801081c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010820:	42a3      	cmp	r3, r4
 8010822:	da52      	bge.n	80108ca <__gethex+0x27c>
 8010824:	4629      	mov	r1, r5
 8010826:	9802      	ldr	r0, [sp, #8]
 8010828:	f000 fa44 	bl	8010cb4 <_Bfree>
 801082c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801082e:	2300      	movs	r3, #0
 8010830:	6013      	str	r3, [r2, #0]
 8010832:	27a3      	movs	r7, #163	; 0xa3
 8010834:	e793      	b.n	801075e <__gethex+0x110>
 8010836:	3101      	adds	r1, #1
 8010838:	105b      	asrs	r3, r3, #1
 801083a:	e7b0      	b.n	801079e <__gethex+0x150>
 801083c:	1e73      	subs	r3, r6, #1
 801083e:	9305      	str	r3, [sp, #20]
 8010840:	9a07      	ldr	r2, [sp, #28]
 8010842:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010846:	4293      	cmp	r3, r2
 8010848:	d018      	beq.n	801087c <__gethex+0x22e>
 801084a:	f1bb 0f20 	cmp.w	fp, #32
 801084e:	d107      	bne.n	8010860 <__gethex+0x212>
 8010850:	9b04      	ldr	r3, [sp, #16]
 8010852:	f8c3 a000 	str.w	sl, [r3]
 8010856:	3304      	adds	r3, #4
 8010858:	f04f 0a00 	mov.w	sl, #0
 801085c:	9304      	str	r3, [sp, #16]
 801085e:	46d3      	mov	fp, sl
 8010860:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8010864:	f7ff fede 	bl	8010624 <__hexdig_fun>
 8010868:	f000 000f 	and.w	r0, r0, #15
 801086c:	fa00 f00b 	lsl.w	r0, r0, fp
 8010870:	ea4a 0a00 	orr.w	sl, sl, r0
 8010874:	f10b 0b04 	add.w	fp, fp, #4
 8010878:	9b05      	ldr	r3, [sp, #20]
 801087a:	e00d      	b.n	8010898 <__gethex+0x24a>
 801087c:	9b05      	ldr	r3, [sp, #20]
 801087e:	9a08      	ldr	r2, [sp, #32]
 8010880:	4413      	add	r3, r2
 8010882:	42bb      	cmp	r3, r7
 8010884:	d3e1      	bcc.n	801084a <__gethex+0x1fc>
 8010886:	4618      	mov	r0, r3
 8010888:	9a01      	ldr	r2, [sp, #4]
 801088a:	9903      	ldr	r1, [sp, #12]
 801088c:	9309      	str	r3, [sp, #36]	; 0x24
 801088e:	f000 ff3d 	bl	801170c <strncmp>
 8010892:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8010894:	2800      	cmp	r0, #0
 8010896:	d1d8      	bne.n	801084a <__gethex+0x1fc>
 8010898:	461e      	mov	r6, r3
 801089a:	e791      	b.n	80107c0 <__gethex+0x172>
 801089c:	1eb9      	subs	r1, r7, #2
 801089e:	4628      	mov	r0, r5
 80108a0:	f000 fdb2 	bl	8011408 <__any_on>
 80108a4:	2800      	cmp	r0, #0
 80108a6:	d0b2      	beq.n	801080e <__gethex+0x1c0>
 80108a8:	f04f 0a03 	mov.w	sl, #3
 80108ac:	e7b1      	b.n	8010812 <__gethex+0x1c4>
 80108ae:	da09      	bge.n	80108c4 <__gethex+0x276>
 80108b0:	1bf7      	subs	r7, r6, r7
 80108b2:	4629      	mov	r1, r5
 80108b4:	463a      	mov	r2, r7
 80108b6:	9802      	ldr	r0, [sp, #8]
 80108b8:	f000 fbc8 	bl	801104c <__lshift>
 80108bc:	1be4      	subs	r4, r4, r7
 80108be:	4605      	mov	r5, r0
 80108c0:	f100 0914 	add.w	r9, r0, #20
 80108c4:	f04f 0a00 	mov.w	sl, #0
 80108c8:	e7a8      	b.n	801081c <__gethex+0x1ce>
 80108ca:	f8d8 0004 	ldr.w	r0, [r8, #4]
 80108ce:	42a0      	cmp	r0, r4
 80108d0:	dd6a      	ble.n	80109a8 <__gethex+0x35a>
 80108d2:	1b04      	subs	r4, r0, r4
 80108d4:	42a6      	cmp	r6, r4
 80108d6:	dc2e      	bgt.n	8010936 <__gethex+0x2e8>
 80108d8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80108dc:	2b02      	cmp	r3, #2
 80108de:	d022      	beq.n	8010926 <__gethex+0x2d8>
 80108e0:	2b03      	cmp	r3, #3
 80108e2:	d024      	beq.n	801092e <__gethex+0x2e0>
 80108e4:	2b01      	cmp	r3, #1
 80108e6:	d115      	bne.n	8010914 <__gethex+0x2c6>
 80108e8:	42a6      	cmp	r6, r4
 80108ea:	d113      	bne.n	8010914 <__gethex+0x2c6>
 80108ec:	2e01      	cmp	r6, #1
 80108ee:	dc0b      	bgt.n	8010908 <__gethex+0x2ba>
 80108f0:	9a06      	ldr	r2, [sp, #24]
 80108f2:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80108f6:	6013      	str	r3, [r2, #0]
 80108f8:	2301      	movs	r3, #1
 80108fa:	612b      	str	r3, [r5, #16]
 80108fc:	f8c9 3000 	str.w	r3, [r9]
 8010900:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010902:	2762      	movs	r7, #98	; 0x62
 8010904:	601d      	str	r5, [r3, #0]
 8010906:	e72a      	b.n	801075e <__gethex+0x110>
 8010908:	1e71      	subs	r1, r6, #1
 801090a:	4628      	mov	r0, r5
 801090c:	f000 fd7c 	bl	8011408 <__any_on>
 8010910:	2800      	cmp	r0, #0
 8010912:	d1ed      	bne.n	80108f0 <__gethex+0x2a2>
 8010914:	4629      	mov	r1, r5
 8010916:	9802      	ldr	r0, [sp, #8]
 8010918:	f000 f9cc 	bl	8010cb4 <_Bfree>
 801091c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 801091e:	2300      	movs	r3, #0
 8010920:	6013      	str	r3, [r2, #0]
 8010922:	2750      	movs	r7, #80	; 0x50
 8010924:	e71b      	b.n	801075e <__gethex+0x110>
 8010926:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010928:	2b00      	cmp	r3, #0
 801092a:	d0e1      	beq.n	80108f0 <__gethex+0x2a2>
 801092c:	e7f2      	b.n	8010914 <__gethex+0x2c6>
 801092e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010930:	2b00      	cmp	r3, #0
 8010932:	d1dd      	bne.n	80108f0 <__gethex+0x2a2>
 8010934:	e7ee      	b.n	8010914 <__gethex+0x2c6>
 8010936:	1e67      	subs	r7, r4, #1
 8010938:	f1ba 0f00 	cmp.w	sl, #0
 801093c:	d131      	bne.n	80109a2 <__gethex+0x354>
 801093e:	b127      	cbz	r7, 801094a <__gethex+0x2fc>
 8010940:	4639      	mov	r1, r7
 8010942:	4628      	mov	r0, r5
 8010944:	f000 fd60 	bl	8011408 <__any_on>
 8010948:	4682      	mov	sl, r0
 801094a:	117a      	asrs	r2, r7, #5
 801094c:	2301      	movs	r3, #1
 801094e:	f007 071f 	and.w	r7, r7, #31
 8010952:	fa03 f707 	lsl.w	r7, r3, r7
 8010956:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 801095a:	4621      	mov	r1, r4
 801095c:	421f      	tst	r7, r3
 801095e:	4628      	mov	r0, r5
 8010960:	bf18      	it	ne
 8010962:	f04a 0a02 	orrne.w	sl, sl, #2
 8010966:	1b36      	subs	r6, r6, r4
 8010968:	f7ff fe22 	bl	80105b0 <rshift>
 801096c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 8010970:	2702      	movs	r7, #2
 8010972:	f1ba 0f00 	cmp.w	sl, #0
 8010976:	d048      	beq.n	8010a0a <__gethex+0x3bc>
 8010978:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801097c:	2b02      	cmp	r3, #2
 801097e:	d015      	beq.n	80109ac <__gethex+0x35e>
 8010980:	2b03      	cmp	r3, #3
 8010982:	d017      	beq.n	80109b4 <__gethex+0x366>
 8010984:	2b01      	cmp	r3, #1
 8010986:	d109      	bne.n	801099c <__gethex+0x34e>
 8010988:	f01a 0f02 	tst.w	sl, #2
 801098c:	d006      	beq.n	801099c <__gethex+0x34e>
 801098e:	f8d9 3000 	ldr.w	r3, [r9]
 8010992:	ea4a 0a03 	orr.w	sl, sl, r3
 8010996:	f01a 0f01 	tst.w	sl, #1
 801099a:	d10e      	bne.n	80109ba <__gethex+0x36c>
 801099c:	f047 0710 	orr.w	r7, r7, #16
 80109a0:	e033      	b.n	8010a0a <__gethex+0x3bc>
 80109a2:	f04f 0a01 	mov.w	sl, #1
 80109a6:	e7d0      	b.n	801094a <__gethex+0x2fc>
 80109a8:	2701      	movs	r7, #1
 80109aa:	e7e2      	b.n	8010972 <__gethex+0x324>
 80109ac:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109ae:	f1c3 0301 	rsb	r3, r3, #1
 80109b2:	9315      	str	r3, [sp, #84]	; 0x54
 80109b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80109b6:	2b00      	cmp	r3, #0
 80109b8:	d0f0      	beq.n	801099c <__gethex+0x34e>
 80109ba:	f8d5 9010 	ldr.w	r9, [r5, #16]
 80109be:	f105 0314 	add.w	r3, r5, #20
 80109c2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 80109c6:	eb03 010a 	add.w	r1, r3, sl
 80109ca:	f04f 0c00 	mov.w	ip, #0
 80109ce:	4618      	mov	r0, r3
 80109d0:	f853 2b04 	ldr.w	r2, [r3], #4
 80109d4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80109d8:	d01c      	beq.n	8010a14 <__gethex+0x3c6>
 80109da:	3201      	adds	r2, #1
 80109dc:	6002      	str	r2, [r0, #0]
 80109de:	2f02      	cmp	r7, #2
 80109e0:	f105 0314 	add.w	r3, r5, #20
 80109e4:	d138      	bne.n	8010a58 <__gethex+0x40a>
 80109e6:	f8d8 2000 	ldr.w	r2, [r8]
 80109ea:	3a01      	subs	r2, #1
 80109ec:	42b2      	cmp	r2, r6
 80109ee:	d10a      	bne.n	8010a06 <__gethex+0x3b8>
 80109f0:	1171      	asrs	r1, r6, #5
 80109f2:	2201      	movs	r2, #1
 80109f4:	f006 061f 	and.w	r6, r6, #31
 80109f8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80109fc:	fa02 f606 	lsl.w	r6, r2, r6
 8010a00:	421e      	tst	r6, r3
 8010a02:	bf18      	it	ne
 8010a04:	4617      	movne	r7, r2
 8010a06:	f047 0720 	orr.w	r7, r7, #32
 8010a0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010a0c:	601d      	str	r5, [r3, #0]
 8010a0e:	9b06      	ldr	r3, [sp, #24]
 8010a10:	601c      	str	r4, [r3, #0]
 8010a12:	e6a4      	b.n	801075e <__gethex+0x110>
 8010a14:	4299      	cmp	r1, r3
 8010a16:	f843 cc04 	str.w	ip, [r3, #-4]
 8010a1a:	d8d8      	bhi.n	80109ce <__gethex+0x380>
 8010a1c:	68ab      	ldr	r3, [r5, #8]
 8010a1e:	4599      	cmp	r9, r3
 8010a20:	db12      	blt.n	8010a48 <__gethex+0x3fa>
 8010a22:	6869      	ldr	r1, [r5, #4]
 8010a24:	9802      	ldr	r0, [sp, #8]
 8010a26:	3101      	adds	r1, #1
 8010a28:	f000 f910 	bl	8010c4c <_Balloc>
 8010a2c:	692a      	ldr	r2, [r5, #16]
 8010a2e:	3202      	adds	r2, #2
 8010a30:	f105 010c 	add.w	r1, r5, #12
 8010a34:	4683      	mov	fp, r0
 8010a36:	0092      	lsls	r2, r2, #2
 8010a38:	300c      	adds	r0, #12
 8010a3a:	f7fd f995 	bl	800dd68 <memcpy>
 8010a3e:	4629      	mov	r1, r5
 8010a40:	9802      	ldr	r0, [sp, #8]
 8010a42:	f000 f937 	bl	8010cb4 <_Bfree>
 8010a46:	465d      	mov	r5, fp
 8010a48:	692b      	ldr	r3, [r5, #16]
 8010a4a:	1c5a      	adds	r2, r3, #1
 8010a4c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8010a50:	612a      	str	r2, [r5, #16]
 8010a52:	2201      	movs	r2, #1
 8010a54:	615a      	str	r2, [r3, #20]
 8010a56:	e7c2      	b.n	80109de <__gethex+0x390>
 8010a58:	692a      	ldr	r2, [r5, #16]
 8010a5a:	454a      	cmp	r2, r9
 8010a5c:	dd0b      	ble.n	8010a76 <__gethex+0x428>
 8010a5e:	2101      	movs	r1, #1
 8010a60:	4628      	mov	r0, r5
 8010a62:	f7ff fda5 	bl	80105b0 <rshift>
 8010a66:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010a6a:	3401      	adds	r4, #1
 8010a6c:	42a3      	cmp	r3, r4
 8010a6e:	f6ff aed9 	blt.w	8010824 <__gethex+0x1d6>
 8010a72:	2701      	movs	r7, #1
 8010a74:	e7c7      	b.n	8010a06 <__gethex+0x3b8>
 8010a76:	f016 061f 	ands.w	r6, r6, #31
 8010a7a:	d0fa      	beq.n	8010a72 <__gethex+0x424>
 8010a7c:	449a      	add	sl, r3
 8010a7e:	f1c6 0620 	rsb	r6, r6, #32
 8010a82:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8010a86:	f000 f9a5 	bl	8010dd4 <__hi0bits>
 8010a8a:	42b0      	cmp	r0, r6
 8010a8c:	dbe7      	blt.n	8010a5e <__gethex+0x410>
 8010a8e:	e7f0      	b.n	8010a72 <__gethex+0x424>

08010a90 <L_shift>:
 8010a90:	f1c2 0208 	rsb	r2, r2, #8
 8010a94:	0092      	lsls	r2, r2, #2
 8010a96:	b570      	push	{r4, r5, r6, lr}
 8010a98:	f1c2 0620 	rsb	r6, r2, #32
 8010a9c:	6843      	ldr	r3, [r0, #4]
 8010a9e:	6804      	ldr	r4, [r0, #0]
 8010aa0:	fa03 f506 	lsl.w	r5, r3, r6
 8010aa4:	432c      	orrs	r4, r5
 8010aa6:	40d3      	lsrs	r3, r2
 8010aa8:	6004      	str	r4, [r0, #0]
 8010aaa:	f840 3f04 	str.w	r3, [r0, #4]!
 8010aae:	4288      	cmp	r0, r1
 8010ab0:	d3f4      	bcc.n	8010a9c <L_shift+0xc>
 8010ab2:	bd70      	pop	{r4, r5, r6, pc}

08010ab4 <__match>:
 8010ab4:	b530      	push	{r4, r5, lr}
 8010ab6:	6803      	ldr	r3, [r0, #0]
 8010ab8:	3301      	adds	r3, #1
 8010aba:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010abe:	b914      	cbnz	r4, 8010ac6 <__match+0x12>
 8010ac0:	6003      	str	r3, [r0, #0]
 8010ac2:	2001      	movs	r0, #1
 8010ac4:	bd30      	pop	{r4, r5, pc}
 8010ac6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010aca:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8010ace:	2d19      	cmp	r5, #25
 8010ad0:	bf98      	it	ls
 8010ad2:	3220      	addls	r2, #32
 8010ad4:	42a2      	cmp	r2, r4
 8010ad6:	d0f0      	beq.n	8010aba <__match+0x6>
 8010ad8:	2000      	movs	r0, #0
 8010ada:	e7f3      	b.n	8010ac4 <__match+0x10>

08010adc <__hexnan>:
 8010adc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ae0:	680b      	ldr	r3, [r1, #0]
 8010ae2:	6801      	ldr	r1, [r0, #0]
 8010ae4:	115f      	asrs	r7, r3, #5
 8010ae6:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 8010aea:	f013 031f 	ands.w	r3, r3, #31
 8010aee:	b087      	sub	sp, #28
 8010af0:	bf18      	it	ne
 8010af2:	3704      	addne	r7, #4
 8010af4:	2500      	movs	r5, #0
 8010af6:	1f3e      	subs	r6, r7, #4
 8010af8:	4682      	mov	sl, r0
 8010afa:	4690      	mov	r8, r2
 8010afc:	9301      	str	r3, [sp, #4]
 8010afe:	f847 5c04 	str.w	r5, [r7, #-4]
 8010b02:	46b1      	mov	r9, r6
 8010b04:	4634      	mov	r4, r6
 8010b06:	9502      	str	r5, [sp, #8]
 8010b08:	46ab      	mov	fp, r5
 8010b0a:	784a      	ldrb	r2, [r1, #1]
 8010b0c:	1c4b      	adds	r3, r1, #1
 8010b0e:	9303      	str	r3, [sp, #12]
 8010b10:	b342      	cbz	r2, 8010b64 <__hexnan+0x88>
 8010b12:	4610      	mov	r0, r2
 8010b14:	9105      	str	r1, [sp, #20]
 8010b16:	9204      	str	r2, [sp, #16]
 8010b18:	f7ff fd84 	bl	8010624 <__hexdig_fun>
 8010b1c:	2800      	cmp	r0, #0
 8010b1e:	d143      	bne.n	8010ba8 <__hexnan+0xcc>
 8010b20:	9a04      	ldr	r2, [sp, #16]
 8010b22:	9905      	ldr	r1, [sp, #20]
 8010b24:	2a20      	cmp	r2, #32
 8010b26:	d818      	bhi.n	8010b5a <__hexnan+0x7e>
 8010b28:	9b02      	ldr	r3, [sp, #8]
 8010b2a:	459b      	cmp	fp, r3
 8010b2c:	dd13      	ble.n	8010b56 <__hexnan+0x7a>
 8010b2e:	454c      	cmp	r4, r9
 8010b30:	d206      	bcs.n	8010b40 <__hexnan+0x64>
 8010b32:	2d07      	cmp	r5, #7
 8010b34:	dc04      	bgt.n	8010b40 <__hexnan+0x64>
 8010b36:	462a      	mov	r2, r5
 8010b38:	4649      	mov	r1, r9
 8010b3a:	4620      	mov	r0, r4
 8010b3c:	f7ff ffa8 	bl	8010a90 <L_shift>
 8010b40:	4544      	cmp	r4, r8
 8010b42:	d944      	bls.n	8010bce <__hexnan+0xf2>
 8010b44:	2300      	movs	r3, #0
 8010b46:	f1a4 0904 	sub.w	r9, r4, #4
 8010b4a:	f844 3c04 	str.w	r3, [r4, #-4]
 8010b4e:	f8cd b008 	str.w	fp, [sp, #8]
 8010b52:	464c      	mov	r4, r9
 8010b54:	461d      	mov	r5, r3
 8010b56:	9903      	ldr	r1, [sp, #12]
 8010b58:	e7d7      	b.n	8010b0a <__hexnan+0x2e>
 8010b5a:	2a29      	cmp	r2, #41	; 0x29
 8010b5c:	d14a      	bne.n	8010bf4 <__hexnan+0x118>
 8010b5e:	3102      	adds	r1, #2
 8010b60:	f8ca 1000 	str.w	r1, [sl]
 8010b64:	f1bb 0f00 	cmp.w	fp, #0
 8010b68:	d044      	beq.n	8010bf4 <__hexnan+0x118>
 8010b6a:	454c      	cmp	r4, r9
 8010b6c:	d206      	bcs.n	8010b7c <__hexnan+0xa0>
 8010b6e:	2d07      	cmp	r5, #7
 8010b70:	dc04      	bgt.n	8010b7c <__hexnan+0xa0>
 8010b72:	462a      	mov	r2, r5
 8010b74:	4649      	mov	r1, r9
 8010b76:	4620      	mov	r0, r4
 8010b78:	f7ff ff8a 	bl	8010a90 <L_shift>
 8010b7c:	4544      	cmp	r4, r8
 8010b7e:	d928      	bls.n	8010bd2 <__hexnan+0xf6>
 8010b80:	4643      	mov	r3, r8
 8010b82:	f854 2b04 	ldr.w	r2, [r4], #4
 8010b86:	f843 2b04 	str.w	r2, [r3], #4
 8010b8a:	42a6      	cmp	r6, r4
 8010b8c:	d2f9      	bcs.n	8010b82 <__hexnan+0xa6>
 8010b8e:	2200      	movs	r2, #0
 8010b90:	f843 2b04 	str.w	r2, [r3], #4
 8010b94:	429e      	cmp	r6, r3
 8010b96:	d2fb      	bcs.n	8010b90 <__hexnan+0xb4>
 8010b98:	6833      	ldr	r3, [r6, #0]
 8010b9a:	b91b      	cbnz	r3, 8010ba4 <__hexnan+0xc8>
 8010b9c:	4546      	cmp	r6, r8
 8010b9e:	d127      	bne.n	8010bf0 <__hexnan+0x114>
 8010ba0:	2301      	movs	r3, #1
 8010ba2:	6033      	str	r3, [r6, #0]
 8010ba4:	2005      	movs	r0, #5
 8010ba6:	e026      	b.n	8010bf6 <__hexnan+0x11a>
 8010ba8:	3501      	adds	r5, #1
 8010baa:	2d08      	cmp	r5, #8
 8010bac:	f10b 0b01 	add.w	fp, fp, #1
 8010bb0:	dd06      	ble.n	8010bc0 <__hexnan+0xe4>
 8010bb2:	4544      	cmp	r4, r8
 8010bb4:	d9cf      	bls.n	8010b56 <__hexnan+0x7a>
 8010bb6:	2300      	movs	r3, #0
 8010bb8:	f844 3c04 	str.w	r3, [r4, #-4]
 8010bbc:	2501      	movs	r5, #1
 8010bbe:	3c04      	subs	r4, #4
 8010bc0:	6822      	ldr	r2, [r4, #0]
 8010bc2:	f000 000f 	and.w	r0, r0, #15
 8010bc6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8010bca:	6020      	str	r0, [r4, #0]
 8010bcc:	e7c3      	b.n	8010b56 <__hexnan+0x7a>
 8010bce:	2508      	movs	r5, #8
 8010bd0:	e7c1      	b.n	8010b56 <__hexnan+0x7a>
 8010bd2:	9b01      	ldr	r3, [sp, #4]
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d0df      	beq.n	8010b98 <__hexnan+0xbc>
 8010bd8:	f04f 32ff 	mov.w	r2, #4294967295
 8010bdc:	f1c3 0320 	rsb	r3, r3, #32
 8010be0:	fa22 f303 	lsr.w	r3, r2, r3
 8010be4:	f857 2c04 	ldr.w	r2, [r7, #-4]
 8010be8:	401a      	ands	r2, r3
 8010bea:	f847 2c04 	str.w	r2, [r7, #-4]
 8010bee:	e7d3      	b.n	8010b98 <__hexnan+0xbc>
 8010bf0:	3e04      	subs	r6, #4
 8010bf2:	e7d1      	b.n	8010b98 <__hexnan+0xbc>
 8010bf4:	2004      	movs	r0, #4
 8010bf6:	b007      	add	sp, #28
 8010bf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010bfc <__locale_ctype_ptr_l>:
 8010bfc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8010c00:	4770      	bx	lr

08010c02 <__localeconv_l>:
 8010c02:	30f0      	adds	r0, #240	; 0xf0
 8010c04:	4770      	bx	lr
	...

08010c08 <_localeconv_r>:
 8010c08:	4b04      	ldr	r3, [pc, #16]	; (8010c1c <_localeconv_r+0x14>)
 8010c0a:	681b      	ldr	r3, [r3, #0]
 8010c0c:	6a18      	ldr	r0, [r3, #32]
 8010c0e:	4b04      	ldr	r3, [pc, #16]	; (8010c20 <_localeconv_r+0x18>)
 8010c10:	2800      	cmp	r0, #0
 8010c12:	bf08      	it	eq
 8010c14:	4618      	moveq	r0, r3
 8010c16:	30f0      	adds	r0, #240	; 0xf0
 8010c18:	4770      	bx	lr
 8010c1a:	bf00      	nop
 8010c1c:	20000184 	.word	0x20000184
 8010c20:	200001e8 	.word	0x200001e8

08010c24 <__ascii_mbtowc>:
 8010c24:	b082      	sub	sp, #8
 8010c26:	b901      	cbnz	r1, 8010c2a <__ascii_mbtowc+0x6>
 8010c28:	a901      	add	r1, sp, #4
 8010c2a:	b142      	cbz	r2, 8010c3e <__ascii_mbtowc+0x1a>
 8010c2c:	b14b      	cbz	r3, 8010c42 <__ascii_mbtowc+0x1e>
 8010c2e:	7813      	ldrb	r3, [r2, #0]
 8010c30:	600b      	str	r3, [r1, #0]
 8010c32:	7812      	ldrb	r2, [r2, #0]
 8010c34:	1c10      	adds	r0, r2, #0
 8010c36:	bf18      	it	ne
 8010c38:	2001      	movne	r0, #1
 8010c3a:	b002      	add	sp, #8
 8010c3c:	4770      	bx	lr
 8010c3e:	4610      	mov	r0, r2
 8010c40:	e7fb      	b.n	8010c3a <__ascii_mbtowc+0x16>
 8010c42:	f06f 0001 	mvn.w	r0, #1
 8010c46:	e7f8      	b.n	8010c3a <__ascii_mbtowc+0x16>

08010c48 <__malloc_lock>:
 8010c48:	4770      	bx	lr

08010c4a <__malloc_unlock>:
 8010c4a:	4770      	bx	lr

08010c4c <_Balloc>:
 8010c4c:	b570      	push	{r4, r5, r6, lr}
 8010c4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8010c50:	4604      	mov	r4, r0
 8010c52:	460e      	mov	r6, r1
 8010c54:	b93d      	cbnz	r5, 8010c66 <_Balloc+0x1a>
 8010c56:	2010      	movs	r0, #16
 8010c58:	f7fd f876 	bl	800dd48 <malloc>
 8010c5c:	6260      	str	r0, [r4, #36]	; 0x24
 8010c5e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8010c62:	6005      	str	r5, [r0, #0]
 8010c64:	60c5      	str	r5, [r0, #12]
 8010c66:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8010c68:	68eb      	ldr	r3, [r5, #12]
 8010c6a:	b183      	cbz	r3, 8010c8e <_Balloc+0x42>
 8010c6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c6e:	68db      	ldr	r3, [r3, #12]
 8010c70:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8010c74:	b9b8      	cbnz	r0, 8010ca6 <_Balloc+0x5a>
 8010c76:	2101      	movs	r1, #1
 8010c78:	fa01 f506 	lsl.w	r5, r1, r6
 8010c7c:	1d6a      	adds	r2, r5, #5
 8010c7e:	0092      	lsls	r2, r2, #2
 8010c80:	4620      	mov	r0, r4
 8010c82:	f000 fbe2 	bl	801144a <_calloc_r>
 8010c86:	b160      	cbz	r0, 8010ca2 <_Balloc+0x56>
 8010c88:	e9c0 6501 	strd	r6, r5, [r0, #4]
 8010c8c:	e00e      	b.n	8010cac <_Balloc+0x60>
 8010c8e:	2221      	movs	r2, #33	; 0x21
 8010c90:	2104      	movs	r1, #4
 8010c92:	4620      	mov	r0, r4
 8010c94:	f000 fbd9 	bl	801144a <_calloc_r>
 8010c98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010c9a:	60e8      	str	r0, [r5, #12]
 8010c9c:	68db      	ldr	r3, [r3, #12]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d1e4      	bne.n	8010c6c <_Balloc+0x20>
 8010ca2:	2000      	movs	r0, #0
 8010ca4:	bd70      	pop	{r4, r5, r6, pc}
 8010ca6:	6802      	ldr	r2, [r0, #0]
 8010ca8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8010cac:	2300      	movs	r3, #0
 8010cae:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010cb2:	e7f7      	b.n	8010ca4 <_Balloc+0x58>

08010cb4 <_Bfree>:
 8010cb4:	b570      	push	{r4, r5, r6, lr}
 8010cb6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8010cb8:	4606      	mov	r6, r0
 8010cba:	460d      	mov	r5, r1
 8010cbc:	b93c      	cbnz	r4, 8010cce <_Bfree+0x1a>
 8010cbe:	2010      	movs	r0, #16
 8010cc0:	f7fd f842 	bl	800dd48 <malloc>
 8010cc4:	6270      	str	r0, [r6, #36]	; 0x24
 8010cc6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010cca:	6004      	str	r4, [r0, #0]
 8010ccc:	60c4      	str	r4, [r0, #12]
 8010cce:	b13d      	cbz	r5, 8010ce0 <_Bfree+0x2c>
 8010cd0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8010cd2:	686a      	ldr	r2, [r5, #4]
 8010cd4:	68db      	ldr	r3, [r3, #12]
 8010cd6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010cda:	6029      	str	r1, [r5, #0]
 8010cdc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8010ce0:	bd70      	pop	{r4, r5, r6, pc}

08010ce2 <__multadd>:
 8010ce2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010ce6:	690d      	ldr	r5, [r1, #16]
 8010ce8:	461f      	mov	r7, r3
 8010cea:	4606      	mov	r6, r0
 8010cec:	460c      	mov	r4, r1
 8010cee:	f101 0c14 	add.w	ip, r1, #20
 8010cf2:	2300      	movs	r3, #0
 8010cf4:	f8dc 0000 	ldr.w	r0, [ip]
 8010cf8:	b281      	uxth	r1, r0
 8010cfa:	fb02 7101 	mla	r1, r2, r1, r7
 8010cfe:	0c0f      	lsrs	r7, r1, #16
 8010d00:	0c00      	lsrs	r0, r0, #16
 8010d02:	fb02 7000 	mla	r0, r2, r0, r7
 8010d06:	b289      	uxth	r1, r1
 8010d08:	3301      	adds	r3, #1
 8010d0a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8010d0e:	429d      	cmp	r5, r3
 8010d10:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8010d14:	f84c 1b04 	str.w	r1, [ip], #4
 8010d18:	dcec      	bgt.n	8010cf4 <__multadd+0x12>
 8010d1a:	b1d7      	cbz	r7, 8010d52 <__multadd+0x70>
 8010d1c:	68a3      	ldr	r3, [r4, #8]
 8010d1e:	42ab      	cmp	r3, r5
 8010d20:	dc12      	bgt.n	8010d48 <__multadd+0x66>
 8010d22:	6861      	ldr	r1, [r4, #4]
 8010d24:	4630      	mov	r0, r6
 8010d26:	3101      	adds	r1, #1
 8010d28:	f7ff ff90 	bl	8010c4c <_Balloc>
 8010d2c:	6922      	ldr	r2, [r4, #16]
 8010d2e:	3202      	adds	r2, #2
 8010d30:	f104 010c 	add.w	r1, r4, #12
 8010d34:	4680      	mov	r8, r0
 8010d36:	0092      	lsls	r2, r2, #2
 8010d38:	300c      	adds	r0, #12
 8010d3a:	f7fd f815 	bl	800dd68 <memcpy>
 8010d3e:	4621      	mov	r1, r4
 8010d40:	4630      	mov	r0, r6
 8010d42:	f7ff ffb7 	bl	8010cb4 <_Bfree>
 8010d46:	4644      	mov	r4, r8
 8010d48:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010d4c:	3501      	adds	r5, #1
 8010d4e:	615f      	str	r7, [r3, #20]
 8010d50:	6125      	str	r5, [r4, #16]
 8010d52:	4620      	mov	r0, r4
 8010d54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08010d58 <__s2b>:
 8010d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010d5c:	460c      	mov	r4, r1
 8010d5e:	4615      	mov	r5, r2
 8010d60:	461f      	mov	r7, r3
 8010d62:	2209      	movs	r2, #9
 8010d64:	3308      	adds	r3, #8
 8010d66:	4606      	mov	r6, r0
 8010d68:	fb93 f3f2 	sdiv	r3, r3, r2
 8010d6c:	2100      	movs	r1, #0
 8010d6e:	2201      	movs	r2, #1
 8010d70:	429a      	cmp	r2, r3
 8010d72:	db20      	blt.n	8010db6 <__s2b+0x5e>
 8010d74:	4630      	mov	r0, r6
 8010d76:	f7ff ff69 	bl	8010c4c <_Balloc>
 8010d7a:	9b08      	ldr	r3, [sp, #32]
 8010d7c:	6143      	str	r3, [r0, #20]
 8010d7e:	2d09      	cmp	r5, #9
 8010d80:	f04f 0301 	mov.w	r3, #1
 8010d84:	6103      	str	r3, [r0, #16]
 8010d86:	dd19      	ble.n	8010dbc <__s2b+0x64>
 8010d88:	f104 0809 	add.w	r8, r4, #9
 8010d8c:	46c1      	mov	r9, r8
 8010d8e:	442c      	add	r4, r5
 8010d90:	f819 3b01 	ldrb.w	r3, [r9], #1
 8010d94:	4601      	mov	r1, r0
 8010d96:	3b30      	subs	r3, #48	; 0x30
 8010d98:	220a      	movs	r2, #10
 8010d9a:	4630      	mov	r0, r6
 8010d9c:	f7ff ffa1 	bl	8010ce2 <__multadd>
 8010da0:	45a1      	cmp	r9, r4
 8010da2:	d1f5      	bne.n	8010d90 <__s2b+0x38>
 8010da4:	eb08 0405 	add.w	r4, r8, r5
 8010da8:	3c08      	subs	r4, #8
 8010daa:	1b2d      	subs	r5, r5, r4
 8010dac:	1963      	adds	r3, r4, r5
 8010dae:	42bb      	cmp	r3, r7
 8010db0:	db07      	blt.n	8010dc2 <__s2b+0x6a>
 8010db2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010db6:	0052      	lsls	r2, r2, #1
 8010db8:	3101      	adds	r1, #1
 8010dba:	e7d9      	b.n	8010d70 <__s2b+0x18>
 8010dbc:	340a      	adds	r4, #10
 8010dbe:	2509      	movs	r5, #9
 8010dc0:	e7f3      	b.n	8010daa <__s2b+0x52>
 8010dc2:	f814 3b01 	ldrb.w	r3, [r4], #1
 8010dc6:	4601      	mov	r1, r0
 8010dc8:	3b30      	subs	r3, #48	; 0x30
 8010dca:	220a      	movs	r2, #10
 8010dcc:	4630      	mov	r0, r6
 8010dce:	f7ff ff88 	bl	8010ce2 <__multadd>
 8010dd2:	e7eb      	b.n	8010dac <__s2b+0x54>

08010dd4 <__hi0bits>:
 8010dd4:	0c02      	lsrs	r2, r0, #16
 8010dd6:	0412      	lsls	r2, r2, #16
 8010dd8:	4603      	mov	r3, r0
 8010dda:	b9b2      	cbnz	r2, 8010e0a <__hi0bits+0x36>
 8010ddc:	0403      	lsls	r3, r0, #16
 8010dde:	2010      	movs	r0, #16
 8010de0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8010de4:	bf04      	itt	eq
 8010de6:	021b      	lsleq	r3, r3, #8
 8010de8:	3008      	addeq	r0, #8
 8010dea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8010dee:	bf04      	itt	eq
 8010df0:	011b      	lsleq	r3, r3, #4
 8010df2:	3004      	addeq	r0, #4
 8010df4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8010df8:	bf04      	itt	eq
 8010dfa:	009b      	lsleq	r3, r3, #2
 8010dfc:	3002      	addeq	r0, #2
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	db06      	blt.n	8010e10 <__hi0bits+0x3c>
 8010e02:	005b      	lsls	r3, r3, #1
 8010e04:	d503      	bpl.n	8010e0e <__hi0bits+0x3a>
 8010e06:	3001      	adds	r0, #1
 8010e08:	4770      	bx	lr
 8010e0a:	2000      	movs	r0, #0
 8010e0c:	e7e8      	b.n	8010de0 <__hi0bits+0xc>
 8010e0e:	2020      	movs	r0, #32
 8010e10:	4770      	bx	lr

08010e12 <__lo0bits>:
 8010e12:	6803      	ldr	r3, [r0, #0]
 8010e14:	f013 0207 	ands.w	r2, r3, #7
 8010e18:	4601      	mov	r1, r0
 8010e1a:	d00b      	beq.n	8010e34 <__lo0bits+0x22>
 8010e1c:	07da      	lsls	r2, r3, #31
 8010e1e:	d423      	bmi.n	8010e68 <__lo0bits+0x56>
 8010e20:	0798      	lsls	r0, r3, #30
 8010e22:	bf49      	itett	mi
 8010e24:	085b      	lsrmi	r3, r3, #1
 8010e26:	089b      	lsrpl	r3, r3, #2
 8010e28:	2001      	movmi	r0, #1
 8010e2a:	600b      	strmi	r3, [r1, #0]
 8010e2c:	bf5c      	itt	pl
 8010e2e:	600b      	strpl	r3, [r1, #0]
 8010e30:	2002      	movpl	r0, #2
 8010e32:	4770      	bx	lr
 8010e34:	b298      	uxth	r0, r3
 8010e36:	b9a8      	cbnz	r0, 8010e64 <__lo0bits+0x52>
 8010e38:	0c1b      	lsrs	r3, r3, #16
 8010e3a:	2010      	movs	r0, #16
 8010e3c:	f013 0fff 	tst.w	r3, #255	; 0xff
 8010e40:	bf04      	itt	eq
 8010e42:	0a1b      	lsreq	r3, r3, #8
 8010e44:	3008      	addeq	r0, #8
 8010e46:	071a      	lsls	r2, r3, #28
 8010e48:	bf04      	itt	eq
 8010e4a:	091b      	lsreq	r3, r3, #4
 8010e4c:	3004      	addeq	r0, #4
 8010e4e:	079a      	lsls	r2, r3, #30
 8010e50:	bf04      	itt	eq
 8010e52:	089b      	lsreq	r3, r3, #2
 8010e54:	3002      	addeq	r0, #2
 8010e56:	07da      	lsls	r2, r3, #31
 8010e58:	d402      	bmi.n	8010e60 <__lo0bits+0x4e>
 8010e5a:	085b      	lsrs	r3, r3, #1
 8010e5c:	d006      	beq.n	8010e6c <__lo0bits+0x5a>
 8010e5e:	3001      	adds	r0, #1
 8010e60:	600b      	str	r3, [r1, #0]
 8010e62:	4770      	bx	lr
 8010e64:	4610      	mov	r0, r2
 8010e66:	e7e9      	b.n	8010e3c <__lo0bits+0x2a>
 8010e68:	2000      	movs	r0, #0
 8010e6a:	4770      	bx	lr
 8010e6c:	2020      	movs	r0, #32
 8010e6e:	4770      	bx	lr

08010e70 <__i2b>:
 8010e70:	b510      	push	{r4, lr}
 8010e72:	460c      	mov	r4, r1
 8010e74:	2101      	movs	r1, #1
 8010e76:	f7ff fee9 	bl	8010c4c <_Balloc>
 8010e7a:	2201      	movs	r2, #1
 8010e7c:	6144      	str	r4, [r0, #20]
 8010e7e:	6102      	str	r2, [r0, #16]
 8010e80:	bd10      	pop	{r4, pc}

08010e82 <__multiply>:
 8010e82:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010e86:	4614      	mov	r4, r2
 8010e88:	690a      	ldr	r2, [r1, #16]
 8010e8a:	6923      	ldr	r3, [r4, #16]
 8010e8c:	429a      	cmp	r2, r3
 8010e8e:	bfb8      	it	lt
 8010e90:	460b      	movlt	r3, r1
 8010e92:	4688      	mov	r8, r1
 8010e94:	bfbc      	itt	lt
 8010e96:	46a0      	movlt	r8, r4
 8010e98:	461c      	movlt	r4, r3
 8010e9a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010e9e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8010ea2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010ea6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010eaa:	eb07 0609 	add.w	r6, r7, r9
 8010eae:	42b3      	cmp	r3, r6
 8010eb0:	bfb8      	it	lt
 8010eb2:	3101      	addlt	r1, #1
 8010eb4:	f7ff feca 	bl	8010c4c <_Balloc>
 8010eb8:	f100 0514 	add.w	r5, r0, #20
 8010ebc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 8010ec0:	462b      	mov	r3, r5
 8010ec2:	2200      	movs	r2, #0
 8010ec4:	4573      	cmp	r3, lr
 8010ec6:	d316      	bcc.n	8010ef6 <__multiply+0x74>
 8010ec8:	f104 0214 	add.w	r2, r4, #20
 8010ecc:	f108 0114 	add.w	r1, r8, #20
 8010ed0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8010ed4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8010ed8:	9300      	str	r3, [sp, #0]
 8010eda:	9b00      	ldr	r3, [sp, #0]
 8010edc:	9201      	str	r2, [sp, #4]
 8010ede:	4293      	cmp	r3, r2
 8010ee0:	d80c      	bhi.n	8010efc <__multiply+0x7a>
 8010ee2:	2e00      	cmp	r6, #0
 8010ee4:	dd03      	ble.n	8010eee <__multiply+0x6c>
 8010ee6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d05d      	beq.n	8010faa <__multiply+0x128>
 8010eee:	6106      	str	r6, [r0, #16]
 8010ef0:	b003      	add	sp, #12
 8010ef2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010ef6:	f843 2b04 	str.w	r2, [r3], #4
 8010efa:	e7e3      	b.n	8010ec4 <__multiply+0x42>
 8010efc:	f8b2 b000 	ldrh.w	fp, [r2]
 8010f00:	f1bb 0f00 	cmp.w	fp, #0
 8010f04:	d023      	beq.n	8010f4e <__multiply+0xcc>
 8010f06:	4689      	mov	r9, r1
 8010f08:	46ac      	mov	ip, r5
 8010f0a:	f04f 0800 	mov.w	r8, #0
 8010f0e:	f859 4b04 	ldr.w	r4, [r9], #4
 8010f12:	f8dc a000 	ldr.w	sl, [ip]
 8010f16:	b2a3      	uxth	r3, r4
 8010f18:	fa1f fa8a 	uxth.w	sl, sl
 8010f1c:	fb0b a303 	mla	r3, fp, r3, sl
 8010f20:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8010f24:	f8dc 4000 	ldr.w	r4, [ip]
 8010f28:	4443      	add	r3, r8
 8010f2a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010f2e:	fb0b 840a 	mla	r4, fp, sl, r8
 8010f32:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8010f36:	46e2      	mov	sl, ip
 8010f38:	b29b      	uxth	r3, r3
 8010f3a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010f3e:	454f      	cmp	r7, r9
 8010f40:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8010f44:	f84a 3b04 	str.w	r3, [sl], #4
 8010f48:	d82b      	bhi.n	8010fa2 <__multiply+0x120>
 8010f4a:	f8cc 8004 	str.w	r8, [ip, #4]
 8010f4e:	9b01      	ldr	r3, [sp, #4]
 8010f50:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8010f54:	3204      	adds	r2, #4
 8010f56:	f1ba 0f00 	cmp.w	sl, #0
 8010f5a:	d020      	beq.n	8010f9e <__multiply+0x11c>
 8010f5c:	682b      	ldr	r3, [r5, #0]
 8010f5e:	4689      	mov	r9, r1
 8010f60:	46a8      	mov	r8, r5
 8010f62:	f04f 0b00 	mov.w	fp, #0
 8010f66:	f8b9 c000 	ldrh.w	ip, [r9]
 8010f6a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8010f6e:	fb0a 440c 	mla	r4, sl, ip, r4
 8010f72:	445c      	add	r4, fp
 8010f74:	46c4      	mov	ip, r8
 8010f76:	b29b      	uxth	r3, r3
 8010f78:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8010f7c:	f84c 3b04 	str.w	r3, [ip], #4
 8010f80:	f859 3b04 	ldr.w	r3, [r9], #4
 8010f84:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 8010f88:	0c1b      	lsrs	r3, r3, #16
 8010f8a:	fb0a b303 	mla	r3, sl, r3, fp
 8010f8e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8010f92:	454f      	cmp	r7, r9
 8010f94:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 8010f98:	d805      	bhi.n	8010fa6 <__multiply+0x124>
 8010f9a:	f8c8 3004 	str.w	r3, [r8, #4]
 8010f9e:	3504      	adds	r5, #4
 8010fa0:	e79b      	b.n	8010eda <__multiply+0x58>
 8010fa2:	46d4      	mov	ip, sl
 8010fa4:	e7b3      	b.n	8010f0e <__multiply+0x8c>
 8010fa6:	46e0      	mov	r8, ip
 8010fa8:	e7dd      	b.n	8010f66 <__multiply+0xe4>
 8010faa:	3e01      	subs	r6, #1
 8010fac:	e799      	b.n	8010ee2 <__multiply+0x60>
	...

08010fb0 <__pow5mult>:
 8010fb0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010fb4:	4615      	mov	r5, r2
 8010fb6:	f012 0203 	ands.w	r2, r2, #3
 8010fba:	4606      	mov	r6, r0
 8010fbc:	460f      	mov	r7, r1
 8010fbe:	d007      	beq.n	8010fd0 <__pow5mult+0x20>
 8010fc0:	3a01      	subs	r2, #1
 8010fc2:	4c21      	ldr	r4, [pc, #132]	; (8011048 <__pow5mult+0x98>)
 8010fc4:	2300      	movs	r3, #0
 8010fc6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010fca:	f7ff fe8a 	bl	8010ce2 <__multadd>
 8010fce:	4607      	mov	r7, r0
 8010fd0:	10ad      	asrs	r5, r5, #2
 8010fd2:	d035      	beq.n	8011040 <__pow5mult+0x90>
 8010fd4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010fd6:	b93c      	cbnz	r4, 8010fe8 <__pow5mult+0x38>
 8010fd8:	2010      	movs	r0, #16
 8010fda:	f7fc feb5 	bl	800dd48 <malloc>
 8010fde:	6270      	str	r0, [r6, #36]	; 0x24
 8010fe0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010fe4:	6004      	str	r4, [r0, #0]
 8010fe6:	60c4      	str	r4, [r0, #12]
 8010fe8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010fec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010ff0:	b94c      	cbnz	r4, 8011006 <__pow5mult+0x56>
 8010ff2:	f240 2171 	movw	r1, #625	; 0x271
 8010ff6:	4630      	mov	r0, r6
 8010ff8:	f7ff ff3a 	bl	8010e70 <__i2b>
 8010ffc:	2300      	movs	r3, #0
 8010ffe:	f8c8 0008 	str.w	r0, [r8, #8]
 8011002:	4604      	mov	r4, r0
 8011004:	6003      	str	r3, [r0, #0]
 8011006:	f04f 0800 	mov.w	r8, #0
 801100a:	07eb      	lsls	r3, r5, #31
 801100c:	d50a      	bpl.n	8011024 <__pow5mult+0x74>
 801100e:	4639      	mov	r1, r7
 8011010:	4622      	mov	r2, r4
 8011012:	4630      	mov	r0, r6
 8011014:	f7ff ff35 	bl	8010e82 <__multiply>
 8011018:	4639      	mov	r1, r7
 801101a:	4681      	mov	r9, r0
 801101c:	4630      	mov	r0, r6
 801101e:	f7ff fe49 	bl	8010cb4 <_Bfree>
 8011022:	464f      	mov	r7, r9
 8011024:	106d      	asrs	r5, r5, #1
 8011026:	d00b      	beq.n	8011040 <__pow5mult+0x90>
 8011028:	6820      	ldr	r0, [r4, #0]
 801102a:	b938      	cbnz	r0, 801103c <__pow5mult+0x8c>
 801102c:	4622      	mov	r2, r4
 801102e:	4621      	mov	r1, r4
 8011030:	4630      	mov	r0, r6
 8011032:	f7ff ff26 	bl	8010e82 <__multiply>
 8011036:	6020      	str	r0, [r4, #0]
 8011038:	f8c0 8000 	str.w	r8, [r0]
 801103c:	4604      	mov	r4, r0
 801103e:	e7e4      	b.n	801100a <__pow5mult+0x5a>
 8011040:	4638      	mov	r0, r7
 8011042:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011046:	bf00      	nop
 8011048:	08012168 	.word	0x08012168

0801104c <__lshift>:
 801104c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011050:	460c      	mov	r4, r1
 8011052:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011056:	6923      	ldr	r3, [r4, #16]
 8011058:	6849      	ldr	r1, [r1, #4]
 801105a:	eb0a 0903 	add.w	r9, sl, r3
 801105e:	68a3      	ldr	r3, [r4, #8]
 8011060:	4607      	mov	r7, r0
 8011062:	4616      	mov	r6, r2
 8011064:	f109 0501 	add.w	r5, r9, #1
 8011068:	42ab      	cmp	r3, r5
 801106a:	db32      	blt.n	80110d2 <__lshift+0x86>
 801106c:	4638      	mov	r0, r7
 801106e:	f7ff fded 	bl	8010c4c <_Balloc>
 8011072:	2300      	movs	r3, #0
 8011074:	4680      	mov	r8, r0
 8011076:	f100 0114 	add.w	r1, r0, #20
 801107a:	461a      	mov	r2, r3
 801107c:	4553      	cmp	r3, sl
 801107e:	db2b      	blt.n	80110d8 <__lshift+0x8c>
 8011080:	6920      	ldr	r0, [r4, #16]
 8011082:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011086:	f104 0314 	add.w	r3, r4, #20
 801108a:	f016 021f 	ands.w	r2, r6, #31
 801108e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011092:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011096:	d025      	beq.n	80110e4 <__lshift+0x98>
 8011098:	f1c2 0e20 	rsb	lr, r2, #32
 801109c:	2000      	movs	r0, #0
 801109e:	681e      	ldr	r6, [r3, #0]
 80110a0:	468a      	mov	sl, r1
 80110a2:	4096      	lsls	r6, r2
 80110a4:	4330      	orrs	r0, r6
 80110a6:	f84a 0b04 	str.w	r0, [sl], #4
 80110aa:	f853 0b04 	ldr.w	r0, [r3], #4
 80110ae:	459c      	cmp	ip, r3
 80110b0:	fa20 f00e 	lsr.w	r0, r0, lr
 80110b4:	d814      	bhi.n	80110e0 <__lshift+0x94>
 80110b6:	6048      	str	r0, [r1, #4]
 80110b8:	b108      	cbz	r0, 80110be <__lshift+0x72>
 80110ba:	f109 0502 	add.w	r5, r9, #2
 80110be:	3d01      	subs	r5, #1
 80110c0:	4638      	mov	r0, r7
 80110c2:	f8c8 5010 	str.w	r5, [r8, #16]
 80110c6:	4621      	mov	r1, r4
 80110c8:	f7ff fdf4 	bl	8010cb4 <_Bfree>
 80110cc:	4640      	mov	r0, r8
 80110ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80110d2:	3101      	adds	r1, #1
 80110d4:	005b      	lsls	r3, r3, #1
 80110d6:	e7c7      	b.n	8011068 <__lshift+0x1c>
 80110d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80110dc:	3301      	adds	r3, #1
 80110de:	e7cd      	b.n	801107c <__lshift+0x30>
 80110e0:	4651      	mov	r1, sl
 80110e2:	e7dc      	b.n	801109e <__lshift+0x52>
 80110e4:	3904      	subs	r1, #4
 80110e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80110ea:	f841 2f04 	str.w	r2, [r1, #4]!
 80110ee:	459c      	cmp	ip, r3
 80110f0:	d8f9      	bhi.n	80110e6 <__lshift+0x9a>
 80110f2:	e7e4      	b.n	80110be <__lshift+0x72>

080110f4 <__mcmp>:
 80110f4:	6903      	ldr	r3, [r0, #16]
 80110f6:	690a      	ldr	r2, [r1, #16]
 80110f8:	1a9b      	subs	r3, r3, r2
 80110fa:	b530      	push	{r4, r5, lr}
 80110fc:	d10c      	bne.n	8011118 <__mcmp+0x24>
 80110fe:	0092      	lsls	r2, r2, #2
 8011100:	3014      	adds	r0, #20
 8011102:	3114      	adds	r1, #20
 8011104:	1884      	adds	r4, r0, r2
 8011106:	4411      	add	r1, r2
 8011108:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801110c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011110:	4295      	cmp	r5, r2
 8011112:	d003      	beq.n	801111c <__mcmp+0x28>
 8011114:	d305      	bcc.n	8011122 <__mcmp+0x2e>
 8011116:	2301      	movs	r3, #1
 8011118:	4618      	mov	r0, r3
 801111a:	bd30      	pop	{r4, r5, pc}
 801111c:	42a0      	cmp	r0, r4
 801111e:	d3f3      	bcc.n	8011108 <__mcmp+0x14>
 8011120:	e7fa      	b.n	8011118 <__mcmp+0x24>
 8011122:	f04f 33ff 	mov.w	r3, #4294967295
 8011126:	e7f7      	b.n	8011118 <__mcmp+0x24>

08011128 <__mdiff>:
 8011128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801112c:	460d      	mov	r5, r1
 801112e:	4607      	mov	r7, r0
 8011130:	4611      	mov	r1, r2
 8011132:	4628      	mov	r0, r5
 8011134:	4614      	mov	r4, r2
 8011136:	f7ff ffdd 	bl	80110f4 <__mcmp>
 801113a:	1e06      	subs	r6, r0, #0
 801113c:	d108      	bne.n	8011150 <__mdiff+0x28>
 801113e:	4631      	mov	r1, r6
 8011140:	4638      	mov	r0, r7
 8011142:	f7ff fd83 	bl	8010c4c <_Balloc>
 8011146:	2301      	movs	r3, #1
 8011148:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801114c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011150:	bfa4      	itt	ge
 8011152:	4623      	movge	r3, r4
 8011154:	462c      	movge	r4, r5
 8011156:	4638      	mov	r0, r7
 8011158:	6861      	ldr	r1, [r4, #4]
 801115a:	bfa6      	itte	ge
 801115c:	461d      	movge	r5, r3
 801115e:	2600      	movge	r6, #0
 8011160:	2601      	movlt	r6, #1
 8011162:	f7ff fd73 	bl	8010c4c <_Balloc>
 8011166:	692b      	ldr	r3, [r5, #16]
 8011168:	60c6      	str	r6, [r0, #12]
 801116a:	6926      	ldr	r6, [r4, #16]
 801116c:	f105 0914 	add.w	r9, r5, #20
 8011170:	f104 0214 	add.w	r2, r4, #20
 8011174:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8011178:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 801117c:	f100 0514 	add.w	r5, r0, #20
 8011180:	f04f 0e00 	mov.w	lr, #0
 8011184:	f852 ab04 	ldr.w	sl, [r2], #4
 8011188:	f859 4b04 	ldr.w	r4, [r9], #4
 801118c:	fa1e f18a 	uxtah	r1, lr, sl
 8011190:	b2a3      	uxth	r3, r4
 8011192:	1ac9      	subs	r1, r1, r3
 8011194:	0c23      	lsrs	r3, r4, #16
 8011196:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 801119a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 801119e:	b289      	uxth	r1, r1
 80111a0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80111a4:	45c8      	cmp	r8, r9
 80111a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80111aa:	4694      	mov	ip, r2
 80111ac:	f845 3b04 	str.w	r3, [r5], #4
 80111b0:	d8e8      	bhi.n	8011184 <__mdiff+0x5c>
 80111b2:	45bc      	cmp	ip, r7
 80111b4:	d304      	bcc.n	80111c0 <__mdiff+0x98>
 80111b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80111ba:	b183      	cbz	r3, 80111de <__mdiff+0xb6>
 80111bc:	6106      	str	r6, [r0, #16]
 80111be:	e7c5      	b.n	801114c <__mdiff+0x24>
 80111c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80111c4:	fa1e f381 	uxtah	r3, lr, r1
 80111c8:	141a      	asrs	r2, r3, #16
 80111ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80111ce:	b29b      	uxth	r3, r3
 80111d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80111d4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80111d8:	f845 3b04 	str.w	r3, [r5], #4
 80111dc:	e7e9      	b.n	80111b2 <__mdiff+0x8a>
 80111de:	3e01      	subs	r6, #1
 80111e0:	e7e9      	b.n	80111b6 <__mdiff+0x8e>
	...

080111e4 <__ulp>:
 80111e4:	4b12      	ldr	r3, [pc, #72]	; (8011230 <__ulp+0x4c>)
 80111e6:	ee10 2a90 	vmov	r2, s1
 80111ea:	401a      	ands	r2, r3
 80111ec:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	dd04      	ble.n	80111fe <__ulp+0x1a>
 80111f4:	2000      	movs	r0, #0
 80111f6:	4619      	mov	r1, r3
 80111f8:	ec41 0b10 	vmov	d0, r0, r1
 80111fc:	4770      	bx	lr
 80111fe:	425b      	negs	r3, r3
 8011200:	151b      	asrs	r3, r3, #20
 8011202:	2b13      	cmp	r3, #19
 8011204:	f04f 0000 	mov.w	r0, #0
 8011208:	f04f 0100 	mov.w	r1, #0
 801120c:	dc04      	bgt.n	8011218 <__ulp+0x34>
 801120e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8011212:	fa42 f103 	asr.w	r1, r2, r3
 8011216:	e7ef      	b.n	80111f8 <__ulp+0x14>
 8011218:	3b14      	subs	r3, #20
 801121a:	2b1e      	cmp	r3, #30
 801121c:	f04f 0201 	mov.w	r2, #1
 8011220:	bfda      	itte	le
 8011222:	f1c3 031f 	rsble	r3, r3, #31
 8011226:	fa02 f303 	lslle.w	r3, r2, r3
 801122a:	4613      	movgt	r3, r2
 801122c:	4618      	mov	r0, r3
 801122e:	e7e3      	b.n	80111f8 <__ulp+0x14>
 8011230:	7ff00000 	.word	0x7ff00000

08011234 <__b2d>:
 8011234:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011236:	6905      	ldr	r5, [r0, #16]
 8011238:	f100 0714 	add.w	r7, r0, #20
 801123c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8011240:	1f2e      	subs	r6, r5, #4
 8011242:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8011246:	4620      	mov	r0, r4
 8011248:	f7ff fdc4 	bl	8010dd4 <__hi0bits>
 801124c:	f1c0 0320 	rsb	r3, r0, #32
 8011250:	280a      	cmp	r0, #10
 8011252:	600b      	str	r3, [r1, #0]
 8011254:	f8df c074 	ldr.w	ip, [pc, #116]	; 80112cc <__b2d+0x98>
 8011258:	dc14      	bgt.n	8011284 <__b2d+0x50>
 801125a:	f1c0 0e0b 	rsb	lr, r0, #11
 801125e:	fa24 f10e 	lsr.w	r1, r4, lr
 8011262:	42b7      	cmp	r7, r6
 8011264:	ea41 030c 	orr.w	r3, r1, ip
 8011268:	bf34      	ite	cc
 801126a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801126e:	2100      	movcs	r1, #0
 8011270:	3015      	adds	r0, #21
 8011272:	fa04 f000 	lsl.w	r0, r4, r0
 8011276:	fa21 f10e 	lsr.w	r1, r1, lr
 801127a:	ea40 0201 	orr.w	r2, r0, r1
 801127e:	ec43 2b10 	vmov	d0, r2, r3
 8011282:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011284:	42b7      	cmp	r7, r6
 8011286:	bf3a      	itte	cc
 8011288:	f1a5 0608 	subcc.w	r6, r5, #8
 801128c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8011290:	2100      	movcs	r1, #0
 8011292:	380b      	subs	r0, #11
 8011294:	d015      	beq.n	80112c2 <__b2d+0x8e>
 8011296:	4084      	lsls	r4, r0
 8011298:	f1c0 0520 	rsb	r5, r0, #32
 801129c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80112a0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80112a4:	42be      	cmp	r6, r7
 80112a6:	fa21 fc05 	lsr.w	ip, r1, r5
 80112aa:	ea44 030c 	orr.w	r3, r4, ip
 80112ae:	bf8c      	ite	hi
 80112b0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80112b4:	2400      	movls	r4, #0
 80112b6:	fa01 f000 	lsl.w	r0, r1, r0
 80112ba:	40ec      	lsrs	r4, r5
 80112bc:	ea40 0204 	orr.w	r2, r0, r4
 80112c0:	e7dd      	b.n	801127e <__b2d+0x4a>
 80112c2:	ea44 030c 	orr.w	r3, r4, ip
 80112c6:	460a      	mov	r2, r1
 80112c8:	e7d9      	b.n	801127e <__b2d+0x4a>
 80112ca:	bf00      	nop
 80112cc:	3ff00000 	.word	0x3ff00000

080112d0 <__d2b>:
 80112d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80112d4:	460e      	mov	r6, r1
 80112d6:	2101      	movs	r1, #1
 80112d8:	ec59 8b10 	vmov	r8, r9, d0
 80112dc:	4615      	mov	r5, r2
 80112de:	f7ff fcb5 	bl	8010c4c <_Balloc>
 80112e2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80112e6:	4607      	mov	r7, r0
 80112e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80112ec:	bb34      	cbnz	r4, 801133c <__d2b+0x6c>
 80112ee:	9301      	str	r3, [sp, #4]
 80112f0:	f1b8 0300 	subs.w	r3, r8, #0
 80112f4:	d027      	beq.n	8011346 <__d2b+0x76>
 80112f6:	a802      	add	r0, sp, #8
 80112f8:	f840 3d08 	str.w	r3, [r0, #-8]!
 80112fc:	f7ff fd89 	bl	8010e12 <__lo0bits>
 8011300:	9900      	ldr	r1, [sp, #0]
 8011302:	b1f0      	cbz	r0, 8011342 <__d2b+0x72>
 8011304:	9a01      	ldr	r2, [sp, #4]
 8011306:	f1c0 0320 	rsb	r3, r0, #32
 801130a:	fa02 f303 	lsl.w	r3, r2, r3
 801130e:	430b      	orrs	r3, r1
 8011310:	40c2      	lsrs	r2, r0
 8011312:	617b      	str	r3, [r7, #20]
 8011314:	9201      	str	r2, [sp, #4]
 8011316:	9b01      	ldr	r3, [sp, #4]
 8011318:	61bb      	str	r3, [r7, #24]
 801131a:	2b00      	cmp	r3, #0
 801131c:	bf14      	ite	ne
 801131e:	2102      	movne	r1, #2
 8011320:	2101      	moveq	r1, #1
 8011322:	6139      	str	r1, [r7, #16]
 8011324:	b1c4      	cbz	r4, 8011358 <__d2b+0x88>
 8011326:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801132a:	4404      	add	r4, r0
 801132c:	6034      	str	r4, [r6, #0]
 801132e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8011332:	6028      	str	r0, [r5, #0]
 8011334:	4638      	mov	r0, r7
 8011336:	b003      	add	sp, #12
 8011338:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801133c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8011340:	e7d5      	b.n	80112ee <__d2b+0x1e>
 8011342:	6179      	str	r1, [r7, #20]
 8011344:	e7e7      	b.n	8011316 <__d2b+0x46>
 8011346:	a801      	add	r0, sp, #4
 8011348:	f7ff fd63 	bl	8010e12 <__lo0bits>
 801134c:	9b01      	ldr	r3, [sp, #4]
 801134e:	617b      	str	r3, [r7, #20]
 8011350:	2101      	movs	r1, #1
 8011352:	6139      	str	r1, [r7, #16]
 8011354:	3020      	adds	r0, #32
 8011356:	e7e5      	b.n	8011324 <__d2b+0x54>
 8011358:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801135c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8011360:	6030      	str	r0, [r6, #0]
 8011362:	6918      	ldr	r0, [r3, #16]
 8011364:	f7ff fd36 	bl	8010dd4 <__hi0bits>
 8011368:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801136c:	e7e1      	b.n	8011332 <__d2b+0x62>

0801136e <__ratio>:
 801136e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011372:	4688      	mov	r8, r1
 8011374:	4669      	mov	r1, sp
 8011376:	4681      	mov	r9, r0
 8011378:	f7ff ff5c 	bl	8011234 <__b2d>
 801137c:	a901      	add	r1, sp, #4
 801137e:	4640      	mov	r0, r8
 8011380:	ec57 6b10 	vmov	r6, r7, d0
 8011384:	f7ff ff56 	bl	8011234 <__b2d>
 8011388:	f8d9 3010 	ldr.w	r3, [r9, #16]
 801138c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8011390:	eba3 0c02 	sub.w	ip, r3, r2
 8011394:	e9dd 3200 	ldrd	r3, r2, [sp]
 8011398:	1a9b      	subs	r3, r3, r2
 801139a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 801139e:	ec5b ab10 	vmov	sl, fp, d0
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	bfce      	itee	gt
 80113a6:	463a      	movgt	r2, r7
 80113a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80113ac:	465a      	movle	r2, fp
 80113ae:	4659      	mov	r1, fp
 80113b0:	463d      	mov	r5, r7
 80113b2:	bfd4      	ite	le
 80113b4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80113b8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80113bc:	4630      	mov	r0, r6
 80113be:	ee10 2a10 	vmov	r2, s0
 80113c2:	460b      	mov	r3, r1
 80113c4:	4629      	mov	r1, r5
 80113c6:	f7ef fa41 	bl	800084c <__aeabi_ddiv>
 80113ca:	ec41 0b10 	vmov	d0, r0, r1
 80113ce:	b003      	add	sp, #12
 80113d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080113d4 <__copybits>:
 80113d4:	3901      	subs	r1, #1
 80113d6:	b510      	push	{r4, lr}
 80113d8:	1149      	asrs	r1, r1, #5
 80113da:	6914      	ldr	r4, [r2, #16]
 80113dc:	3101      	adds	r1, #1
 80113de:	f102 0314 	add.w	r3, r2, #20
 80113e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80113e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80113ea:	42a3      	cmp	r3, r4
 80113ec:	4602      	mov	r2, r0
 80113ee:	d303      	bcc.n	80113f8 <__copybits+0x24>
 80113f0:	2300      	movs	r3, #0
 80113f2:	428a      	cmp	r2, r1
 80113f4:	d305      	bcc.n	8011402 <__copybits+0x2e>
 80113f6:	bd10      	pop	{r4, pc}
 80113f8:	f853 2b04 	ldr.w	r2, [r3], #4
 80113fc:	f840 2b04 	str.w	r2, [r0], #4
 8011400:	e7f3      	b.n	80113ea <__copybits+0x16>
 8011402:	f842 3b04 	str.w	r3, [r2], #4
 8011406:	e7f4      	b.n	80113f2 <__copybits+0x1e>

08011408 <__any_on>:
 8011408:	f100 0214 	add.w	r2, r0, #20
 801140c:	6900      	ldr	r0, [r0, #16]
 801140e:	114b      	asrs	r3, r1, #5
 8011410:	4298      	cmp	r0, r3
 8011412:	b510      	push	{r4, lr}
 8011414:	db11      	blt.n	801143a <__any_on+0x32>
 8011416:	dd0a      	ble.n	801142e <__any_on+0x26>
 8011418:	f011 011f 	ands.w	r1, r1, #31
 801141c:	d007      	beq.n	801142e <__any_on+0x26>
 801141e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011422:	fa24 f001 	lsr.w	r0, r4, r1
 8011426:	fa00 f101 	lsl.w	r1, r0, r1
 801142a:	428c      	cmp	r4, r1
 801142c:	d10b      	bne.n	8011446 <__any_on+0x3e>
 801142e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011432:	4293      	cmp	r3, r2
 8011434:	d803      	bhi.n	801143e <__any_on+0x36>
 8011436:	2000      	movs	r0, #0
 8011438:	bd10      	pop	{r4, pc}
 801143a:	4603      	mov	r3, r0
 801143c:	e7f7      	b.n	801142e <__any_on+0x26>
 801143e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011442:	2900      	cmp	r1, #0
 8011444:	d0f5      	beq.n	8011432 <__any_on+0x2a>
 8011446:	2001      	movs	r0, #1
 8011448:	e7f6      	b.n	8011438 <__any_on+0x30>

0801144a <_calloc_r>:
 801144a:	b538      	push	{r3, r4, r5, lr}
 801144c:	fb02 f401 	mul.w	r4, r2, r1
 8011450:	4621      	mov	r1, r4
 8011452:	f7fc fceb 	bl	800de2c <_malloc_r>
 8011456:	4605      	mov	r5, r0
 8011458:	b118      	cbz	r0, 8011462 <_calloc_r+0x18>
 801145a:	4622      	mov	r2, r4
 801145c:	2100      	movs	r1, #0
 801145e:	f7fc fc8e 	bl	800dd7e <memset>
 8011462:	4628      	mov	r0, r5
 8011464:	bd38      	pop	{r3, r4, r5, pc}

08011466 <__ssputs_r>:
 8011466:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801146a:	688e      	ldr	r6, [r1, #8]
 801146c:	429e      	cmp	r6, r3
 801146e:	4682      	mov	sl, r0
 8011470:	460c      	mov	r4, r1
 8011472:	4690      	mov	r8, r2
 8011474:	4699      	mov	r9, r3
 8011476:	d837      	bhi.n	80114e8 <__ssputs_r+0x82>
 8011478:	898a      	ldrh	r2, [r1, #12]
 801147a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801147e:	d031      	beq.n	80114e4 <__ssputs_r+0x7e>
 8011480:	6825      	ldr	r5, [r4, #0]
 8011482:	6909      	ldr	r1, [r1, #16]
 8011484:	1a6f      	subs	r7, r5, r1
 8011486:	6965      	ldr	r5, [r4, #20]
 8011488:	2302      	movs	r3, #2
 801148a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801148e:	fb95 f5f3 	sdiv	r5, r5, r3
 8011492:	f109 0301 	add.w	r3, r9, #1
 8011496:	443b      	add	r3, r7
 8011498:	429d      	cmp	r5, r3
 801149a:	bf38      	it	cc
 801149c:	461d      	movcc	r5, r3
 801149e:	0553      	lsls	r3, r2, #21
 80114a0:	d530      	bpl.n	8011504 <__ssputs_r+0x9e>
 80114a2:	4629      	mov	r1, r5
 80114a4:	f7fc fcc2 	bl	800de2c <_malloc_r>
 80114a8:	4606      	mov	r6, r0
 80114aa:	b950      	cbnz	r0, 80114c2 <__ssputs_r+0x5c>
 80114ac:	230c      	movs	r3, #12
 80114ae:	f8ca 3000 	str.w	r3, [sl]
 80114b2:	89a3      	ldrh	r3, [r4, #12]
 80114b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80114b8:	81a3      	strh	r3, [r4, #12]
 80114ba:	f04f 30ff 	mov.w	r0, #4294967295
 80114be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80114c2:	463a      	mov	r2, r7
 80114c4:	6921      	ldr	r1, [r4, #16]
 80114c6:	f7fc fc4f 	bl	800dd68 <memcpy>
 80114ca:	89a3      	ldrh	r3, [r4, #12]
 80114cc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80114d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80114d4:	81a3      	strh	r3, [r4, #12]
 80114d6:	6126      	str	r6, [r4, #16]
 80114d8:	6165      	str	r5, [r4, #20]
 80114da:	443e      	add	r6, r7
 80114dc:	1bed      	subs	r5, r5, r7
 80114de:	6026      	str	r6, [r4, #0]
 80114e0:	60a5      	str	r5, [r4, #8]
 80114e2:	464e      	mov	r6, r9
 80114e4:	454e      	cmp	r6, r9
 80114e6:	d900      	bls.n	80114ea <__ssputs_r+0x84>
 80114e8:	464e      	mov	r6, r9
 80114ea:	4632      	mov	r2, r6
 80114ec:	4641      	mov	r1, r8
 80114ee:	6820      	ldr	r0, [r4, #0]
 80114f0:	f000 f92b 	bl	801174a <memmove>
 80114f4:	68a3      	ldr	r3, [r4, #8]
 80114f6:	1b9b      	subs	r3, r3, r6
 80114f8:	60a3      	str	r3, [r4, #8]
 80114fa:	6823      	ldr	r3, [r4, #0]
 80114fc:	441e      	add	r6, r3
 80114fe:	6026      	str	r6, [r4, #0]
 8011500:	2000      	movs	r0, #0
 8011502:	e7dc      	b.n	80114be <__ssputs_r+0x58>
 8011504:	462a      	mov	r2, r5
 8011506:	f000 f939 	bl	801177c <_realloc_r>
 801150a:	4606      	mov	r6, r0
 801150c:	2800      	cmp	r0, #0
 801150e:	d1e2      	bne.n	80114d6 <__ssputs_r+0x70>
 8011510:	6921      	ldr	r1, [r4, #16]
 8011512:	4650      	mov	r0, sl
 8011514:	f7fc fc3c 	bl	800dd90 <_free_r>
 8011518:	e7c8      	b.n	80114ac <__ssputs_r+0x46>
	...

0801151c <_svfiprintf_r>:
 801151c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011520:	461d      	mov	r5, r3
 8011522:	898b      	ldrh	r3, [r1, #12]
 8011524:	061f      	lsls	r7, r3, #24
 8011526:	b09d      	sub	sp, #116	; 0x74
 8011528:	4680      	mov	r8, r0
 801152a:	460c      	mov	r4, r1
 801152c:	4616      	mov	r6, r2
 801152e:	d50f      	bpl.n	8011550 <_svfiprintf_r+0x34>
 8011530:	690b      	ldr	r3, [r1, #16]
 8011532:	b96b      	cbnz	r3, 8011550 <_svfiprintf_r+0x34>
 8011534:	2140      	movs	r1, #64	; 0x40
 8011536:	f7fc fc79 	bl	800de2c <_malloc_r>
 801153a:	6020      	str	r0, [r4, #0]
 801153c:	6120      	str	r0, [r4, #16]
 801153e:	b928      	cbnz	r0, 801154c <_svfiprintf_r+0x30>
 8011540:	230c      	movs	r3, #12
 8011542:	f8c8 3000 	str.w	r3, [r8]
 8011546:	f04f 30ff 	mov.w	r0, #4294967295
 801154a:	e0c8      	b.n	80116de <_svfiprintf_r+0x1c2>
 801154c:	2340      	movs	r3, #64	; 0x40
 801154e:	6163      	str	r3, [r4, #20]
 8011550:	2300      	movs	r3, #0
 8011552:	9309      	str	r3, [sp, #36]	; 0x24
 8011554:	2320      	movs	r3, #32
 8011556:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801155a:	2330      	movs	r3, #48	; 0x30
 801155c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011560:	9503      	str	r5, [sp, #12]
 8011562:	f04f 0b01 	mov.w	fp, #1
 8011566:	4637      	mov	r7, r6
 8011568:	463d      	mov	r5, r7
 801156a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801156e:	b10b      	cbz	r3, 8011574 <_svfiprintf_r+0x58>
 8011570:	2b25      	cmp	r3, #37	; 0x25
 8011572:	d13e      	bne.n	80115f2 <_svfiprintf_r+0xd6>
 8011574:	ebb7 0a06 	subs.w	sl, r7, r6
 8011578:	d00b      	beq.n	8011592 <_svfiprintf_r+0x76>
 801157a:	4653      	mov	r3, sl
 801157c:	4632      	mov	r2, r6
 801157e:	4621      	mov	r1, r4
 8011580:	4640      	mov	r0, r8
 8011582:	f7ff ff70 	bl	8011466 <__ssputs_r>
 8011586:	3001      	adds	r0, #1
 8011588:	f000 80a4 	beq.w	80116d4 <_svfiprintf_r+0x1b8>
 801158c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801158e:	4453      	add	r3, sl
 8011590:	9309      	str	r3, [sp, #36]	; 0x24
 8011592:	783b      	ldrb	r3, [r7, #0]
 8011594:	2b00      	cmp	r3, #0
 8011596:	f000 809d 	beq.w	80116d4 <_svfiprintf_r+0x1b8>
 801159a:	2300      	movs	r3, #0
 801159c:	f04f 32ff 	mov.w	r2, #4294967295
 80115a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80115a4:	9304      	str	r3, [sp, #16]
 80115a6:	9307      	str	r3, [sp, #28]
 80115a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80115ac:	931a      	str	r3, [sp, #104]	; 0x68
 80115ae:	462f      	mov	r7, r5
 80115b0:	2205      	movs	r2, #5
 80115b2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80115b6:	4850      	ldr	r0, [pc, #320]	; (80116f8 <_svfiprintf_r+0x1dc>)
 80115b8:	f7ee fe12 	bl	80001e0 <memchr>
 80115bc:	9b04      	ldr	r3, [sp, #16]
 80115be:	b9d0      	cbnz	r0, 80115f6 <_svfiprintf_r+0xda>
 80115c0:	06d9      	lsls	r1, r3, #27
 80115c2:	bf44      	itt	mi
 80115c4:	2220      	movmi	r2, #32
 80115c6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80115ca:	071a      	lsls	r2, r3, #28
 80115cc:	bf44      	itt	mi
 80115ce:	222b      	movmi	r2, #43	; 0x2b
 80115d0:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80115d4:	782a      	ldrb	r2, [r5, #0]
 80115d6:	2a2a      	cmp	r2, #42	; 0x2a
 80115d8:	d015      	beq.n	8011606 <_svfiprintf_r+0xea>
 80115da:	9a07      	ldr	r2, [sp, #28]
 80115dc:	462f      	mov	r7, r5
 80115de:	2000      	movs	r0, #0
 80115e0:	250a      	movs	r5, #10
 80115e2:	4639      	mov	r1, r7
 80115e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80115e8:	3b30      	subs	r3, #48	; 0x30
 80115ea:	2b09      	cmp	r3, #9
 80115ec:	d94d      	bls.n	801168a <_svfiprintf_r+0x16e>
 80115ee:	b1b8      	cbz	r0, 8011620 <_svfiprintf_r+0x104>
 80115f0:	e00f      	b.n	8011612 <_svfiprintf_r+0xf6>
 80115f2:	462f      	mov	r7, r5
 80115f4:	e7b8      	b.n	8011568 <_svfiprintf_r+0x4c>
 80115f6:	4a40      	ldr	r2, [pc, #256]	; (80116f8 <_svfiprintf_r+0x1dc>)
 80115f8:	1a80      	subs	r0, r0, r2
 80115fa:	fa0b f000 	lsl.w	r0, fp, r0
 80115fe:	4318      	orrs	r0, r3
 8011600:	9004      	str	r0, [sp, #16]
 8011602:	463d      	mov	r5, r7
 8011604:	e7d3      	b.n	80115ae <_svfiprintf_r+0x92>
 8011606:	9a03      	ldr	r2, [sp, #12]
 8011608:	1d11      	adds	r1, r2, #4
 801160a:	6812      	ldr	r2, [r2, #0]
 801160c:	9103      	str	r1, [sp, #12]
 801160e:	2a00      	cmp	r2, #0
 8011610:	db01      	blt.n	8011616 <_svfiprintf_r+0xfa>
 8011612:	9207      	str	r2, [sp, #28]
 8011614:	e004      	b.n	8011620 <_svfiprintf_r+0x104>
 8011616:	4252      	negs	r2, r2
 8011618:	f043 0302 	orr.w	r3, r3, #2
 801161c:	9207      	str	r2, [sp, #28]
 801161e:	9304      	str	r3, [sp, #16]
 8011620:	783b      	ldrb	r3, [r7, #0]
 8011622:	2b2e      	cmp	r3, #46	; 0x2e
 8011624:	d10c      	bne.n	8011640 <_svfiprintf_r+0x124>
 8011626:	787b      	ldrb	r3, [r7, #1]
 8011628:	2b2a      	cmp	r3, #42	; 0x2a
 801162a:	d133      	bne.n	8011694 <_svfiprintf_r+0x178>
 801162c:	9b03      	ldr	r3, [sp, #12]
 801162e:	1d1a      	adds	r2, r3, #4
 8011630:	681b      	ldr	r3, [r3, #0]
 8011632:	9203      	str	r2, [sp, #12]
 8011634:	2b00      	cmp	r3, #0
 8011636:	bfb8      	it	lt
 8011638:	f04f 33ff 	movlt.w	r3, #4294967295
 801163c:	3702      	adds	r7, #2
 801163e:	9305      	str	r3, [sp, #20]
 8011640:	4d2e      	ldr	r5, [pc, #184]	; (80116fc <_svfiprintf_r+0x1e0>)
 8011642:	7839      	ldrb	r1, [r7, #0]
 8011644:	2203      	movs	r2, #3
 8011646:	4628      	mov	r0, r5
 8011648:	f7ee fdca 	bl	80001e0 <memchr>
 801164c:	b138      	cbz	r0, 801165e <_svfiprintf_r+0x142>
 801164e:	2340      	movs	r3, #64	; 0x40
 8011650:	1b40      	subs	r0, r0, r5
 8011652:	fa03 f000 	lsl.w	r0, r3, r0
 8011656:	9b04      	ldr	r3, [sp, #16]
 8011658:	4303      	orrs	r3, r0
 801165a:	3701      	adds	r7, #1
 801165c:	9304      	str	r3, [sp, #16]
 801165e:	7839      	ldrb	r1, [r7, #0]
 8011660:	4827      	ldr	r0, [pc, #156]	; (8011700 <_svfiprintf_r+0x1e4>)
 8011662:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011666:	2206      	movs	r2, #6
 8011668:	1c7e      	adds	r6, r7, #1
 801166a:	f7ee fdb9 	bl	80001e0 <memchr>
 801166e:	2800      	cmp	r0, #0
 8011670:	d038      	beq.n	80116e4 <_svfiprintf_r+0x1c8>
 8011672:	4b24      	ldr	r3, [pc, #144]	; (8011704 <_svfiprintf_r+0x1e8>)
 8011674:	bb13      	cbnz	r3, 80116bc <_svfiprintf_r+0x1a0>
 8011676:	9b03      	ldr	r3, [sp, #12]
 8011678:	3307      	adds	r3, #7
 801167a:	f023 0307 	bic.w	r3, r3, #7
 801167e:	3308      	adds	r3, #8
 8011680:	9303      	str	r3, [sp, #12]
 8011682:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011684:	444b      	add	r3, r9
 8011686:	9309      	str	r3, [sp, #36]	; 0x24
 8011688:	e76d      	b.n	8011566 <_svfiprintf_r+0x4a>
 801168a:	fb05 3202 	mla	r2, r5, r2, r3
 801168e:	2001      	movs	r0, #1
 8011690:	460f      	mov	r7, r1
 8011692:	e7a6      	b.n	80115e2 <_svfiprintf_r+0xc6>
 8011694:	2300      	movs	r3, #0
 8011696:	3701      	adds	r7, #1
 8011698:	9305      	str	r3, [sp, #20]
 801169a:	4619      	mov	r1, r3
 801169c:	250a      	movs	r5, #10
 801169e:	4638      	mov	r0, r7
 80116a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80116a4:	3a30      	subs	r2, #48	; 0x30
 80116a6:	2a09      	cmp	r2, #9
 80116a8:	d903      	bls.n	80116b2 <_svfiprintf_r+0x196>
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d0c8      	beq.n	8011640 <_svfiprintf_r+0x124>
 80116ae:	9105      	str	r1, [sp, #20]
 80116b0:	e7c6      	b.n	8011640 <_svfiprintf_r+0x124>
 80116b2:	fb05 2101 	mla	r1, r5, r1, r2
 80116b6:	2301      	movs	r3, #1
 80116b8:	4607      	mov	r7, r0
 80116ba:	e7f0      	b.n	801169e <_svfiprintf_r+0x182>
 80116bc:	ab03      	add	r3, sp, #12
 80116be:	9300      	str	r3, [sp, #0]
 80116c0:	4622      	mov	r2, r4
 80116c2:	4b11      	ldr	r3, [pc, #68]	; (8011708 <_svfiprintf_r+0x1ec>)
 80116c4:	a904      	add	r1, sp, #16
 80116c6:	4640      	mov	r0, r8
 80116c8:	f7fc fc9e 	bl	800e008 <_printf_float>
 80116cc:	f1b0 3fff 	cmp.w	r0, #4294967295
 80116d0:	4681      	mov	r9, r0
 80116d2:	d1d6      	bne.n	8011682 <_svfiprintf_r+0x166>
 80116d4:	89a3      	ldrh	r3, [r4, #12]
 80116d6:	065b      	lsls	r3, r3, #25
 80116d8:	f53f af35 	bmi.w	8011546 <_svfiprintf_r+0x2a>
 80116dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80116de:	b01d      	add	sp, #116	; 0x74
 80116e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116e4:	ab03      	add	r3, sp, #12
 80116e6:	9300      	str	r3, [sp, #0]
 80116e8:	4622      	mov	r2, r4
 80116ea:	4b07      	ldr	r3, [pc, #28]	; (8011708 <_svfiprintf_r+0x1ec>)
 80116ec:	a904      	add	r1, sp, #16
 80116ee:	4640      	mov	r0, r8
 80116f0:	f7fc ff40 	bl	800e574 <_printf_i>
 80116f4:	e7ea      	b.n	80116cc <_svfiprintf_r+0x1b0>
 80116f6:	bf00      	nop
 80116f8:	08012174 	.word	0x08012174
 80116fc:	0801217a 	.word	0x0801217a
 8011700:	0801217e 	.word	0x0801217e
 8011704:	0800e009 	.word	0x0800e009
 8011708:	08011467 	.word	0x08011467

0801170c <strncmp>:
 801170c:	b510      	push	{r4, lr}
 801170e:	b16a      	cbz	r2, 801172c <strncmp+0x20>
 8011710:	3901      	subs	r1, #1
 8011712:	1884      	adds	r4, r0, r2
 8011714:	f810 3b01 	ldrb.w	r3, [r0], #1
 8011718:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801171c:	4293      	cmp	r3, r2
 801171e:	d103      	bne.n	8011728 <strncmp+0x1c>
 8011720:	42a0      	cmp	r0, r4
 8011722:	d001      	beq.n	8011728 <strncmp+0x1c>
 8011724:	2b00      	cmp	r3, #0
 8011726:	d1f5      	bne.n	8011714 <strncmp+0x8>
 8011728:	1a98      	subs	r0, r3, r2
 801172a:	bd10      	pop	{r4, pc}
 801172c:	4610      	mov	r0, r2
 801172e:	e7fc      	b.n	801172a <strncmp+0x1e>

08011730 <__ascii_wctomb>:
 8011730:	b149      	cbz	r1, 8011746 <__ascii_wctomb+0x16>
 8011732:	2aff      	cmp	r2, #255	; 0xff
 8011734:	bf85      	ittet	hi
 8011736:	238a      	movhi	r3, #138	; 0x8a
 8011738:	6003      	strhi	r3, [r0, #0]
 801173a:	700a      	strbls	r2, [r1, #0]
 801173c:	f04f 30ff 	movhi.w	r0, #4294967295
 8011740:	bf98      	it	ls
 8011742:	2001      	movls	r0, #1
 8011744:	4770      	bx	lr
 8011746:	4608      	mov	r0, r1
 8011748:	4770      	bx	lr

0801174a <memmove>:
 801174a:	4288      	cmp	r0, r1
 801174c:	b510      	push	{r4, lr}
 801174e:	eb01 0302 	add.w	r3, r1, r2
 8011752:	d807      	bhi.n	8011764 <memmove+0x1a>
 8011754:	1e42      	subs	r2, r0, #1
 8011756:	4299      	cmp	r1, r3
 8011758:	d00a      	beq.n	8011770 <memmove+0x26>
 801175a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801175e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8011762:	e7f8      	b.n	8011756 <memmove+0xc>
 8011764:	4283      	cmp	r3, r0
 8011766:	d9f5      	bls.n	8011754 <memmove+0xa>
 8011768:	1881      	adds	r1, r0, r2
 801176a:	1ad2      	subs	r2, r2, r3
 801176c:	42d3      	cmn	r3, r2
 801176e:	d100      	bne.n	8011772 <memmove+0x28>
 8011770:	bd10      	pop	{r4, pc}
 8011772:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8011776:	f801 4d01 	strb.w	r4, [r1, #-1]!
 801177a:	e7f7      	b.n	801176c <memmove+0x22>

0801177c <_realloc_r>:
 801177c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801177e:	4607      	mov	r7, r0
 8011780:	4614      	mov	r4, r2
 8011782:	460e      	mov	r6, r1
 8011784:	b921      	cbnz	r1, 8011790 <_realloc_r+0x14>
 8011786:	4611      	mov	r1, r2
 8011788:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801178c:	f7fc bb4e 	b.w	800de2c <_malloc_r>
 8011790:	b922      	cbnz	r2, 801179c <_realloc_r+0x20>
 8011792:	f7fc fafd 	bl	800dd90 <_free_r>
 8011796:	4625      	mov	r5, r4
 8011798:	4628      	mov	r0, r5
 801179a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801179c:	f000 f814 	bl	80117c8 <_malloc_usable_size_r>
 80117a0:	42a0      	cmp	r0, r4
 80117a2:	d20f      	bcs.n	80117c4 <_realloc_r+0x48>
 80117a4:	4621      	mov	r1, r4
 80117a6:	4638      	mov	r0, r7
 80117a8:	f7fc fb40 	bl	800de2c <_malloc_r>
 80117ac:	4605      	mov	r5, r0
 80117ae:	2800      	cmp	r0, #0
 80117b0:	d0f2      	beq.n	8011798 <_realloc_r+0x1c>
 80117b2:	4631      	mov	r1, r6
 80117b4:	4622      	mov	r2, r4
 80117b6:	f7fc fad7 	bl	800dd68 <memcpy>
 80117ba:	4631      	mov	r1, r6
 80117bc:	4638      	mov	r0, r7
 80117be:	f7fc fae7 	bl	800dd90 <_free_r>
 80117c2:	e7e9      	b.n	8011798 <_realloc_r+0x1c>
 80117c4:	4635      	mov	r5, r6
 80117c6:	e7e7      	b.n	8011798 <_realloc_r+0x1c>

080117c8 <_malloc_usable_size_r>:
 80117c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80117cc:	1f18      	subs	r0, r3, #4
 80117ce:	2b00      	cmp	r3, #0
 80117d0:	bfbc      	itt	lt
 80117d2:	580b      	ldrlt	r3, [r1, r0]
 80117d4:	18c0      	addlt	r0, r0, r3
 80117d6:	4770      	bx	lr

080117d8 <_sbrk>:
 80117d8:	4b04      	ldr	r3, [pc, #16]	; (80117ec <_sbrk+0x14>)
 80117da:	6819      	ldr	r1, [r3, #0]
 80117dc:	4602      	mov	r2, r0
 80117de:	b909      	cbnz	r1, 80117e4 <_sbrk+0xc>
 80117e0:	4903      	ldr	r1, [pc, #12]	; (80117f0 <_sbrk+0x18>)
 80117e2:	6019      	str	r1, [r3, #0]
 80117e4:	6818      	ldr	r0, [r3, #0]
 80117e6:	4402      	add	r2, r0
 80117e8:	601a      	str	r2, [r3, #0]
 80117ea:	4770      	bx	lr
 80117ec:	2000099c 	.word	0x2000099c
 80117f0:	20002c70 	.word	0x20002c70

080117f4 <_init>:
 80117f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80117f6:	bf00      	nop
 80117f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80117fa:	bc08      	pop	{r3}
 80117fc:	469e      	mov	lr, r3
 80117fe:	4770      	bx	lr

08011800 <_fini>:
 8011800:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011802:	bf00      	nop
 8011804:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011806:	bc08      	pop	{r3}
 8011808:	469e      	mov	lr, r3
 801180a:	4770      	bx	lr
