VALIDATION EXPRESSION: "0a&"

SIGNAL VECTOR: "~"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "a"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'a' to True
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "d"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'd' to True
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "ad"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'a' to True
Interm value: "0"
Setting predicate 'd' to True
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "da"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'd' to True
Interm value: "0"
Setting predicate 'a' to True
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "a~d"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'a' to True
Interm value: "0"
Interm value: "0"
Setting predicate 'd' to False
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "d~a"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Setting predicate 'd' to True
Interm value: "0"
Interm value: "0"
Setting predicate 'a' to False
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "~da"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Interm value: "0"
Setting predicate 'd' to False
Interm value: "0"
Setting predicate 'a' to False
Interm value: "0"
Result value: "0"
Unregistered validation expression

SIGNAL VECTOR: "~ad"
Input:  "0a&"
FINAL OUTCOME: FAILED
Parsed value: "0"
Interm value: "0"
Setting predicate 'a' to False
Interm value: "0"
Setting predicate 'd' to False
Interm value: "0"
Result value: "0"
Unregistered validation expression

COMPLETED 9 TESTS ON "0a&"
