INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sources_1/imports/Verilog_Pratice/calculater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-311] analyzing module calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/FPGA_study/verilog_sim/verilog_sim.srcs/sim_1/imports/Verilog_Pratice/tb_calculater.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_calculator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/work/github/FPGA_study/verilog_sim/verilog_sim.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
