$date
	Sun Aug 18 23:57:54 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module fport_tb $end
$var wire 4 ! DATA [3:0] $end
$scope module FP1 $end
$var wire 4 " data [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1010 "
b1010 !
$end
#20
