// Seed: 1908375165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  input id_2;
  input id_1;
  assign id_5 = 1;
  type_8(
      1, 1, (id_2)
  );
  initial begin
    SystemTFIdentifier(id_2);
    #1;
    if (1) begin
      id_4 <= 1'h0 != id_6;
    end else id_4 <= 1;
    if (1)
      if (id_3 < id_1) begin
        id_6 <= #id_6 SystemTFIdentifier;
      end
  end
  type_9(
      1, 1
  );
  reg   id_6;
  logic id_7;
  always @(posedge 1) id_4 = 1'b0;
endmodule
