# NMOS Characterization & Common-Source Amplifier â€” AMS 0.35 Âµm (Cadence Virtuoso)

This project presents the **characterization of an NMOS transistor** (AMS CMOS 0.35 Âµm) and the design of a **common-source amplifier** in **Cadence Virtuoso**.  
It focuses on the extraction of electrical parameters, visualization of characteristic curves, and the analytical design and simulation of a small-signal amplifier.

---

## ğŸ” Overview
- **NMOS characterization:** DC operating point, transfer and output curves, and small-signal parameters.  
- **Parameter extraction:** (gm), (gds), (ro = 1/gds), and (k'n).  
- **Common-source amplifier:** sizing to reach about **20 dB** gain and (Vout,DC â‰ˆ VDD/2).  
- **Verification:** time-domain and frequency-domain simulations in Virtuoso ADE.

---

## ğŸ§ª NMOS Characterization

**Characterization schematic (Virtuoso)**  
![NMOS_schem](./Figures/NMOS_schem.png)

### DC operating point
Bias conditions:
```
VGS = 1.0 V  
VDS = 2.0 V  
L = 350 nm  
W = 2 Âµm
```

Extracted parameters (from ADE):

| Parameter | Symbol | Value |
|------------|---------|--------|
| Drain current | ID | 66.96 ÂµA |
| Threshold voltage | Vth | 548.2 mV |
| Transconductance | gm | 243.5 ÂµS |
| Output conductance | gds | 4.601 ÂµS |
| Output resistance | ro = 1/gds | 217.3 kÎ© |
| Saturation voltage | VDSAT | 318.3 mV |

> Channel-length modulation: Î» = gds / ID â‰ˆ 6.87Ã—10â»Â² Vâ»Â¹  
> Process parameter at this bias:  
> k'n â‰ˆ 2Â·ID / [(W/L)(VGSâˆ’Vth)Â²(1+Î»Â·VDS)] â‰ˆ 101 ÂµA/VÂ²

---

**ID vs VDS (VGS sweeps)**  
![id_vds](./Figures/id_vds.png)

**ID vs VGS (VDS sweeps)**  
![id_vgs](./Figures/id_vgs.png)

---

### Derived parameters from curves

- From ID(VDS) â†’ slope gives gds, then ro = 1/gds  
  ![gds_NMOS](./Figures/gds_NMOS.png)  
  ![ro_NMOS](./Figures/ro_NMOS.png)
- From ID(VGS) â†’ slope gives gm  
  ![gm_NMOS](./Figures/gm_NMOS.png)

---

## ğŸ›ï¸ Common-Source (CS) Amplifier

**Schematic (Virtuoso)**  
![cm_schem](./Figures/cm_schem.png)

### Initial configuration

| Parameter | Symbol | Value |
|------------|---------|--------|
| Supply voltage | VDD | 3.3 V |
| Gate bias | Vbias | 760 mV |
| Load resistor | RL | 16 kÎ© |
| Device width | W | 22 Âµm |
| Device length | L | 2 Âµm |
| Input amplitude | Vin | 5 mV |
| Frequency | F | 1 MHz |

**Transient simulation (time domain)**  
![tran](./Figures/tran.png)

- The amplifier exhibits a **phase inversion** between input and output.  
- Measured peak-to-peak gain:  
  ```
  Av = Vout_pp / Vin_pp = 5.71 V/V â‰ˆ 15.1 dB
  ```

**AC simulation (frequency response)**  
![ac_final](./Figures/ac_final.png)

---

## ğŸ“ Analytical sizing toward 20 dB

### Design objectives
```
Vout_DC â‰ˆ VDD/2 = 1.65 V  
|Av| â‰ˆ 10 V/V  (~20 dB)  
PDC â‰¤ 100 ÂµW
```

---

### Step 1 â€” choose drain current
```
PDC = VDD Â· ID  
ID = PDC / VDD  
ID = 100 ÂµW / 3.3 V â‰ˆ 30.3 ÂµA
```

---

### Step 2 â€” select load resistor
For mid-supply DC output:
```
VR = RL Â· ID = VDD / 2  
RL = (VDD / 2) / ID  
RL = 1.65 V / 30.3 ÂµA â‰ˆ 54.5 kÎ©
```

---

### Step 3 â€” gain model
```
Av = âˆ’ gm Â· (RL âˆ¥ ro)
```
Assuming ro â‰« RL, we can use:
```
Av â‰ˆ âˆ’ gm Â· RL
```
For the NMOS, ro â‰ˆ 0.9 MÎ©, making this approximation valid.

---

### Step 4 â€” required transconductance
```
|Av| = 10 = gm Â· RL  
gm = 10 / 54.5 kÎ© = 184 ÂµS
```

---

### Step 5 â€” overdrive and gate voltage
```
gm = 2Â·ID / Vov  
Vov = 2Â·ID / gm  
Vov = 2Â·30.3 ÂµA / 184 ÂµS â‰ˆ 0.33 V
```
With Vth = 0.55 V:
```
VGS = Vth + Vov = 0.55 + 0.33 = 0.88 V
```

---

### Step 6 â€” W/L estimation
```
ID = (1/2) Â· k'n Â· (W/L) Â· (VGS âˆ’ Vth)Â² Â· (1 + Î»Â·VDS)
(W/L) = 2Â·ID / [k'n Â· (VGSâˆ’Vth)Â² Â· (1 + Î»Â·VDS)]
(W/L) = 2Â·30.3 ÂµA / [101 ÂµA/VÂ² Â· (0.33 V)Â² Â· (1 + 0.07Â·2)] â‰ˆ 5.2
```
Keeping L = 2 Âµm â†’ W â‰ˆ 10.4 Âµm.

---

### Step 7 â€” fine tuning
Parametric sweeps in ADE were run for:
```
VGS: 0.80â€“0.83 V  
W:   9â€“11 Âµm
```

The intersection of the curves where Av = 10 and Vout_DC = 1.65 V  
gave the optimal point:
```
W = 7.9 Âµm  
VGS = 0.813 V
```

Final AC verification:
![ac_final](./Figures/ac_final.png)

- Achieved gain â‰ˆ 20 dB  
- Output DC â‰ˆ 1.65 V  
- Drain current â‰ˆ 30 ÂµA  
- Static power â‰ˆ 100 ÂµW

---

## ğŸ—‚ï¸ Repository layout
```
mosfet-nmos-char-cs-ams035/
â”œâ”€ README.md
â”œâ”€ Figures/
â”‚  â”œâ”€ NMOS_schem.png
â”‚  â”œâ”€ id_vds.png
â”‚  â”œâ”€ id_vgs.png
â”‚  â”œâ”€ gds_NMOS.png
â”‚  â”œâ”€ ro_NMOS.png
â”‚  â”œâ”€ gm_NMOS.png
â”‚  â”œâ”€ cm_schem.png
â”‚  â”œâ”€ tran.png
â”‚  â””â”€ ac_final.png
â””â”€ docs/
   â””â”€ TP1___CaractÃ©risation_des_transistors_MOSFET_et_analyse_d_un_amplificateur_source_commune.pdf
```

---

**Authors:** Murilo Muller Â· Thomas Pichot  
**Professor:** Jean-Max Dutertre  
**Date:** September 13, 2025

