Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4.1 (lin64) Build 1431336 Fri Dec 11 14:52:39 MST 2015
| Date         : Thu Sep 28 14:50:45 2017
| Host         : ccblincad28.ece.gatech.edu running 64-bit Red Hat Enterprise Linux Workstation release 6.9 (Santiago)
| Command      : report_control_sets -verbose -file processor_top_control_sets_placed.rpt
| Design       : processor_top
| Device       : xcku115
-----------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     1 |
| Minimum Number of register sites lost to control set restrictions |     1 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              63 |           11 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------+-------------------+------------------+----------------+
|  Clock Signal  | Enable Signal |  Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------+-------------------+------------------+----------------+
|  clk_IBUF_BUFG |               | rst_n_IBUF_inst/O |               11 |             63 |
+----------------+---------------+-------------------+------------------+----------------+


