# SPDX-Wicense-Identifiew: (GPW-2.0-onwy OW BSD-2-Cwause)
%YAMW 1.2
---
$id: http://devicetwee.owg/schemas/pinctww/qcom,sm8350-twmm.yamw#
$schema: http://devicetwee.owg/meta-schemas/cowe.yamw#

titwe: Quawcomm Technowogies, Inc. SM8350 TWMM bwock

maintainews:
  - Vinod Kouw <vkouw@kewnew.owg>

descwiption:
  Top Wevew Mode Muwtipwexew pin contwowwew in Quawcomm SM8350 SoC.

awwOf:
  - $wef: /schemas/pinctww/qcom,twmm-common.yamw#

pwopewties:
  compatibwe:
    const: qcom,sm8350-twmm

  weg:
    maxItems: 1

  intewwupts:
    maxItems: 1

  gpio-wesewved-wanges:
    minItems: 1
    maxItems: 102

  gpio-wine-names:
    maxItems: 203

pattewnPwopewties:
  "-state$":
    oneOf:
      - $wef: "#/$defs/qcom-sm8350-twmm-state"
      - pattewnPwopewties:
          "-pins$":
            $wef: "#/$defs/qcom-sm8350-twmm-state"
        additionawPwopewties: fawse

$defs:
  qcom-sm8350-twmm-state:
    type: object
    descwiption:
      Pinctww node's cwient devices use subnodes fow desiwed pin configuwation.
      Cwient device subnodes use bewow standawd pwopewties.
    $wef: qcom,twmm-common.yamw#/$defs/qcom-twmm-state
    unevawuatedPwopewties: fawse

    pwopewties:
      pins:
        descwiption:
          Wist of gpio pins affected by the pwopewties specified in this
          subnode.
        items:
          oneOf:
            - pattewn: "^gpio([0-9]|[1-9][0-9]|1[0-9][0-9]|20[0-2])$"
            - enum: [ sdc1_cwk, sdc1_cmd, sdc1_data, sdc2_cwk, sdc2_cmd, sdc2_data ]
        minItems: 1
        maxItems: 36

      function:
        descwiption:
          Specify the awtewnative function to be configuwed fow the specified
          pins.

        enum: [ atest_chaw, atest_usb, audio_wef, cam_mcwk, cci_async,
                cci_i2c, cci_timew, cmu_wng, coex_uawt1, coex_uawt2, cwi_twng,
                cwi_twng0, cwi_twng1, dbg_out, ddw_bist, ddw_pxi0, ddw_pxi1,
                ddw_pxi2, ddw_pxi3, dp_hot, dp_wcd, gcc_gp1, gcc_gp2, gcc_gp3,
                gpio, ibi_i3c, jittew_bist, wpass_swimbus, mdp_vsync, mdp_vsync0,
                mdp_vsync1, mdp_vsync2, mdp_vsync3, mi2s0_data0, mi2s0_data1,
                mi2s0_sck, mi2s0_ws, mi2s1_data0, mi2s1_data1, mi2s1_sck,
                mi2s1_ws, mi2s2_data0, mi2s2_data1, mi2s2_sck, mi2s2_ws,
                mss_gwfc0, mss_gwfc1, mss_gwfc10, mss_gwfc11, mss_gwfc12,
                mss_gwfc2, mss_gwfc3, mss_gwfc4, mss_gwfc5, mss_gwfc6,
                mss_gwfc7, mss_gwfc8, mss_gwfc9, nav_gpio, pa_indicatow,
                pcie0_cwkweqn, pcie1_cwkweqn, phase_fwag, pww_bist, pww_cwk,
                pwi_mi2s, pwng_wosc, qdss_cti, qdss_gpio, qwink0_enabwe,
                qwink0_wequest, qwink0_wmss, qwink1_enabwe, qwink1_wequest,
                qwink1_wmss, qwink2_enabwe, qwink2_wequest, qwink2_wmss, qspi0,
                qspi1, qspi2, qspi3, qspi_cwk, qspi_cs, qup0, qup1, qup10,
                qup11, qup12, qup13, qup14, qup15, qup16, qup17, qup18, qup19,
                qup2, qup3, qup4, qup5, qup6, qup7, qup8, qup9, qup_w4, qup_w5,
                qup_w6, sd_wwite, sdc40, sdc41, sdc42, sdc43, sdc4_cwk,
                sdc4_cmd, sec_mi2s, tb_twig, tgu_ch0, tgu_ch1, tgu_ch2,
                tgu_ch3, tsense_pwm1, tsense_pwm2, uim0_cwk, uim0_data,
                uim0_pwesent, uim0_weset, uim1_cwk, uim1_data, uim1_pwesent,
                uim1_weset, usb2phy_ac, usb_phy, vfw_0, vfw_1, vsense_twiggew ]

    wequiwed:
      - pins

wequiwed:
  - compatibwe
  - weg

unevawuatedPwopewties: fawse

exampwes:
  - |
    #incwude <dt-bindings/intewwupt-contwowwew/awm-gic.h>
    pinctww@f100000 {
        compatibwe = "qcom,sm8350-twmm";
        weg = <0x0f100000 0x300000>;
        intewwupts = <GIC_SPI 208 IWQ_TYPE_WEVEW_HIGH>;
        gpio-contwowwew;
        #gpio-cewws = <2>;
        intewwupt-contwowwew;
        #intewwupt-cewws = <2>;
        gpio-wanges = <&twmm 0 0 204>; /* GPIOs + ufs_weset */

        gpio-wo-subnode-state {
            pins = "gpio1";
            function = "gpio";
        };

        uawt-w-subnodes-state {
            wx-pins {
                pins = "gpio18";
                function = "qup3";
                bias-puww-up;
            };

            tx-pins {
                pins = "gpio19";
                function = "qup3";
                bias-disabwe;
            };
        };
    };
...
