read -sv run_verilog_mid/adder_32b_9_99_657f565253538429f2100ec566b7de44.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_99_657f565253538429f2100ec566b7de44_yosys.v
