$date
	Tue Jan 25 22:04:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux4_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$var reg 1 ' f $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#5
1'
#10
0'
1&
#15
1'
#20
0'
0&
1%
#25
1'
#30
0'
1&
#35
1'
#40
1!
0'
0&
0%
1$
#45
1'
#50
0'
1&
#55
1'
#60
0'
0&
1%
#65
1'
#70
0'
1&
#75
1'
#80
0!
0'
0&
0%
0$
1"
#85
1'
#90
1!
0'
1&
#95
1'
#100
0!
0'
0&
1%
#105
1'
#110
1!
0'
1&
#115
1'
#120
0!
0'
0&
0%
1$
#125
1'
#130
1!
0'
1&
#135
1'
#140
0!
0'
0&
1%
#145
1'
#150
1!
0'
1&
#155
1'
#160
0!
0'
0&
0%
0$
0"
1#
#165
1'
#170
0'
1&
#175
1'
#180
1!
0'
0&
1%
#185
1'
#190
0'
1&
#195
1'
#200
0!
0'
0&
0%
1$
#205
1'
#210
0'
1&
#215
1'
#220
1!
0'
0&
1%
#225
1'
#230
0'
1&
#235
1'
#240
0!
0'
0&
0%
0$
1"
#245
1!
1'
#250
0!
0'
1&
#255
1!
1'
#260
0!
0'
0&
1%
#265
1!
1'
#270
0!
0'
1&
#275
1!
1'
#280
0!
0'
0&
0%
1$
#285
1!
1'
#290
0!
0'
1&
#295
1!
1'
#300
0!
0'
0&
1%
#305
1!
1'
#310
0!
0'
1&
#315
1!
1'
#320
0!
0'
0&
0%
0$
0"
0#
#325
1'
#330
0'
1&
#335
1'
#340
0'
0&
1%
#345
1'
#350
0'
1&
#355
1'
#360
1!
0'
0&
0%
1$
#365
1'
#370
0'
1&
#375
1'
#380
0'
0&
1%
#385
1'
#390
0'
1&
#395
1'
#400
0!
0'
0&
0%
0$
1"
#405
1'
#410
1!
0'
1&
#415
1'
#420
0!
0'
0&
1%
#425
1'
#430
1!
0'
1&
#435
1'
#440
0!
0'
0&
0%
1$
#445
1'
#450
1!
0'
1&
#455
1'
#460
0!
0'
0&
1%
#465
1'
#470
1!
0'
1&
#475
1'
#480
0!
0'
0&
0%
0$
0"
1#
#485
1'
#490
0'
1&
#495
1'
#500
1!
0'
0&
1%
