{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 10 17:09:42 2011 " "Info: Processing started: Tue May 10 17:09:42 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 8259 -c 8259" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a " "Warning: Ignored assignments for entity \"8259a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a_down " "Warning: Ignored assignments for entity \"8259a_down\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "pr " "Warning: Ignored assignments for entity \"pr\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity pr -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity pr -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity pr -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity pr -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr.v" { { "Info" "ISGN_ENTITY_NAME" "1 irr " "Info: Found entity 1: irr" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "irr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file irr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 irr_a " "Info: Found entity 1: irr_a" {  } { { "irr_a.bdf" "" { Schematic "D:/download/接口/8259/irr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr.v" { { "Info" "ISGN_ENTITY_NAME" "1 isr " "Info: Found entity 1: isr" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "isr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file isr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 isr_a " "Info: Found entity 1: isr_a" {  } { { "isr_a.bdf" "" { Schematic "D:/download/接口/8259/isr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr.v" { { "Info" "ISGN_ENTITY_NAME" "1 imr " "Info: Found entity 1: imr" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imr_a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file imr_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 imr_a " "Info: Found entity 1: imr_a" {  } { { "imr_a.bdf" "" { Schematic "D:/download/接口/8259/imr_a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pr.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pr.v" { { "Info" "ISGN_ENTITY_NAME" "1 pr " "Info: Found entity 1: pr" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "core.v(86) " "Warning (10268): Verilog HDL information at core.v(86): Always Construct contains both blocking and non-blocking assignments" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: Always Construct contains both blocking and non-blocking assignments" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Info: Found entity 1: core" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/download/接口/8259/core_dual.bdf " "Warning: Can't analyze file -- file D:/download/接口/8259/core_dual.bdf is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "8259a_down.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 8259a_down.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8259a_down " "Info: Found entity 1: 8259a_down" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file select2.v" { { "Info" "ISGN_ENTITY_NAME" "1 select2 " "Info: Found entity 1: select2" {  } { { "select2.v" "" { Text "D:/download/接口/8259/select2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segout.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file segout.v" { { "Info" "ISGN_ENTITY_NAME" "1 segout " "Info: Found entity 1: segout" {  } { { "segout.v" "" { Text "D:/download/接口/8259/segout.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "8259a_down " "Info: Elaborating entity \"8259a_down\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pr pr:inst4 " "Info: Elaborating entity \"pr\" for hierarchy \"pr:inst4\"" {  } { { "8259a_down.bdf" "inst4" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { -56 152 328 104 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp pr.v(17) " "Warning (10036): Verilog HDL or VHDL warning at pr.v(17): object \"tmp\" assigned a value but never read" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 17 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_nmr pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"hp_nmr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "position pr.v(20) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(20): inferring latch(es) for variable \"position\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hp_isr pr.v(388) " "Warning (10240): Verilog HDL Always Construct warning at pr.v(388): inferring latch(es) for variable \"hp_isr\", which holds its previous value in one or more paths through the always construct" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(582) " "Warning (10230): Verilog HDL assignment warning at pr.v(582): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(583) " "Warning (10230): Verilog HDL assignment warning at pr.v(583): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(584) " "Warning (10230): Verilog HDL assignment warning at pr.v(584): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(585) " "Warning (10230): Verilog HDL assignment warning at pr.v(585): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(586) " "Warning (10230): Verilog HDL assignment warning at pr.v(586): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(587) " "Warning (10230): Verilog HDL assignment warning at pr.v(587): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(588) " "Warning (10230): Verilog HDL assignment warning at pr.v(588): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(589) " "Warning (10230): Verilog HDL assignment warning at pr.v(589): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 pr.v(590) " "Warning (10230): Verilog HDL assignment warning at pr.v(590): truncated value with size 8 to match size of target (3)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 pr.v(591) " "Warning (10230): Verilog HDL assignment warning at pr.v(591): truncated value with size 32 to match size of target (1)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[0\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[0\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[1\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[1\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[2\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[2\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[3\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[3\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[4\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[4\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[5\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[5\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[6\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[6\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_isr\[7\] pr.v(388) " "Info (10041): Inferred latch for \"hp_isr\[7\]\" at pr.v(388)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00001000 pr.v(20) " "Info (10041): Inferred latch for \"position.00001000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000111 pr.v(20) " "Info (10041): Inferred latch for \"position.00000111\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000110 pr.v(20) " "Info (10041): Inferred latch for \"position.00000110\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000101 pr.v(20) " "Info (10041): Inferred latch for \"position.00000101\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000100 pr.v(20) " "Info (10041): Inferred latch for \"position.00000100\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000011 pr.v(20) " "Info (10041): Inferred latch for \"position.00000011\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000010 pr.v(20) " "Info (10041): Inferred latch for \"position.00000010\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000001 pr.v(20) " "Info (10041): Inferred latch for \"position.00000001\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "position.00000000 pr.v(20) " "Info (10041): Inferred latch for \"position.00000000\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[0\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[0\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[1\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[1\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[2\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[2\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[3\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[3\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[4\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[4\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[5\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[5\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[6\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[6\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hp_nmr\[7\] pr.v(20) " "Info (10041): Inferred latch for \"hp_nmr\[7\]\" at pr.v(20)" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "CORE_DOWN2.bdf 1 1 " "Warning: Using design file CORE_DOWN2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CORE_DOWN2 " "Info: Found entity 1: CORE_DOWN2" {  } { { "CORE_DOWN2.bdf" "" { Schematic "D:/download/接口/8259/CORE_DOWN2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CORE_DOWN2 CORE_DOWN2:inst " "Info: Elaborating entity \"CORE_DOWN2\" for hierarchy \"CORE_DOWN2:inst\"" {  } { { "8259a_down.bdf" "inst" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 296 200 440 552 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core CORE_DOWN2:inst\|core:inst " "Info: Elaborating entity \"core\" for hierarchy \"CORE_DOWN2:inst\|core:inst\"" {  } { { "CORE_DOWN2.bdf" "inst" { Schematic "D:/download/接口/8259/CORE_DOWN2.bdf" { { -24 248 456 264 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(48) " "Warning (10230): Verilog HDL assignment warning at core.v(48): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write1 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write1\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write2 core.v(86) " "Warning (10240): Verilog HDL Always Construct warning at core.v(86): inferring latch(es) for variable \"write2\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 core.v(94) " "Warning (10230): Verilog HDL assignment warning at core.v(94): truncated value with size 32 to match size of target (2)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(220) " "Warning (10230): Verilog HDL assignment warning at core.v(220): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(223) " "Warning (10230): Verilog HDL assignment warning at core.v(223): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(224) " "Warning (10230): Verilog HDL assignment warning at core.v(224): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(279) " "Warning (10235): Verilog HDL Always Construct warning at core.v(279): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 279 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(280) " "Warning (10235): Verilog HDL Always Construct warning at core.v(280): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 280 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(282) " "Warning (10235): Verilog HDL Always Construct warning at core.v(282): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 282 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(283) " "Warning (10235): Verilog HDL Always Construct warning at core.v(283): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 283 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(296) " "Warning (10235): Verilog HDL Always Construct warning at core.v(296): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 296 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(298) " "Warning (10235): Verilog HDL Always Construct warning at core.v(298): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(299) " "Warning (10235): Verilog HDL Always Construct warning at core.v(299): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 299 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(300) " "Warning (10235): Verilog HDL Always Construct warning at core.v(300): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(313) " "Warning (10235): Verilog HDL Always Construct warning at core.v(313): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(327) " "Warning (10235): Verilog HDL Always Construct warning at core.v(327): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 327 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "er core.v(277) " "Warning (10240): Verilog HDL Always Construct warning at core.v(277): inferring latch(es) for variable \"er\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "mclr core.v(335) " "Warning (10235): Verilog HDL Always Construct warning at core.v(335): variable \"mclr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 335 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "icw4 core.v(337) " "Warning (10235): Verilog HDL Always Construct warning at core.v(337): variable \"icw4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 337 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(338) " "Warning (10235): Verilog HDL Always Construct warning at core.v(338): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 338 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(340) " "Warning (10235): Verilog HDL Always Construct warning at core.v(340): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(340) " "Warning (10270): Verilog HDL Case Statement warning at core.v(340): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "core.v(340) " "Info (10264): Verilog HDL Case Statement information at core.v(340): all case item expressions in this case statement are onehot" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 340 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "o2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"o2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(352) " "Warning (10235): Verilog HDL Always Construct warning at core.v(352): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 352 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(353) " "Warning (10235): Verilog HDL Always Construct warning at core.v(353): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 353 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ocw2 core.v(365) " "Warning (10235): Verilog HDL Always Construct warning at core.v(365): variable \"ocw2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 365 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "er core.v(369) " "Warning (10235): Verilog HDL Always Construct warning at core.v(369): variable \"er\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 369 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "core.v(369) " "Warning (10270): Verilog HDL Case Statement warning at core.v(369): incomplete case statement has no default case item" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 369 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "pri core.v(383) " "Warning (10235): Verilog HDL Always Construct warning at core.v(383): variable \"pri\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 383 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pri core.v(333) " "Warning (10240): Verilog HDL Always Construct warning at core.v(333): inferring latch(es) for variable \"pri\", which holds its previous value in one or more paths through the always construct" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(387) " "Warning (10230): Verilog HDL assignment warning at core.v(387): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 387 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "flag2 core.v(396) " "Warning (10235): Verilog HDL Always Construct warning at core.v(396): variable \"flag2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 396 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "code core.v(398) " "Warning (10235): Verilog HDL Always Construct warning at core.v(398): variable \"code\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 398 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(415) " "Warning (10230): Verilog HDL assignment warning at core.v(415): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 core.v(416) " "Warning (10230): Verilog HDL assignment warning at core.v(416): truncated value with size 32 to match size of target (1)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[0\] core.v(333) " "Info (10041): Inferred latch for \"pri\[0\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[1\] core.v(333) " "Info (10041): Inferred latch for \"pri\[1\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pri\[2\] core.v(333) " "Info (10041): Inferred latch for \"pri\[2\]\" at core.v(333)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[0\] core.v(277) " "Info (10041): Inferred latch for \"er\[0\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[1\] core.v(277) " "Info (10041): Inferred latch for \"er\[1\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[2\] core.v(277) " "Info (10041): Inferred latch for \"er\[2\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[3\] core.v(277) " "Info (10041): Inferred latch for \"er\[3\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[4\] core.v(277) " "Info (10041): Inferred latch for \"er\[4\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[5\] core.v(277) " "Info (10041): Inferred latch for \"er\[5\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[6\] core.v(277) " "Info (10041): Inferred latch for \"er\[6\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "er\[7\] core.v(277) " "Info (10041): Inferred latch for \"er\[7\]\" at core.v(277)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[0\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[0\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[1\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[1\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[5\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[5\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw3\[6\] core.v(174) " "Info (10041): Inferred latch for \"ocw3\[6\]\" at core.v(174)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[0\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[0\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[1\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[1\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[2\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[2\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[5\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[5\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[6\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[6\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw2\[7\] core.v(173) " "Info (10041): Inferred latch for \"ocw2\[7\]\" at core.v(173)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[0\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[0\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[1\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[1\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[2\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[2\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[3\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[3\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[4\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[4\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[5\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[5\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[6\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[6\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ocw1\[7\] core.v(172) " "Info (10041): Inferred latch for \"ocw1\[7\]\" at core.v(172)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[0\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[0\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[1\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[1\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "icw1\[3\] core.v(168) " "Info (10041): Inferred latch for \"icw1\[3\]\" at core.v(168)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 168 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write2 core.v(86) " "Info (10041): Inferred latch for \"write2\" at core.v(86)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write1 core.v(86) " "Info (10041): Inferred latch for \"write1\" at core.v(86)" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select2 select2:inst8 " "Info: Elaborating entity \"select2\" for hierarchy \"select2:inst8\"" {  } { { "8259a_down.bdf" "inst8" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 816 216 352 912 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr_a isr_a:inst2 " "Info: Elaborating entity \"isr_a\" for hierarchy \"isr_a:inst2\"" {  } { { "8259a_down.bdf" "inst2" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { -72 800 952 24 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "isr isr_a:inst2\|isr:inst " "Info: Elaborating entity \"isr\" for hierarchy \"isr_a:inst2\|isr:inst\"" {  } { { "isr_a.bdf" "inst" { Schematic "D:/download/接口/8259/isr_a.bdf" { { 120 360 520 216 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(13) " "Warning (10230): Verilog HDL assignment warning at isr.v(13): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(15) " "Warning (10230): Verilog HDL assignment warning at isr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(16) " "Warning (10230): Verilog HDL assignment warning at isr.v(16): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(17) " "Warning (10230): Verilog HDL assignment warning at isr.v(17): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(18) " "Warning (10230): Verilog HDL assignment warning at isr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(19) " "Warning (10230): Verilog HDL assignment warning at isr.v(19): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(20) " "Warning (10230): Verilog HDL assignment warning at isr.v(20): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 isr.v(21) " "Warning (10230): Verilog HDL assignment warning at isr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[7\] isr.v(21) " "Info (10041): Inferred latch for \"isrreg\[7\]\" at isr.v(21)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[6\] isr.v(20) " "Info (10041): Inferred latch for \"isrreg\[6\]\" at isr.v(20)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[5\] isr.v(19) " "Info (10041): Inferred latch for \"isrreg\[5\]\" at isr.v(19)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[4\] isr.v(18) " "Info (10041): Inferred latch for \"isrreg\[4\]\" at isr.v(18)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[3\] isr.v(17) " "Info (10041): Inferred latch for \"isrreg\[3\]\" at isr.v(17)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[2\] isr.v(16) " "Info (10041): Inferred latch for \"isrreg\[2\]\" at isr.v(16)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[1\] isr.v(15) " "Info (10041): Inferred latch for \"isrreg\[1\]\" at isr.v(15)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "isrreg\[0\] isr.v(13) " "Info (10041): Inferred latch for \"isrreg\[0\]\" at isr.v(13)" {  } { { "isr.v" "" { Text "D:/download/接口/8259/isr.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr_a imr_a:inst1 " "Info: Elaborating entity \"imr_a\" for hierarchy \"imr_a:inst1\"" {  } { { "8259a_down.bdf" "inst1" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 88 664 792 184 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imr imr_a:inst1\|imr:inst " "Info: Elaborating entity \"imr\" for hierarchy \"imr_a:inst1\|imr:inst\"" {  } { { "imr_a.bdf" "inst" { Schematic "D:/download/接口/8259/imr_a.bdf" { { 104 488 656 200 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[0\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[0\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[1\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[1\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[2\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[2\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[3\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[3\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[4\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[4\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[5\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[5\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[6\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[6\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imrreg\[7\] imr.v(7) " "Info (10041): Inferred latch for \"imrreg\[7\]\" at imr.v(7)" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr_a irr_a:inst5 " "Info: Elaborating entity \"irr_a\" for hierarchy \"irr_a:inst5\"" {  } { { "8259a_down.bdf" "inst5" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 232 792 992 488 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "irr irr_a:inst5\|irr:inst " "Info: Elaborating entity \"irr\" for hierarchy \"irr_a:inst5\|irr:inst\"" {  } { { "irr_a.bdf" "inst" { Schematic "D:/download/接口/8259/irr_a.bdf" { { 40 320 496 296 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(15) " "Warning (10230): Verilog HDL assignment warning at irr.v(15): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(18) " "Warning (10230): Verilog HDL assignment warning at irr.v(18): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(21) " "Warning (10230): Verilog HDL assignment warning at irr.v(21): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(24) " "Warning (10230): Verilog HDL assignment warning at irr.v(24): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(27) " "Warning (10230): Verilog HDL assignment warning at irr.v(27): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(30) " "Warning (10230): Verilog HDL assignment warning at irr.v(30): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(33) " "Warning (10230): Verilog HDL assignment warning at irr.v(33): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 irr.v(36) " "Warning (10230): Verilog HDL assignment warning at irr.v(36): truncated value with size 32 to match size of target (1)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[7\] irr.v(36) " "Info (10041): Inferred latch for \"senselatch\[7\]\" at irr.v(36)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[7\] irr.v(35) " "Info (10041): Inferred latch for \"irrreg\[7\]\" at irr.v(35)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[6\] irr.v(33) " "Info (10041): Inferred latch for \"senselatch\[6\]\" at irr.v(33)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[6\] irr.v(32) " "Info (10041): Inferred latch for \"irrreg\[6\]\" at irr.v(32)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[5\] irr.v(30) " "Info (10041): Inferred latch for \"senselatch\[5\]\" at irr.v(30)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[5\] irr.v(29) " "Info (10041): Inferred latch for \"irrreg\[5\]\" at irr.v(29)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[4\] irr.v(27) " "Info (10041): Inferred latch for \"senselatch\[4\]\" at irr.v(27)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[4\] irr.v(26) " "Info (10041): Inferred latch for \"irrreg\[4\]\" at irr.v(26)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[3\] irr.v(24) " "Info (10041): Inferred latch for \"senselatch\[3\]\" at irr.v(24)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[3\] irr.v(23) " "Info (10041): Inferred latch for \"irrreg\[3\]\" at irr.v(23)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[2\] irr.v(21) " "Info (10041): Inferred latch for \"senselatch\[2\]\" at irr.v(21)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[2\] irr.v(20) " "Info (10041): Inferred latch for \"irrreg\[2\]\" at irr.v(20)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[1\] irr.v(18) " "Info (10041): Inferred latch for \"senselatch\[1\]\" at irr.v(18)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[1\] irr.v(17) " "Info (10041): Inferred latch for \"irrreg\[1\]\" at irr.v(17)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "senselatch\[0\] irr.v(15) " "Info (10041): Inferred latch for \"senselatch\[0\]\" at irr.v(15)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "irrreg\[0\] irr.v(14) " "Info (10041): Inferred latch for \"irrreg\[0\]\" at irr.v(14)" {  } { { "irr.v" "" { Text "D:/download/接口/8259/irr.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segout segout:inst3 " "Info: Elaborating entity \"segout\" for hierarchy \"segout:inst3\"" {  } { { "8259a_down.bdf" "inst3" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 584 216 376 680 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[7\] " "Warning: Converting tri-state bus \"gdfx_temp0\[7\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[6\] " "Warning: Converting tri-state bus \"gdfx_temp0\[6\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[5\] " "Warning: Converting tri-state bus \"gdfx_temp0\[5\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[4\] " "Warning: Converting tri-state bus \"gdfx_temp0\[4\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[3\] " "Warning: Converting tri-state bus \"gdfx_temp0\[3\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[2\] " "Warning: Converting tri-state bus \"gdfx_temp0\[2\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[1\] " "Warning: Converting tri-state bus \"gdfx_temp0\[1\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_SELECTOR" "gdfx_temp0\[0\] " "Warning: Converting tri-state bus \"gdfx_temp0\[0\]\" that feeds logic into logic" {  } { { "imr.v" "" { Text "D:/download/接口/8259/imr.v" 7 -1 0 } }  } 0 0 "Converting tri-state bus \"%1!s!\" that feeds logic into logic" 0 0 "" 0}  } {  } 0 0 "Converted TRI buffer or tri-state bus to logic, or removed OPNDRN" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[0\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[0\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[1\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[1\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[2\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[2\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "pr:inst4\|hp_isr\[3\] " "Warning: LATCH primitive \"pr:inst4\|hp_isr\[3\]\" is permanently enabled" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 388 -1 0 } }  } 0 0 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state 5 " "Info: State machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\" contains 5 states" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|8259a_down\|CORE_DOWN2:inst\|core:inst\|state " "Info: Selected Auto state machine encoding method for state machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state " "Info: Encoding result for state machine \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "5 " "Info: Completed encoding using 5 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0101 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0100 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0100\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0011 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0010 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0010\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "CORE_DOWN2:inst\|core:inst\|state.0001 " "Info: Encoded state bit \"CORE_DOWN2:inst\|core:inst\|state.0001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0001 00000 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0001\" uses code string \"00000\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0010 00011 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0010\" uses code string \"00011\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0011 00101 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0011\" uses code string \"00101\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0100 01001 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0100\" uses code string \"01001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0101 10001 " "Info: State \"\|8259a_down\|CORE_DOWN2:inst\|core:inst\|state.0101\" uses code string \"10001\"" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 41 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000111_3378 " "Warning: Latch pr:inst4\|position.00000111_3378 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000110_3517 " "Warning: Latch pr:inst4\|position.00000110_3517 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000101_3656 " "Warning: Latch pr:inst4\|position.00000101_3656 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000100_3795 " "Warning: Latch pr:inst4\|position.00000100_3795 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000011_3934 " "Warning: Latch pr:inst4\|position.00000011_3934 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000010_4073 " "Warning: Latch pr:inst4\|position.00000010_4073 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000001_4212 " "Warning: Latch pr:inst4\|position.00000001_4212 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[7\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[4\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[3\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|er\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|er\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|o2 " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|o2" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 251 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE CORE_DOWN2:inst\|core:inst\|clr_imr " "Warning: Ports ENA and PRE on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|clr_imr" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 277 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[0\] " "Warning: Latch pr:inst4\|hp_nmr\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[2\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[1\] " "Warning: Latch pr:inst4\|hp_nmr\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[2\] " "Warning: Latch pr:inst4\|hp_nmr\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[3\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR pr:inst4\|nmr\[7\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|hp_nmr\[3\] " "Warning: Latch pr:inst4\|hp_nmr\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE pr:inst4\|nmr\[7\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|pri\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|pri\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal CORE_DOWN2:inst\|core:inst\|ocw2\[7\]" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 333 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "pr:inst4\|position.00000000_4351 " "Warning: Latch pr:inst4\|position.00000000_4351 has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA pr:inst4\|nmr\[7\] " "Warning: Ports D and ENA on the latch are fed by the same signal pr:inst4\|nmr\[7\]" {  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 18 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "pr.v" "" { Text "D:/download/接口/8259/pr.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[2\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[1\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[6\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[5\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw2\[7\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw2\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 173 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "CORE_DOWN2:inst\|core:inst\|ocw3\[0\] " "Warning: Latch CORE_DOWN2:inst\|core:inst\|ocw3\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA EN " "Warning: Ports D and ENA on the latch are fed by the same signal EN" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 840 48 216 856 "EN" "" } } } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 174 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "core.v" "" { Text "D:/download/接口/8259/core.v" 14 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Warning (13410): Pin \"HEX4\[6\]\" stuck at VCC" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[2\] GND " "Warning (13410): Pin \"HEX4\[2\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX4\[1\] GND " "Warning (13410): Pin \"HEX4\[1\]\" stuck at GND" {  } { { "8259a_down.bdf" "" { Schematic "D:/download/接口/8259/8259a_down.bdf" { { 648 808 984 664 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 4 " "Info: 4 registers lost all their fanouts during netlist optimizations. The first 4 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~180 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~180\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~181 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~181\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~182 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~182\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CORE_DOWN2:inst\|core:inst\|state~183 " "Info: Register \"CORE_DOWN2:inst\|core:inst\|state~183\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "8259a " "Warning: Ignored assignments for entity \"8259a\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity 8259a -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/download/接口/8259/8259.map.smsg " "Info: Generated suppressed messages file D:/download/接口/8259/8259.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "510 " "Info: Implemented 510 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "51 " "Info: Implemented 51 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "436 " "Info: Implemented 436 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "175 " "Info: Allocated 175 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 10 17:09:49 2011 " "Info: Processing ended: Tue May 10 17:09:49 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
