# Spartan6---DSP48A1
SystemVerilog implementation of the DSP48A1 slice for Xilinx Spartan-6 FPGA, including configurable pipeline stages, dynamic OPMODE control, cascade support, full verification with QuestaSim, and clean synthesis in Vivado.
