# uRISC

--------------------------------------------
  Authour : Madhav Rathi (mrathi3@wisc.edu
--------------------------------------------

uRISC - A five stage pipelined microprocessor design. Adapted from ECE 552 Project @ UW Madison.

------------------
  Release Info
------------------
1. NonPipelined_v1.0.0 : Fully functioning non-pipelined version. Tested using tests from tb/tests/basic, tb/tests/complex/complex_demo, tb/tests/rand
