/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [5:0] _02_;
  wire [2:0] _03_;
  wire [3:0] _04_;
  wire [3:0] _05_;
  wire [8:0] _06_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire [8:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [24:0] celloutsig_0_29z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [2:0] celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire [15:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [3:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_51z;
  wire [2:0] celloutsig_0_52z;
  wire [14:0] celloutsig_0_54z;
  wire [7:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_62z;
  wire [33:0] celloutsig_0_63z;
  wire celloutsig_0_64z;
  wire [11:0] celloutsig_0_6z;
  wire [21:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [23:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_15z;
  wire [4:0] celloutsig_1_17z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [22:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_23z = celloutsig_0_3z[14] ? celloutsig_0_9z[18] : celloutsig_0_2z[6];
  assign celloutsig_0_41z = ~in_data[92];
  assign celloutsig_0_51z = ~celloutsig_0_14z;
  assign celloutsig_1_4z = ~in_data[96];
  assign celloutsig_0_12z = ~celloutsig_0_9z[3];
  assign celloutsig_0_22z = ~celloutsig_0_5z;
  assign celloutsig_0_36z = { _01_[2:1], celloutsig_0_35z } + celloutsig_0_3z[2:0];
  assign celloutsig_0_42z = { celloutsig_0_26z[5:2], celloutsig_0_23z, celloutsig_0_14z } + { _02_[5:1], celloutsig_0_8z };
  assign celloutsig_0_49z = { celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_5z, celloutsig_0_4z } + celloutsig_0_42z[4:1];
  assign celloutsig_1_0z = in_data[126:124] + in_data[177:175];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_0z[2:1], celloutsig_1_6z } + { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z };
  assign celloutsig_1_9z = { in_data[157:155], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z } + celloutsig_1_3z[16:9];
  assign celloutsig_0_32z = celloutsig_0_10z[3:1] + celloutsig_0_3z[15:13];
  reg [3:0] _20_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _20_ <= 4'h0;
    else _20_ <= { celloutsig_1_0z[1:0], celloutsig_1_2z, celloutsig_1_6z };
  assign { _04_[3], _00_, _04_[1:0] } = _20_;
  reg [8:0] _21_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _21_ <= 9'h000;
    else _21_ <= in_data[36:28];
  assign { _03_[2:1], _02_[5:1], _06_[1:0] } = _21_;
  reg [3:0] _22_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _22_ <= 4'h0;
    else _22_ <= { celloutsig_0_3z[5:3], celloutsig_0_0z };
  assign { _01_[2:1], _05_[1:0] } = _22_;
  assign celloutsig_0_16z = celloutsig_0_2z[9:4] === celloutsig_0_3z[8:3];
  assign celloutsig_0_18z = { celloutsig_0_9z[18:8], celloutsig_0_13z } === { _01_[2:1], _05_[1:0], _01_[2:1], _05_[1:0], celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_8z };
  assign celloutsig_0_21z = celloutsig_0_7z[20:13] === { celloutsig_0_3z[5:1], celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_0_38z = { in_data[55:52], celloutsig_0_26z } >= in_data[19:7];
  assign celloutsig_0_31z = celloutsig_0_26z[7:0] >= { celloutsig_0_9z[12:6], celloutsig_0_27z };
  assign celloutsig_0_35z = { _03_[2:1], _02_[5:4], celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_34z, celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_21z, celloutsig_0_27z, celloutsig_0_21z, _03_[2:1], _02_[5:1], _06_[1:0], celloutsig_0_34z } > { celloutsig_0_32z[1], celloutsig_0_7z };
  assign celloutsig_0_64z = { celloutsig_0_57z[3:1], celloutsig_0_27z, celloutsig_0_62z } > { _01_[2:1], _05_[1:0], celloutsig_0_41z };
  assign celloutsig_1_2z = in_data[120:116] > { in_data[115:114], celloutsig_1_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z, _04_[3], _00_, _04_[1:0] } > { celloutsig_1_10z[8:5], celloutsig_1_4z };
  assign celloutsig_0_45z = { _01_[2:1], _05_[1], celloutsig_0_18z, celloutsig_0_19z } && { celloutsig_0_10z[4:2], celloutsig_0_19z, celloutsig_0_8z };
  assign celloutsig_0_27z = { celloutsig_0_3z[11:7], celloutsig_0_5z } && celloutsig_0_9z[21:16];
  assign celloutsig_0_0z = ! in_data[33:31];
  assign celloutsig_0_48z = ! celloutsig_0_7z[8:4];
  assign celloutsig_0_4z = ! celloutsig_0_3z[9:1];
  assign celloutsig_0_14z = ! { celloutsig_0_10z[1], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_30z = ! celloutsig_0_9z[22:1];
  assign celloutsig_0_20z = { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_12z } || { _02_[2:1], _06_[1:0] };
  assign celloutsig_0_57z = { celloutsig_0_54z[12:6], celloutsig_0_8z } * { celloutsig_0_23z, celloutsig_0_42z, celloutsig_0_43z };
  assign celloutsig_0_63z = { _02_[1], celloutsig_0_26z, celloutsig_0_46z, celloutsig_0_7z, celloutsig_0_45z } * { celloutsig_0_26z[6:2], celloutsig_0_36z, celloutsig_0_3z, celloutsig_0_57z, celloutsig_0_33z, celloutsig_0_45z };
  assign celloutsig_1_3z = { celloutsig_1_0z[1:0], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * in_data[176:154];
  assign celloutsig_1_17z = { _00_, _04_[1], celloutsig_1_0z } * { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_18z = { celloutsig_1_0z, celloutsig_1_0z[2], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_15z } * { celloutsig_1_0z[2:1], celloutsig_1_17z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_9z = { celloutsig_0_3z[9:8], celloutsig_0_7z } * { celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_3z = celloutsig_0_2z[4] ? { in_data[35:21], celloutsig_0_0z } : { in_data[87:81], _03_[2:1], _02_[5:1], _06_[1:0] };
  assign celloutsig_1_5z = in_data[96] ? celloutsig_1_0z : celloutsig_1_3z[11:9];
  assign celloutsig_0_7z = _06_[1] ? { celloutsig_0_6z[10:1], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_0z } : { celloutsig_0_2z[7:6], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_24z = celloutsig_0_16z ? { celloutsig_0_13z, 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_21z, celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_21z, celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_12z } : { celloutsig_0_3z[13], celloutsig_0_2z, celloutsig_0_22z, _03_[2:1], _02_[5:1], _06_[1:0], celloutsig_0_8z, celloutsig_0_18z };
  assign celloutsig_0_26z = celloutsig_0_21z ? { celloutsig_0_7z[21:17], celloutsig_0_4z, celloutsig_0_22z, celloutsig_0_13z, celloutsig_0_16z } : { celloutsig_0_3z[12:7], celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_8z };
  assign celloutsig_0_29z = celloutsig_0_8z ? { celloutsig_0_7z[20:8], celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_26z, celloutsig_0_13z } : { celloutsig_0_10z[3:0], celloutsig_0_5z, celloutsig_0_0z, _03_[2:1], _02_[5:1], _06_[1:0], celloutsig_0_21z, celloutsig_0_26z };
  assign celloutsig_0_33z = { celloutsig_0_9z[23:1], celloutsig_0_0z, celloutsig_0_30z } !== { celloutsig_0_29z[21:6], celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_8z, _01_[2:1], _05_[1:0], celloutsig_0_23z, celloutsig_0_31z };
  assign celloutsig_0_34z = { celloutsig_0_2z[7:5], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_0z } !== { celloutsig_0_26z[8:7], _01_[2:1], _05_[1:0] };
  assign celloutsig_0_52z = { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_33z } | { celloutsig_0_49z[0], celloutsig_0_48z, celloutsig_0_35z };
  assign celloutsig_0_54z = { celloutsig_0_2z[7:0], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_45z, celloutsig_0_34z, celloutsig_0_16z, celloutsig_0_41z, celloutsig_0_27z } | { celloutsig_0_24z[14:9], celloutsig_0_41z, celloutsig_0_0z, celloutsig_0_40z, celloutsig_0_15z, celloutsig_0_51z, celloutsig_0_52z, celloutsig_0_17z };
  assign celloutsig_0_10z = celloutsig_0_7z[17:13] | in_data[64:60];
  assign celloutsig_1_6z = & celloutsig_1_0z;
  assign celloutsig_0_8z = & in_data[42:35];
  assign celloutsig_0_40z = | { celloutsig_0_35z, celloutsig_0_12z, celloutsig_0_6z, in_data[88:69] };
  assign celloutsig_0_43z = | celloutsig_0_29z[20:18];
  assign celloutsig_0_5z = | in_data[78:63];
  assign celloutsig_1_15z = | { celloutsig_1_6z, in_data[150:145] };
  assign celloutsig_0_13z = | celloutsig_0_7z[11:6];
  assign celloutsig_0_17z = | celloutsig_0_6z[9:1];
  assign celloutsig_0_19z = | { celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_8z, celloutsig_0_6z[9:1], celloutsig_0_4z, celloutsig_0_3z[12], in_data[78:63] };
  assign celloutsig_0_6z = in_data[40:29] >> celloutsig_0_3z[12:1];
  assign celloutsig_1_10z = { celloutsig_1_9z[6:1], _04_[3], _00_, _04_[1:0] } >> { celloutsig_1_8z[4:2], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_2z = { celloutsig_0_0z, _03_[2:1], _02_[5:1], _06_[1:0] } >> { celloutsig_0_0z, _03_[2:1], _02_[5:1], _06_[1:0] };
  assign celloutsig_0_46z = ~((celloutsig_0_23z & celloutsig_0_6z[8]) | (celloutsig_0_38z & celloutsig_0_9z[9]));
  assign celloutsig_0_62z = ~((celloutsig_0_4z & celloutsig_0_38z) | (celloutsig_0_13z & celloutsig_0_34z));
  assign celloutsig_0_15z = ~((celloutsig_0_14z & celloutsig_0_13z) | (in_data[82] & celloutsig_0_9z[15]));
  assign _01_[0] = celloutsig_0_35z;
  assign _02_[0] = celloutsig_0_8z;
  assign _03_[0] = _02_[5];
  assign _04_[2] = _00_;
  assign _05_[3:2] = _01_[2:1];
  assign _06_[8:2] = { _03_[2:1], _02_[5:1] };
  assign { out_data[140:128], out_data[96], out_data[63:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_63z[33:2], celloutsig_0_64z };
endmodule
