
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.210666                       # Number of seconds simulated
sim_ticks                                210665816000                       # Number of ticks simulated
final_tick                               210665816000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48203                       # Simulator instruction rate (inst/s)
host_op_rate                                    86854                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              101546518                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215472                       # Number of bytes of host memory used
host_seconds                                  2074.57                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     180186119                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             58432                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             23936                       # Number of bytes read from this memory
system.physmem.bytes_read::total                82368                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        58432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           58432                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                913                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                374                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1287                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               277368                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               113621                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  390989                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          277368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             277368                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              277368                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              113621                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 390989                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1143.474548                       # Cycle average of tags in use
system.l2.total_refs                           103720                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1159                       # Sample count of references to valid blocks.
system.l2.avg_refs                          89.490940                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            21.668428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             904.021751                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             217.784369                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.001323                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.055177                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.013293                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.069792                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                96325                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 3954                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  100279                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8714                       # number of Writeback hits
system.l2.Writeback_hits::total                  8714                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               4818                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  4818                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                 96325                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  8772                       # number of demand (read+write) hits
system.l2.demand_hits::total                   105097                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                96325                       # number of overall hits
system.l2.overall_hits::cpu.data                 8772                       # number of overall hits
system.l2.overall_hits::total                  105097                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                913                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                224                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1137                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              150                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 150                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 374                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1287                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                913                       # number of overall misses
system.l2.overall_misses::cpu.data                374                       # number of overall misses
system.l2.overall_misses::total                  1287                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     47959000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     11776500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        59735500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      7883000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       7883000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      47959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      19659500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         67618500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     47959000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     19659500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        67618500                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            97238                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             4178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              101416                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8714                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8714                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4968                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             97238                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9146                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106384                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            97238                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9146                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106384                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.009389                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.053614                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.011211                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.030193                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.030193                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.009389                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.040892                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012098                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.009389                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.040892                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012098                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 52529.025192                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 52573.660714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52537.818821                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52553.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52553.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 52529.025192                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 52565.508021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 52539.627040                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 52529.025192                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 52565.508021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 52539.627040                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           913                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1137                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          150                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            150                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            913                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            374                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1287                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           913                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           374                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1287                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     36789000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data      9046000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     45835000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      6062000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6062000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     36789000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     15108000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     51897000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     36789000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     15108000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     51897000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.009389                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.053614                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.011211                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.030193                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.030193                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.009389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.040892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012098                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.009389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.040892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012098                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40294.633078                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 40383.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40312.225154                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40413.333333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40413.333333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40294.633078                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40395.721925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40324.009324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40294.633078                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40395.721925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40324.009324                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 6222742                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6222742                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            266328                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3227089                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3045399                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.369848                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   67                       # Number of system calls
system.cpu.numCycles                        421331633                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           11157638                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100500949                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     6222742                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3045399                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      96171852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  532658                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              313230340                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                   9086239                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7847                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          420826159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.430108                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.814612                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                327878584     77.91%     77.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  4894478      1.16%     79.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 88053097     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            420826159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.014769                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.238532                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 78544082                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             249128827                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  65159440                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              27727481                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 266329                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              180888767                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 266329                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                101165326                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               192411129                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            657                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  39700925                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              87281793                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              180650191                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               51380547                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                     1                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           239504761                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             425032536                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        382921254                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          42111282                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             238759972                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   744784                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 69                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             69                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 118287558                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             26264784                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10003760                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 1                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  180405756                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 706                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 180360186                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4982                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          104663                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       259175                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            638                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     420826159                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.428586                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.537132                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           249642229     59.32%     59.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1           162007674     38.50%     97.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             9176256      2.18%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       420826159                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16697639     87.96%     87.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     87.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     87.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2285276     12.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             61344      0.03%      0.03% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             127512916     70.70%     70.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     70.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     70.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            16518582      9.16%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26263711     14.56%     94.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10003633      5.55%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              180360186                       # Type of FU issued
system.cpu.iq.rate                           0.428072                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    18982915                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.105250                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          763744783                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         163258809                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    162973841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            36789644                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           17252316                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     17251274                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              179744297                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                19537460                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            13295                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        15142                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         5596                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 266329                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                38371248                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles              10893324                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           180406462                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             57603                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              26264784                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             10003760                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 69                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4177805                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         132960                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       133368                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               266328                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             180226349                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              26250876                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            133836                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     36249049                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  6191981                       # Number of branches executed
system.cpu.iew.exec_stores                    9998173                       # Number of stores executed
system.cpu.iew.exec_rate                     0.427754                       # Inst execution rate
system.cpu.iew.wb_sent                      180225119                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     180225115                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  46943862                       # num instructions producing a value
system.cpu.iew.wb_consumers                  52399829                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.427751                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.895878                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts          220341                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            266328                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    420559830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.428443                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.512047                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    244014151     58.02%     58.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1    172905239     41.11%     99.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3640440      0.87%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    420559830                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              180186119                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       36247806                       # Number of memory references committed
system.cpu.commit.loads                      26249642                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    6191981                       # Number of branches committed
system.cpu.commit.fp_insts                   17251268                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 163636975                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               3640440                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    597325850                       # The number of ROB reads
system.cpu.rob.rob_writes                   361079250                       # The number of ROB writes
system.cpu.timesIdled                           83090                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          505474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     180186119                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               4.213316                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         4.213316                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.237343                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.237343                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                335302935                       # number of integer regfile reads
system.cpu.int_regfile_writes               221849308                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  39903100                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 16979510                       # number of floating regfile writes
system.cpu.misc_regfile_reads                48715203                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                  96729                       # number of replacements
system.cpu.icache.tagsinuse                508.520214                       # Cycle average of tags in use
system.cpu.icache.total_refs                  8988507                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                  97238                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  92.438213                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     508.520214                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.993204                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.993204                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst      8988507                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8988507                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       8988507                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8988507                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      8988507                       # number of overall hits
system.cpu.icache.overall_hits::total         8988507                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        97732                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         97732                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        97732                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          97732                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        97732                       # number of overall misses
system.cpu.icache.overall_misses::total         97732                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   1307576500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1307576500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   1307576500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1307576500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   1307576500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1307576500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      9086239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9086239                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      9086239                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9086239                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      9086239                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9086239                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.010756                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010756                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.010756                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010756                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.010756                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010756                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13379.205378                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13379.205378                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13379.205378                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13379.205378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13379.205378                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13379.205378                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          494                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          494                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          494                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          494                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          494                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          494                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        97238                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        97238                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        97238                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        97238                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        97238                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        97238                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   1108450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1108450500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   1108450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1108450500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   1108450500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1108450500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.010702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.010702                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.010702                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.010702                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.010702                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.010702                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11399.355190                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11399.355190                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11399.355190                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11399.355190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11399.355190                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11399.355190                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                   8810                       # number of replacements
system.cpu.dcache.tagsinuse                322.368222                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 36246441                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   9146                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                3963.092171                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     322.368222                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.629625                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.629625                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26252971                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26252971                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      9993470                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9993470                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      36246441                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         36246441                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     36246441                       # number of overall hits
system.cpu.dcache.overall_hits::total        36246441                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4187                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4187                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4968                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4968                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         9155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         9155                       # number of overall misses
system.cpu.dcache.overall_misses::total          9155                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     64299500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     64299500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     70971500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70971500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    135271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    135271000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    135271000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    135271000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26257158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26257158                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      9998438                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     36255596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36255596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     36255596                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36255596                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000159                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000159                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000497                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000253                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000253                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15356.938142                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15356.938142                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 14285.728663                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14285.728663                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14775.641726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 14775.641726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14775.641726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 14775.641726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         8714                       # number of writebacks
system.cpu.dcache.writebacks::total              8714                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data            9                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            9                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4178                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4178                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4968                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4968                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9146                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9146                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9146                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     55494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     55494500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     61035500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     61035500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    116530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    116530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    116530000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    116530000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000159                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000252                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000252                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000252                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000252                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13282.551460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13282.551460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12285.728663                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12285.728663                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12741.089001                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12741.089001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12741.089001                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12741.089001                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
