#ifndef __ERVP_HBC1_TX_MEMORYMAP_OFFSET_H__
#define __ERVP_HBC1_TX_MEMORYMAP_OFFSET_H__



// total
#define BW_MMAP_OFFSET_ERVP_HBC1_TX 7
#define ERVP_HBC1_TX_ADDR_INTERVAL 8
#define BW_UNUSED_ERVP_HBC1_TX 3
#define NUM_ERVP_HBC1_TX_SUBMODULE 2
#define SUBMODULE_INDEX_ERVP_HBC1_TX_HTX_MODULATOR 0
#define SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR 0x0
#define SUBMODULE_INDEX_ERVP_HBC1_TX_HTX_FRAME 1
#define SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_FRAME 0x40

// submodule htx_modulator
#define BW_MMAP_SUBOFFSET_HTX_MODULATOR 6
#define BW_UNUSED_HTX_MODULATOR 3
#define MMAP_SUBOFFSET_HTX_MODULATOR_SW_RESET 0x0
#define MMAP_SUBOFFSET_HTX_MODULATOR_VERSION 0x8
#define MMAP_SUBOFFSET_HTX_MODULATOR_CONFIG 0x10
#define MMAP_SUBOFFSET_HTX_MODULATOR_NUM_VACANT_BUFFERS 0x18
#define MMAP_SUBOFFSET_HTX_MODULATOR_STATUS 0x20
#define MMAP_SUBOFFSET_HTX_MODULATOR_TRANSFER_FRAME 0x28

#define MMAP_OFFSET_HTX_MODULATOR_SW_RESET (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_SW_RESET)
#define MMAP_OFFSET_HTX_MODULATOR_VERSION (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_VERSION)
#define MMAP_OFFSET_HTX_MODULATOR_CONFIG (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_CONFIG)
#define MMAP_OFFSET_HTX_MODULATOR_NUM_VACANT_BUFFERS (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_NUM_VACANT_BUFFERS)
#define MMAP_OFFSET_HTX_MODULATOR_STATUS (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_STATUS)
#define MMAP_OFFSET_HTX_MODULATOR_TRANSFER_FRAME (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_MODULATOR+MMAP_SUBOFFSET_HTX_MODULATOR_TRANSFER_FRAME)

// submodule htx_frame
#define BW_MMAP_SUBOFFSET_HTX_FRAME 5
#define BW_UNUSED_HTX_FRAME 3
#define MMAP_SUBOFFSET_HTX_FRAME_CLEAR 0x0
#define MMAP_SUBOFFSET_HTX_FRAME_HEADER 0x8
#define MMAP_SUBOFFSET_HTX_FRAME_DATA_INPUT 0x10

#define MMAP_OFFSET_HTX_FRAME_CLEAR (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_FRAME+MMAP_SUBOFFSET_HTX_FRAME_CLEAR)
#define MMAP_OFFSET_HTX_FRAME_HEADER (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_FRAME+MMAP_SUBOFFSET_HTX_FRAME_HEADER)
#define MMAP_OFFSET_HTX_FRAME_DATA_INPUT (SUBMODULE_ADDR_ERVP_HBC1_TX_HTX_FRAME+MMAP_SUBOFFSET_HTX_FRAME_DATA_INPUT)

// reg htx_modulator.status
#define BW_HTX_MODULATOR_STATUS 1
#define HTX_MODULATOR_STATUS_IDLE 0
#define HTX_MODULATOR_STATUS_BUSY 1

// reg htx_modulator.sw_reset
#define BW_HTX_MODULATOR_SW_RESET 1

// reg htx_modulator.version
#define BW_HTX_MODULATOR_VERSION 32

// reg htx_modulator.config
#define BW_HTX_MODULATOR_CONFIG 1

// reg htx_modulator.num_vacant_buffers
#define BW_HTX_MODULATOR_NUM_VACANT_BUFFERS 32

// reg htx_modulator.transfer_frame
#define BW_HTX_MODULATOR_TRANSFER_FRAME 1

// reg htx_frame.clear
#define BW_HTX_FRAME_CLEAR 1

// reg htx_frame.header
#define BW_HTX_FRAME_HEADER 32

// reg htx_frame.data_input
#define BW_HTX_FRAME_DATA_INPUT 32

#endif