library IEEE;
use IEEE.std_logic_1164.all;

entity tank is
	generic(
		x_start, y_start : natural,
		tank_size : natural,
		max_x : natural,
	);
	port(
		-- inputs
		clk, rst : in std_logic;
		speed : in std_logic_vector(2 downto 0);
		
		-- coordinate outputs
		x_out, y_out : out std_logic_vector(9 downto 0);
	);

end entity tank;

architecture behavioral of tank is 
	-- x, y signals
	signal x_t : std_logic_vector(9 downto 0) := std_logic_vector(to_unsigned(x_start, 10));
	signal y_t : std_logic_vector(9 downto 0) := std_logic_vector(to_unsigned(y_start, 10));
	
	-- tank direction
	signal direction : std_logic := 0; -- 0 -> left, 1 -> right
	
	-- state declaration
	type state is (l_dir, r_dir);
	-- l_dir (default)
	-- r_dir

begin
	clk_process process(clk, rst)
	begin
	
	end process;

end architecture behavioral;