I 000060 55 5837          1719229159379 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719229159380 2024.06.24 16:09:19)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3736313239616b2135303e35236c663035316131343132)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 76(_for 14 )
		(_object
			(_cnst(_int k 14 0 76(_arch)))
			(_prcs
				(line__77(_arch 5 0 77(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__86(_arch 6 0 86(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__88(_arch 7 0 88(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 115(_for 15 )
		(_object
			(_cnst(_int k 15 0 115(_arch)))
			(_prcs
				(line__116(_arch 12 0 116(_prcs(_simple)(_trgt(19(_object 1))(19(_object 1))(19(_object 1))(19(_object 1))(19(_object 1)))(_sens(5)(18(_object 1)))(_read(18(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_t 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 45(_arch(_uni))))
		(_sig(_int NextState 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_sig(_int IN1 8 0 57(_arch(_uni))))
		(_sig(_int IN2 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int ZR0 -1 0 61(_arch(_uni))))
		(_sig(_int ZR1 -1 0 61(_arch(_uni))))
		(_sig(_int ZR2 -1 0 61(_arch(_uni))))
		(_sig(_int ZR3 -1 0 61(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_sig(_int LD0 -1 0 61(_arch(_uni))))
		(_sig(_int LD1 -1 0 61(_arch(_uni))))
		(_sig(_int LD2 -1 0 61(_arch(_uni))))
		(_sig(_int LD3 -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 76(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 115(_scalar (_to i 0 i 1))))
		(_prcs
			(line__69(_arch 0 0 69(_assignment(_alias((Z(0))(ZR0)))(_trgt(34(0)))(_sens(20)))))
			(line__70(_arch 1 0 70(_assignment(_alias((Z(1))(ZR1)))(_trgt(34(1)))(_sens(21)))))
			(line__71(_arch 2 0 71(_assignment(_alias((Z(2))(ZR2)))(_trgt(34(2)))(_sens(22)))))
			(line__72(_arch 3 0 72(_assignment(_alias((Z(3))(ZR3)))(_trgt(34(3)))(_sens(23)))))
			(line__73(_arch 4 0 73(_assignment(_trgt(35))(_sens(9(d_3_2)))(_mon))))
			(line__92(_arch 8 0 92(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__103(_arch 9 0 103(_assignment(_trgt(12))(_sens(10)(14)(25)(27)(28)))))
			(line__104(_arch 10 0 104(_assignment(_trgt(11))(_sens(9)(14)(26)))))
			(line__106(_arch 11 0 106(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 13 0 133(_prcs(_simple)(_trgt(14))(_sens(13)(15)(24)))))
			(line__148(_arch 14 0 148(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(ALU(_arch 15 0 155(_prcs(_simple)(_trgt(15))(_sens(16)(17)(29)))))
			(line__164(_arch 16 0 164(_prcs(_simple)(_trgt(4)(18(1))(18(0))(24)(25)(26)(27)(28)(29)(30)(31)(32)(33))(_sens(3)(9)(34))(_read(35)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 17 -1)
)
I 000060 55 5227          1719229908366 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719229908367 2024.06.24 16:21:48)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f0a3f1a0f9a6ace6a4a5e9aba5f7f0f7f2f6a6f6f3)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int CurrentState 2 0 45(_arch(_uni))))
		(_sig(_int NextState 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_read(25)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5220          1719232636908 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232636909 2024.06.24 17:07:16)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5252545159040e4406074b09075552555054045451)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5231          1719232832285 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232832286 2024.06.24 17:10:32)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 8181828f89d7dd97d58298dad48681868387d78782)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5231          1719232955194 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719232955195 2024.06.24 17:12:35)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 9c9e9f93c6cac08acb9385c7c99b9c9b9e9aca9a9f)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 819           1719232995872 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719232995873 2024.06.24 17:13:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8bd9de85d0ddd79d8b8992d0de8c8b8c898ddd8d88)
	(_ent
		(_time 1719232995870)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 39 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719232995880 2024.06.24 17:13:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8bd9d985dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5231          1719233004298 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233004299 2024.06.24 17:13:24)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7177727079272d67267e682a247671767377277772)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 819           1719233004538 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233004539 2024.06.24 17:13:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b5d5958000d074d5b5942000e5c5b5c595d0d5d58)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 39 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233004542 2024.06.24 17:13:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b5d5e580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 977           1719233232004 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233232005 2024.06.24 17:17:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e8e7e2bbe9beb4fee8baf1b3bdefe8efeaeebeeeeb)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233232016 2024.06.24 17:17:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f8f7f5a8f5aeafeffcf9eaa2acfeadfefbfef0fdae)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5231          1719233235613 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233235614 2024.06.24 17:17:15)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 020c090409545e14550d1b59570502050004540401)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 73(_for 14 )
		(_object
			(_cnst(_int k 14 0 73(_arch)))
			(_prcs
				(line__74(_arch 1 0 74(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__83(_arch 2 0 83(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__85(_arch 3 0 85(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__86(_arch 4 0 86(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 113(_for 15 )
		(_object
			(_cnst(_int k 15 0 113(_arch)))
			(_prcs
				(line__114(_arch 9 0 114(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 45(_arch(_uni))))
		(_sig(_int state_next 2 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 47(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 48(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 49(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 49(_arch(_uni))))
		(_sig(_int RIN 6 0 49(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 50(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 50(_arch(_uni))))
		(_sig(_int ZR 7 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 51(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 51(_arch(_uni))))
		(_sig(_int PC 8 0 51(_arch(_uni))))
		(_sig(_int IRNext 8 0 52(_arch(_uni))))
		(_sig(_int PCNext 8 0 52(_arch(_uni))))
		(_sig(_int MData 8 0 57(_arch(_uni))))
		(_sig(_int DataBUS 8 0 57(_arch(_uni))))
		(_sig(_int ALURes 8 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 58(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 58(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 59(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 59(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 60(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 60(_arch(_uni))))
		(_sig(_int BUSSel -1 0 61(_arch(_uni))))
		(_sig(_int LDPC -1 0 61(_arch(_uni))))
		(_sig(_int LDIR -1 0 61(_arch(_uni))))
		(_sig(_int INC -1 0 61(_arch(_uni))))
		(_sig(_int RST -1 0 61(_arch(_uni))))
		(_sig(_int CMD -1 0 61(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 64(_arch(_uni))))
		(_sig(_int index -2 0 65(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 73(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 113(_scalar (_to i 0 i 1))))
		(_prcs
			(line__70(_arch 0 0 70(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__90(_arch 5 0 90(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__101(_arch 6 0 101(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__104(_arch 8 0 104(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 131(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__146(_arch 11 0 146(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__152(_arch 12 0 152(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__155(_arch 13 0 155(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233235831 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233235832 2024.06.24 17:17:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code dcd2d78e868a80cadc8ec58789dbdcdbdeda8adadf)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233235835 2024.06.24 17:17:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code dcd2d08e8a8a8bcbd8ddce8688da89dadfdad4d98a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719233793426 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233793427 2024.06.24 17:26:33)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f6f0a4a6f9a0aae0a0a2efada3f1f6f1f4f0a0f0f5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233828780 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233828781 2024.06.24 17:27:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 154313121943490315470c4e401215121713431316)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233828792 2024.06.24 17:27:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 25732421257372322124377f7123702326232d2073)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719233830604 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719233830605 2024.06.24 17:27:10)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3a6c6a3f626c662c6c6e23616f3d3a3d383c6c3c39)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719233830839 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719233830840 2024.06.24 17:27:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 247273202972783224763d7f712324232622722227)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719233830843 2024.06.24 17:27:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 24727420257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5059          1719234192382 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234192383 2024.06.24 17:33:12)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5f5b5d5c00090349090b46040a585f585d5909595c)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~1}~13 0 46(_array 3((_to i 0 i 1)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234192614 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234192615 2024.06.24 17:33:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4a4e4b48121c165c4a1853111f4d4a4d484c1c4c49)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 48 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234192624 2024.06.24 17:33:12)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 595d5f5a550f0e4e5d584b030d5f0c5f5a5f515c0f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719234572849 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234572850 2024.06.24 17:39:32)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 94c5c19b99c2c882c2c08dcfc19394939692c29297)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234595902 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234595903 2024.06.24 17:39:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aaa8a0fdf2fcf6bcaaffb3f1ffadaaada8acfcaca9)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234595913 2024.06.24 17:39:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aaa8a7fdfefcfdbdaeabb8f0feacffaca9aca2affc)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719234598110 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719234598111 2024.06.24 17:39:58)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4647474449101a5010125f1d134146414440104045)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719234598336 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719234598337 2024.06.24 17:39:58)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2021202429767c362075397b752720272226762623)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719234598340 2024.06.24 17:39:58)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 30313735356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719235454489 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719235454490 2024.06.24 17:54:14)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7d7d7d7c202b216b2b296426287a7d7a7f7b2b7b7e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719235454712 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719235454713 2024.06.24 17:54:14)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5757505459010b4157024e0c025057505551015154)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719235454720 2024.06.24 17:54:14)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 67676767653130706366753d3361326164616f6231)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719235628174 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719235628175 2024.06.24 17:57:08)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f4f2fea4f9a2a8e2a2a0edafa1f3f4f3f6f2a2f2f7)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719235628396 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719235628397 2024.06.24 17:57:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code cfc99d9a909993d9cf9ad6949ac8cfc8cdc999c9cc)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719235628400 2024.06.24 17:57:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code cfc99a9a9c9998d8cbcedd959bc99ac9ccc9c7ca99)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236150736 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236150737 2024.06.24 18:05:50)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3731373239616b2161632e6c623037303531613134)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236150972 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236150973 2024.06.24 18:05:50)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2127262529777d372174387a742621262327772722)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236150976 2024.06.24 18:05:50)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 21272125257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5074          1719236517595 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236517596 2024.06.24 18:11:57)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4214124049141e5414175b19174542454044144441)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236543669 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236543670 2024.06.24 18:12:23)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2026212429767c362075397b752720272226762623)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236543673 2024.06.24 18:12:23)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 20262624257677372421327a742675262326282576)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5074          1719236545946 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236545947 2024.06.24 18:12:25)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code fafca8aaa2aca6ecacafe3a1affdfafdf8fcacfcf9)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 HaltCheck S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236546178 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236546179 2024.06.24 18:12:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e4e2b5b7e9b2b8f2e4b1fdbfb1e3e4e3e6e2b2e2e7)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236546182 2024.06.24 18:12:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code e4e2b2b7e5b2b3f3e0e5f6beb0e2b1e2e7e2ece1b2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236629073 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236629074 2024.06.24 18:13:49)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code bebcebeae2e8e2a8e8eaa7e5ebb9beb9bcb8e8b8bd)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236651743 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236651744 2024.06.24 18:14:11)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3f6a343a606963293f6a26646a383f383d3969393c)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236651755 2024.06.24 18:14:11)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4e1b424c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719236653757 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719236653776 2024.06.24 18:14:13)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3d693e38606b612b6b692466683a3d3a3f3b6b3b3e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719236653996 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719236653997 2024.06.24 18:14:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 184c1a1f194e440e184d01434d1f181f1a1e4e1e1b)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719236654000 2024.06.24 18:14:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 184c1d1f154e4f0f1c190a424c1e4d1e1b1e101d4e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719238745434 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719238745435 2024.06.24 18:49:05)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code c6909493c9909ad09092df9d93c1c6c1c4c090c0c5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719239249675 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719239249676 2024.06.24 18:57:29)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 7072207179262c667025692b257770777276267673)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1719239249690 2024.06.24 18:57:29)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8082d78e85d6d797848192dad486d58683868885d6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5064          1719239251472 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1719239251473 2024.06.24 18:57:31)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 757475747923296323216c2e207275727773237376)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 59(_for 14 )
		(_object
			(_cnst(_int k 14 0 59(_arch)))
			(_prcs
				(line__60(_arch 1 0 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 0 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 0 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 0 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 99(_for 15 )
		(_object
			(_cnst(_int k 15 0 99(_arch)))
			(_prcs
				(line__100(_arch 9 0 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 31(_arch(_uni))))
		(_sig(_int state_next 2 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 35(_arch(_uni))))
		(_sig(_int RIN 6 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 37(_arch(_uni))))
		(_sig(_int PC 8 0 37(_arch(_uni))))
		(_sig(_int IRNext 8 0 38(_arch(_uni))))
		(_sig(_int PCNext 8 0 38(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 46(_arch(_uni))))
		(_sig(_int BUSSel -1 0 47(_arch(_uni))))
		(_sig(_int LDPC -1 0 47(_arch(_uni))))
		(_sig(_int LDIR -1 0 47(_arch(_uni))))
		(_sig(_int INC -1 0 47(_arch(_uni))))
		(_sig(_int RST -1 0 47(_arch(_uni))))
		(_sig(_int CMD -1 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 50(_arch(_uni))))
		(_sig(_int index -2 0 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 0 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 0 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 0 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 0 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 0 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 0 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 0 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 0 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 977           1719239251874 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1719239251875 2024.06.24 18:57:31)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0b0a0d0d505d571d0b5e12505e0c0b0c090d5d0d08)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 71 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093144763 2024.07.04 16:09:04)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9e90cb91cec8c9899a9f8cc4ca98cb989d98969bc8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093157738 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093157739 2024.07.04 16:09:17)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4713104549111b5110465e1c124047404541114144)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5108          1720093157808 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 1 12))
	(_version vef)
	(_time 1720093157809 2024.07.04 16:09:17)
	(_source(\../src/SixBitProcessor.vhd\(\../src/SixBitProcessorWithMultiplier.vhd\)))
	(_parameters tan)
	(_code 95c1c29a99c3c983c3c18ccec09295929793c39396)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 1 59(_for 14 )
		(_object
			(_cnst(_int k 14 1 59(_arch)))
			(_prcs
				(line__60(_arch 1 1 60(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__69(_arch 2 1 69(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__71(_arch 3 1 71(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__72(_arch 4 1 72(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 1 99(_for 15 )
		(_object
			(_cnst(_int k 15 1 99(_arch)))
			(_prcs
				(line__100(_arch 9 1 100(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 1 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 1 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 1 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 1 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 1 31(_arch(_uni))))
		(_sig(_int state_next 2 1 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 1 33(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 1 33(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 1 34(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 1 35(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 1 35(_arch(_uni))))
		(_sig(_int RIN 6 1 35(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 1 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 1 36(_arch(_uni))))
		(_sig(_int ZR 7 1 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 1 37(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 1 37(_arch(_uni))))
		(_sig(_int PC 8 1 37(_arch(_uni))))
		(_sig(_int IRNext 8 1 38(_arch(_uni))))
		(_sig(_int PCNext 8 1 38(_arch(_uni))))
		(_sig(_int MData 8 1 43(_arch(_uni))))
		(_sig(_int DataBUS 8 1 43(_arch(_uni))))
		(_sig(_int ALURes 8 1 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 1 44(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 1 44(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 1 45(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 1 45(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 1 46(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 1 46(_arch(_uni))))
		(_sig(_int BUSSel -1 1 47(_arch(_uni))))
		(_sig(_int LDPC -1 1 47(_arch(_uni))))
		(_sig(_int LDIR -1 1 47(_arch(_uni))))
		(_sig(_int INC -1 1 47(_arch(_uni))))
		(_sig(_int RST -1 1 47(_arch(_uni))))
		(_sig(_int CMD -1 1 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 1 50(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 1 50(_arch(_uni))))
		(_sig(_int index -2 1 51(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 1 59(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 1 99(_scalar (_to i 0 i 1))))
		(_prcs
			(line__56(_arch 0 1 56(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__76(_arch 5 1 76(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__87(_arch 6 1 87(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__88(_arch 7 1 88(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__90(_arch 8 1 90(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 1 117(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__132(_arch 11 1 132(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__138(_arch 12 1 138(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__141(_arch 13 1 141(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 71 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093164575 2024.07.04 16:09:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 02500e0405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1472          1720093209518 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093209519 2024.07.04 16:10:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8c828882d6dad09a8a8f95d7d98b8c8b8e8ada8a8f)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093209531 2024.07.04 16:10:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9b959894cccdcc8c9f9a89c1cf9dce9d989d939ecd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093213492 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093213493 2024.07.04 16:10:13)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0d5b090b505b511b5a0c1456580a0d0a0f0b5b0b0e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093213715 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093213716 2024.07.04 16:10:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f7a1f3a7f9a1abe1f1f4eeaca2f0f7f0f5f1a1f1f4)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093213719 2024.07.04 16:10:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f7a1f4a7f5a1a0e0f3f6e5ada3f1a2f1f4f1fff2a1)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093319327 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093319328 2024.07.04 16:11:59)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 8083878e89d6dc96d78199dbd58780878286d68683)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093319547 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093319548 2024.07.04 16:11:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b585d58000d074d5d5842000e5c5b5c595d0d5d58)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093319551 2024.07.04 16:11:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5b585a580c0d0c4c5f5a49010f5d0e5d585d535e0d)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1472          1720093416388 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093416389 2024.07.04 16:13:36)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a7f2f2f0a9f1fbb1a1a4befcf2a0a7a0a5a1f1a1a4)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093416401 2024.07.04 16:13:36)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code b6e3e4e2b5e0e1a1b2b7a4ece2b0e3b0b5b0beb3e0)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093418581 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093418582 2024.07.04 16:13:38)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3266393739646e2465332b69673532353034643431)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 16 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093418809 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093418810 2024.07.04 16:13:38)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1d49171a404b410b1b1e0446481a1d1a1f1b4b1b1e)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 16 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093418813 2024.07.04 16:13:38)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1d49101a4c4b4a0a191c0f47491b481b1e1b15184b)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093479515 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093479516 2024.07.04 16:14:39)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3c693939666a602a6b3d2567693b3c3b3e3a6a3a3f)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093493304 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093493305 2024.07.04 16:14:53)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1143411619474d071712084a441611161317471712)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093493308 2024.07.04 16:14:53)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 21737625257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093495540 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093495541 2024.07.04 16:14:55)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code cb9acc9e909d97dd9ccad2909ecccbccc9cd9dcdc8)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093495998 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093495999 2024.07.04 16:14:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0f1a5f7a9f6fcb6a6a3b9fbf5a7a0a7a2a6f6a6a3)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093496002 2024.07.04 16:14:55)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0f1a2f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093619186 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093619187 2024.07.04 16:16:59)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code d487d086d98288c283d5cd8f81d3d4d3d6d282d2d7)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1472          1720093619404 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093619405 2024.07.04 16:16:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code aefda5f9f2f8f2b8a8adb7f5fba9aea9aca8f8a8ad)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093619417 2024.07.04 16:16:59)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code beedb2eaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1309          1720093807275 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093807276 2024.07.04 16:20:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 82d7878c89d4de9484819bd9d78582858084d48481)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093807279 2024.07.04 16:20:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 91c4939e95c7c686959083cbc597c49792979994c7)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5234          1720093809479 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720093809480 2024.07.04 16:20:09)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 2d787829707b713b7a2c3476782a2d2a2f2b7b2b2e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720093809709 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720093809710 2024.07.04 16:20:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0753040109515b1101041e5c520007000501510104)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720093809714 2024.07.04 16:20:09)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 17431310154140001316054d4311421114111f1241)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5071          1720096301564 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096301565 2024.07.04 17:01:41)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code db8fdd89808d87cd8cdac2808edcdbdcd9dd8dddd8)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000060 55 5071          1720096320379 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096320380 2024.07.04 17:02:00)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5750025459010b4100564e0c025057505551015154)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096335220 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096335221 2024.07.04 17:02:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5350595059050f4555504a08065453545155055550)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096335224 2024.07.04 17:02:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 53505e5055050444575241090755065550555b5605)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5071          1720096337100 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096337101 2024.07.04 17:02:17)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code a6a4a5f1a9f0fab0f1a7bffdf3a1a6a1a4a0f0a0a5)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 S2 S3 S4 S5 S6 S7 (_to i 0 i 7))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096337335 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096337336 2024.07.04 17:02:17)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9092929f99c6cc86969389cbc59790979296c69693)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096337339 2024.07.04 17:02:17)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0a2a5f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5081          1720096687473 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096687474 2024.07.04 17:08:07)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 4d1b474f101b115b1a435416184a4d4a4f4b1b4b4e)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096704445 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096704446 2024.07.04 17:08:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 96c4c79999c0ca8090958fcdc39196919490c09095)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096704450 2024.07.04 17:08:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a5f7f3f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5081          1720096706553 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096706554 2024.07.04 17:08:26)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code d382d381d9858fc584ddca8886d4d3d4d1d585d5d0)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096706785 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096706786 2024.07.04 17:08:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bdecbae9e0ebe1abbbbea4e6e8babdbabfbbebbbbe)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096706790 2024.07.04 17:08:26)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bdecbde9ecebeaaab9bcafe7e9bbe8bbbebbb5b8eb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5244          1720096825397 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096825398 2024.07.04 17:10:25)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0f5b080950595319580116545a080f080d0959090c)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096837200 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096837201 2024.07.04 17:10:37)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3362323639656f2535302a68663433343135653530)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096837204 2024.07.04 17:10:37)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3362353635656424373221696735663530353b3665)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 5244          1720096839075 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720096839076 2024.07.04 17:10:39)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 86d78c8889d0da90d1889fddd38186818480d08085)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 71(_for 14 )
		(_object
			(_cnst(_int k 14 0 71(_arch)))
			(_prcs
				(line__72(_arch 1 0 72(_prcs(_trgt(5(_object 0))(5(_object 0)))(_sens(0)(1)(6(_object 0)))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(8(_object 0)))(_sens(5(_object 0)))(_read(5(_object 0))))))
				(line__83(_arch 3 0 83(_assignment(_trgt(6(_object 0)))(_sens(5(_object 0))(7(_object 0))(14))(_read(5(_object 0))(7(_object 0))))))
				(line__84(_arch 4 0 84(_assignment(_trgt(24(_object 0)))(_sens(8(_object 0)))(_read(8(_object 0))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_generate ALUMUXs 0 111(_for 15 )
		(_object
			(_cnst(_int k 15 0 111(_arch)))
			(_prcs
				(line__112(_arch 9 0 112(_prcs(_simple)(_trgt(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1))(17(_object 1)))(_sens(5)(16(_object 1)))(_read(16(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 14(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 14(_array 0((_dto i 63 i 0)))))
		(_type(_int State_t 0 15(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_sig(_int Memory 1 0 17(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int state_reg 2 0 43(_arch(_uni))))
		(_sig(_int state_next 2 0 43(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~132 0 45(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 45(_array 3((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 46(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 47(_array 3((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 47(_arch(_uni))))
		(_sig(_int RIN 6 0 47(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 48(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 48(_arch(_uni))))
		(_sig(_int ZR 7 0 48(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~135 0 49(_array -1((_dto i 5 i 0)))))
		(_sig(_int IR 8 0 49(_arch(_uni))))
		(_sig(_int PC 8 0 49(_arch(_uni))))
		(_sig(_int IRNext 8 0 50(_arch(_uni))))
		(_sig(_int PCNext 8 0 50(_arch(_uni))))
		(_sig(_int MData 8 0 55(_arch(_uni))))
		(_sig(_int DataBUS 8 0 55(_arch(_uni))))
		(_sig(_int ALURes 8 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 56(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 56(_array 9((_uto i 0 i 2147483647)))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 57(_array 9((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 11 0 57(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 58(_array 3((_dto i 1 i 0)))))
		(_sig(_int ALUIN 12 0 58(_arch(_uni))))
		(_sig(_int BUSSel -1 0 59(_arch(_uni))))
		(_sig(_int LDPC -1 0 59(_arch(_uni))))
		(_sig(_int LDIR -1 0 59(_arch(_uni))))
		(_sig(_int INC -1 0 59(_arch(_uni))))
		(_sig(_int RST -1 0 59(_arch(_uni))))
		(_sig(_int CMD -1 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 62(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 13 0 62(_arch(_uni))))
		(_sig(_int index -2 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 71(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 111(_scalar (_to i 0 i 1))))
		(_prcs
			(line__68(_arch 0 0 68(_assignment(_trgt(25))(_sens(9(d_3_2)))(_mon))))
			(line__88(_arch 5 0 88(_prcs(_trgt(9)(10))(_sens(0)(1)(11)(12))(_dssslsensitivity 2))))
			(line__99(_arch 6 0 99(_assignment(_trgt(12))(_sens(10)(14)(19)(21)(22)))))
			(line__100(_arch 7 0 100(_assignment(_trgt(11))(_sens(9)(14)(20)))))
			(line__102(_arch 8 0 102(_prcs(_trgt(3))(_sens(0)(1)(4))(_dssslsensitivity 2))))
			(BUSMUX(_arch 10 0 129(_prcs(_simple)(_trgt(14))(_sens(13)(15)(18)))))
			(line__144(_arch 11 0 144(_assignment(_trgt(13))(_sens(2)(10))(_mon))))
			(line__150(_arch 12 0 150(_assignment(_trgt(15))(_sens(17(1))(17(0))(23)))))
			(line__153(_arch 13 0 153(_prcs(_simple)(_trgt(4)(7)(7(3))(7(2))(7(1))(7(0))(16(1))(16(0))(18)(19)(20)(21)(22)(23))(_sens(3)(9)(24))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (7)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 14 -1)
)
I 000056 55 1309          1720096839296 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720096839297 2024.07.04 17:10:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 6130336169373d776762783a346661666367376762)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 54(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 22(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 22(_array 0((_dto i 63 i 0)))))
		(_sig(_int Memory 1 0 23(_arch(_uni((0(_string \"000000"\))(1(_string \"000111"\))(2(_string \"000100"\))(3(_string \"000100"\))(4(_string \"010001"\))(_others(_string \"111111"\)))))))
		(_prcs
			(line__61(_arch 0 0 61(_assignment(_trgt(1)))))
			(line__63(_arch 1 0 63(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 72 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720096839300 2024.07.04 17:10:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 61303461653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 977           1720179921552 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720179921553 2024.07.05 16:15:21)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9bc99194c0cdc78d9bce82c0ce9c9b9c999dcd9d98)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720179921564 2024.07.05 16:15:21)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code abf9a6fcfcfdfcbcafaab9f1ffadfeada8ada3aefd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4953          1720180008132 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720180008133 2024.07.05 16:16:48)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code cdc99c98909b91db99cdd49698cacdcacfcb9bcbce)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 81(_for 14 )
		(_object
			(_cnst(_int k 14 0 81(_arch)))
			(_prcs
				(line__82(_arch 0 0 82(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(5(_object 0)))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__91(_arch 1 0 91(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
				(line__93(_arch 2 0 93(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0))(6(_object 0))(11))(_read(4(_object 0))(6(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 116(_for 15 )
		(_object
			(_cnst(_int k 15 0 116(_arch)))
			(_prcs
				(line__117(_arch 6 0 117(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 18(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 20(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 22(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 24(_arch(_uni))))
		(_sig(_int state_next 0 0 24(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 27(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 27(_arch(_uni))))
		(_sig(_int RIN 6 0 27(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 30(_arch(_uni))))
		(_sig(_int ZR 7 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 32(_arch(_uni))))
		(_sig(_int PCNext 8 0 32(_arch(_uni))))
		(_sig(_int MData 8 0 34(_arch(_uni))))
		(_sig(_int DataBUS 8 0 34(_arch(_uni))))
		(_sig(_int ALURes 8 0 34(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 37(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 37(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 39(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 39(_arch(_uni))))
		(_sig(_int CMD -1 0 41(_arch(_uni))))
		(_sig(_int IR 8 0 43(_arch(_uni))))
		(_sig(_int PC 8 0 43(_arch(_uni))))
		(_sig(_int LDPC -1 0 45(_arch(_uni))))
		(_sig(_int LDIR -1 0 45(_arch(_uni))))
		(_sig(_int INC -1 0 45(_arch(_uni))))
		(_sig(_int RST -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 11 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 47(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 50(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 81(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 116(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 3 0 98(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__109(_arch 4 0 109(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__110(_arch 5 0 110(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 134(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__149(_arch 8 0 149(_assignment(_trgt(10))(_sens(18)(24))(_mon))))
			(line__155(_arch 9 0 155(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__158(_arch 10 0 158(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(17)(23))(_mon)(_read(7)))))
			(line__239(_arch 11 0 239(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 12 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720180039848 2024.07.05 16:17:19)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code b4e1b7e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 977           1720180074159 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720180074160 2024.07.05 16:17:54)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bcb8ebe8e6eae0aabce9a5e7e9bbbcbbbebaeababf)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720180074164 2024.07.05 16:17:54)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code bcb8ece8eaeaebabb8bdaee6e8bae9babfbab4b9ea)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4953          1720180076039 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720180076040 2024.07.05 16:17:56)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0f0c0909505953195b0f16545a080f080d0959090c)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 81(_for 14 )
		(_object
			(_cnst(_int k 14 0 81(_arch)))
			(_prcs
				(line__82(_arch 0 0 82(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(5(_object 0)))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__91(_arch 1 0 91(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
				(line__93(_arch 2 0 93(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0))(6(_object 0))(11))(_read(4(_object 0))(6(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 116(_for 15 )
		(_object
			(_cnst(_int k 15 0 116(_arch)))
			(_prcs
				(line__117(_arch 6 0 117(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 18(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 20(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 22(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 24(_arch(_uni))))
		(_sig(_int state_next 0 0 24(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 27(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 27(_arch(_uni))))
		(_sig(_int RIN 6 0 27(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 30(_arch(_uni))))
		(_sig(_int ZR 7 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 32(_arch(_uni))))
		(_sig(_int PCNext 8 0 32(_arch(_uni))))
		(_sig(_int MData 8 0 34(_arch(_uni))))
		(_sig(_int DataBUS 8 0 34(_arch(_uni))))
		(_sig(_int ALURes 8 0 34(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 37(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 37(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 39(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 39(_arch(_uni))))
		(_sig(_int CMD -1 0 41(_arch(_uni))))
		(_sig(_int IR 8 0 43(_arch(_uni))))
		(_sig(_int PC 8 0 43(_arch(_uni))))
		(_sig(_int LDPC -1 0 45(_arch(_uni))))
		(_sig(_int LDIR -1 0 45(_arch(_uni))))
		(_sig(_int INC -1 0 45(_arch(_uni))))
		(_sig(_int RST -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 46(_array -1((_dto i 3 i 0)))))
		(_sig(_int Z 11 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 47(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 47(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 50(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 81(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 116(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 3 0 98(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__109(_arch 4 0 109(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__110(_arch 5 0 110(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 134(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__149(_arch 8 0 149(_assignment(_trgt(10))(_sens(18)(24))(_mon))))
			(line__155(_arch 9 0 155(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__158(_arch 10 0 158(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(17)(23))(_mon)(_read(7)))))
			(line__239(_arch 11 0 239(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 12 -1)
)
I 000056 55 977           1720180076267 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720180076268 2024.07.05 16:17:56)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code faf9fcaaa2aca6ecfaafe3a1affdfafdf8fcacfcf9)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720180076271 2024.07.05 16:17:56)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code faf9fbaaaeacadedfefbe8a0aefcaffcf9fcf2ffac)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4821          1720180967533 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720180967534 2024.07.05 16:32:47)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7b282e7a202d276d2f7b62202e7c7b7c797d2d7d78)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 82(_for 13 )
		(_object
			(_cnst(_int k 13 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(5(_object 0)))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__92(_arch 1 0 92(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
				(line__94(_arch 2 0 94(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0))(6(_object 0))(11))(_read(4(_object 0))(6(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 116(_for 14 )
		(_object
			(_cnst(_int k 14 0 116(_arch)))
			(_prcs
				(line__117(_arch 6 0 117(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 18(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 20(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 22(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 24(_arch(_uni))))
		(_sig(_int state_next 0 0 24(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 27(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 27(_arch(_uni))))
		(_sig(_int RIN 6 0 27(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 30(_arch(_uni))))
		(_sig(_int ZR 7 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 32(_arch(_uni))))
		(_sig(_int PCNext 8 0 32(_arch(_uni))))
		(_sig(_int MData 8 0 34(_arch(_uni))))
		(_sig(_int DataBUS 8 0 34(_arch(_uni))))
		(_sig(_int ALURes 8 0 34(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 37(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 37(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 39(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 39(_arch(_uni))))
		(_sig(_int CMD -1 0 41(_arch(_uni))))
		(_sig(_int IR 8 0 43(_arch(_uni))))
		(_sig(_int PC 8 0 43(_arch(_uni))))
		(_sig(_int LDPC -1 0 45(_arch(_uni))))
		(_sig(_int LDIR -1 0 45(_arch(_uni))))
		(_sig(_int INC -1 0 45(_arch(_uni))))
		(_sig(_int RST -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 48(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 51(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 82(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 116(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 3 0 98(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__109(_arch 4 0 109(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__110(_arch 5 0 110(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 134(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__149(_arch 8 0 149(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__155(_arch 9 0 155(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__158(_arch 10 0 158(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__239(_arch 11 0 239(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 12 -1)
)
I 000060 55 4821          1720181004449 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720181004450 2024.07.05 16:33:24)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code b5b4e0e1b9e3e9a3e1b5aceee0b2b5b2b7b3e3b3b6)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 82(_for 13 )
		(_object
			(_cnst(_int k 13 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(5(_object 0)))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__92(_arch 1 0 92(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
				(line__94(_arch 2 0 94(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0))(6(_object 0))(11))(_read(4(_object 0))(6(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 116(_for 14 )
		(_object
			(_cnst(_int k 14 0 116(_arch)))
			(_prcs
				(line__117(_arch 6 0 117(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 18(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 20(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 22(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 24(_arch(_uni))))
		(_sig(_int state_next 0 0 24(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 27(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 27(_arch(_uni))))
		(_sig(_int RIN 6 0 27(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 30(_arch(_uni))))
		(_sig(_int ZR 7 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 32(_arch(_uni))))
		(_sig(_int PCNext 8 0 32(_arch(_uni))))
		(_sig(_int MData 8 0 34(_arch(_uni))))
		(_sig(_int DataBUS 8 0 34(_arch(_uni))))
		(_sig(_int ALURes 8 0 34(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 37(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 37(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 39(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 39(_arch(_uni))))
		(_sig(_int CMD -1 0 41(_arch(_uni))))
		(_sig(_int IR 8 0 43(_arch(_uni))))
		(_sig(_int PC 8 0 43(_arch(_uni))))
		(_sig(_int LDPC -1 0 45(_arch(_uni))))
		(_sig(_int LDIR -1 0 45(_arch(_uni))))
		(_sig(_int INC -1 0 45(_arch(_uni))))
		(_sig(_int RST -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 48(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 51(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 82(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 116(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 3 0 98(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__109(_arch 4 0 109(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__110(_arch 5 0 110(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 134(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__149(_arch 8 0 149(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__155(_arch 9 0 155(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__158(_arch 10 0 158(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__239(_arch 11 0 239(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 12 -1)
)
I 000056 55 977           1720181019823 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720181019824 2024.07.05 16:33:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code b5e3e4e1b9e3e9a3b5e0aceee0b2b5b2b7b3e3b3b6)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720181019827 2024.07.05 16:33:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code c4929291c59293d3c0c5d69e90c291c2c7c2ccc192)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4821          1720181021667 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720181021668 2024.07.05 16:33:41)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code f8adf9a8f9aea4eeacf8e1a3adfff8fffafeaefefb)
	(_ent
		(_time 1719228068076)
	)
	(_generate Registers 0 82(_for 13 )
		(_object
			(_cnst(_int k 13 0 82(_arch)))
			(_prcs
				(line__83(_arch 0 0 83(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(5(_object 0)))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__92(_arch 1 0 92(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
				(line__94(_arch 2 0 94(_assignment(_trgt(5(_object 0)))(_sens(4(_object 0))(6(_object 0))(11))(_read(4(_object 0))(6(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 116(_for 14 )
		(_object
			(_cnst(_int k 14 0 116(_arch)))
			(_prcs
				(line__117(_arch 6 0 117(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 18(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 18(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 20(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 22(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 22(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 24(_arch(_uni))))
		(_sig(_int state_next 0 0 24(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 27(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 27(_arch(_uni))))
		(_sig(_int RIN 6 0 27(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 30(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 30(_arch(_uni))))
		(_sig(_int ZR 7 0 30(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 32(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 32(_arch(_uni))))
		(_sig(_int PCNext 8 0 32(_arch(_uni))))
		(_sig(_int MData 8 0 34(_arch(_uni))))
		(_sig(_int DataBUS 8 0 34(_arch(_uni))))
		(_sig(_int ALURes 8 0 34(_arch(_uni))))
		(_sig(_int BUSSel -1 0 35(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 37(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 37(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 39(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 39(_arch(_uni))))
		(_sig(_int CMD -1 0 41(_arch(_uni))))
		(_sig(_int IR 8 0 43(_arch(_uni))))
		(_sig(_int PC 8 0 43(_arch(_uni))))
		(_sig(_int LDPC -1 0 45(_arch(_uni))))
		(_sig(_int LDIR -1 0 45(_arch(_uni))))
		(_sig(_int INC -1 0 45(_arch(_uni))))
		(_sig(_int RST -1 0 45(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 48(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 48(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 51(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 82(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 116(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 3 0 98(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__109(_arch 4 0 109(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__110(_arch 5 0 110(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 134(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__149(_arch 8 0 149(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__155(_arch 9 0 155(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__158(_arch 10 0 158(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__239(_arch 11 0 239(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 12 -1)
)
I 000056 55 977           1720181021895 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720181021896 2024.07.05 16:33:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code d386d381d9858fc5d386ca8886d4d3d4d1d585d5d0)
	(_ent
		(_time 1719232995869)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720181021899 2024.07.05 16:33:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code d386d481d58584c4d7d2c18987d586d5d0d5dbd685)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4889          1720182927451 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 13))
	(_version vef)
	(_time 1720182927452 2024.07.05 17:05:27)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 6d39696d303b317b396a7436386a6d6a6f6b3b6b6e)
	(_ent
		(_time 1720182564065)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 15 -1)
)
I 000074 55 4931          1720183028011 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720183028012 2024.07.05 17:07:08)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 4042434249161c561447591b154740474246164643)
	(_ent
		(_time 1720183028006)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000074 55 4931          1720183038830 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720183038831 2024.07.05 17:07:18)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 7c7c2e7d262a206a287b6527297b7c7b7e7a2a7a7f)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1242          1720183085340 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720183085341 2024.07.05 17:08:05)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3034333539666c263133296b653730373236663633)
	(_ent
		(_time 1720183085337)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessor)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 56 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720183085354 2024.07.05 17:08:05)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 30343435356667273431226a643665363336383566)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 1312          1720183086955 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720183086956 2024.07.05 17:08:06)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 797d7c78792f256f787a60222c7e797e7b7f2f7f7a)
	(_ent
		(_time 1720183086953)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720183086968 2024.07.05 17:08:06)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 898d8b8785dfde9e8d889bd3dd8fdc8f8a8f818cdf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 4931          1720183095080 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720183095081 2024.07.05 17:08:15)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 3634333339606a2062312f6d633136313430603035)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720183095314 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720183095315 2024.07.05 17:08:15)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2123252529777d372022387a742621262327772722)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720183095318 2024.07.05 17:08:15)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 21232225257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 4975          1720184606409 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184606410 2024.07.05 17:33:26)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code d6d7d084d9808ac082d1cf8d83d1d6d1d4d080d0d5)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 8 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720184642333 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184642334 2024.07.05 17:34:02)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2879292c297e743e292b31737d2f282f2a2e7e2e2b)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184642337 2024.07.05 17:34:02)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 28792e2c257e7f3f2c293a727c2e7d2e2b2e202d7e)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 4975          1720184653971 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184653972 2024.07.05 17:34:13)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code a1a7f4f6a9f7fdb7f5a6b8faf4a6a1a6a3a7f7a7a2)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 8 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720184654198 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184654199 2024.07.05 17:34:14)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 7c797f7d262a206a7d7f6527297b7c7b7e7a2a7a7f)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184654202 2024.07.05 17:34:14)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 8b8e8f85dcdddc9c8f8a99d1df8dde8d888d838edd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5089          1720184760862 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184760863 2024.07.05 17:36:00)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 2c782e28767a703a782b3577792b2c2b2e2a7a2a2f)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 13 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 14 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 15 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 8 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__139(_arch 9 0 139(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__142(_arch 10 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 16)))(_read(24(_range 17))))))
			(line__145(_arch 11 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 12 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 18 -1)
)
I 000056 55 1312          1720184779081 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184779082 2024.07.05 17:36:19)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 56515d5559000a4057564f0d035156515450005055)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(1)))))
			(line__48(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 57 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184779093 2024.07.05 17:36:19)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 66616a66653031716267743c3260336065606e6330)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5089          1720184785930 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184785931 2024.07.05 17:36:25)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 1217121519444e0446150b49471512151014441411)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 14 )
		(_object
			(_cnst(_int k 14 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 15 )
		(_object
			(_cnst(_int k 15 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 13 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 14 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 15 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 8 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__139(_arch 9 0 139(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__142(_arch 10 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 16)))(_read(24(_range 17))))))
			(line__145(_arch 11 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 12 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 18 -1)
)
I 000056 55 1312          1720184786158 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184786159 2024.07.05 17:36:26)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code fcf9fcaca6aaa0eafdfce5a7a9fbfcfbfefaaafaff)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__46(_arch 0 0 46(_assignment(_trgt(1)))))
			(line__48(_arch 1 0 48(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 57 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184786162 2024.07.05 17:36:26)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code fcf9fbacaaaaabebf8fdeea6a8faa9fafffaf4f9aa)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5192          1720184817128 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184817129 2024.07.05 17:36:57)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code f5fba5a5f9a3a9e3a1f2ecaea0f2f5f2f7f3a3f3f6)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 15 )
		(_object
			(_cnst(_int k 15 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 16 )
		(_object
			(_cnst(_int k 16 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 13 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 14 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 15 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 63(_array -2((_dto c 16 i 0)))))
		(_sig(_int multRes 14 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__139(_arch 9 0 139(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__142(_arch 10 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 17)))(_read(24(_range 18))))))
			(line__145(_arch 11 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 12 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 19 -1)
)
I 000056 55 1312          1720184846567 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184846568 2024.07.05 17:37:26)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code f3f4a6a3f9a5afe5f2f0eaa8a6f4f3f4f1f5a5f5f0)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184846571 2024.07.05 17:37:26)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code f3f4a1a3f5a5a4e4f7f2e1a9a7f5a6f5f0f5fbf6a5)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5192          1720184849950 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720184849951 2024.07.05 17:37:29)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 3137663439676d276536286a643631363337673732)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 15 )
		(_object
			(_cnst(_int k 15 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(5(_object 1)))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
				(line__81(_arch 2 0 81(_assignment(_trgt(5(_object 1)))(_sens(4(_object 1))(6(_object 1))(11))(_read(4(_object 1))(6(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 16 )
		(_object
			(_cnst(_int k 16 0 103(_arch)))
			(_prcs
				(line__104(_arch 6 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 13 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 14 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 15 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 63(_array -2((_dto c 16 i 0)))))
		(_sig(_int multRes 14 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 3 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 4 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 5 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 7 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 8 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__139(_arch 9 0 139(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__142(_arch 10 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 17)))(_read(24(_range 18))))))
			(line__145(_arch 11 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 12 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 19 -1)
)
I 000056 55 1312          1720184850180 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720184850181 2024.07.05 17:37:30)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 0c0a5a0a565a501a0d0f1557590b0c0b0e0a5a0a0f)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720184850184 2024.07.05 17:37:30)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 1c1a4d1b4a4a4b0b181d0e46481a491a1f1a14194a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4680          1720187778596 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720187778597 2024.07.05 18:26:18)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 3266653739646e2430353b362669633530346434313437)
	(_ent
		(_time 1720187778592)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 129(_for 14 )
		(_object
			(_cnst(_int k 14 0 129(_arch)))
			(_prcs
				(line__130(_arch 5 0 130(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 129(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__122(_arch 3 0 122(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__123(_arch 4 0 123(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 6 0 147(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__162(_arch 7 0 162(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__168(_arch 8 0 168(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__171(_arch 9 0 171(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__252(_arch 10 0 252(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 11 -1)
)
I 000056 55 977           1720187799162 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720187799163 2024.07.05 18:26:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 8482d38a89d2d89284d19ddfd18384838682d28287)
	(_ent
		(_time 1720187799160)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720187799175 2024.07.05 18:26:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 9492c49b95c2c383909586cec092c19297929c91c2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4680          1720187801565 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720187801566 2024.07.05 18:26:41)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code ebeeeeb8b0bdb7fde9ece2efffb0baece9edbdede8edee)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 129(_for 14 )
		(_object
			(_cnst(_int k 14 0 129(_arch)))
			(_prcs
				(line__130(_arch 5 0 130(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 129(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__122(_arch 3 0 122(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__123(_arch 4 0 123(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 6 0 147(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__162(_arch 7 0 162(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__168(_arch 8 0 168(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__171(_arch 9 0 171(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__252(_arch 10 0 252(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 11 -1)
)
I 000056 55 977           1720187801792 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720187801793 2024.07.05 18:26:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code d5d0d187d98389c3d580cc8e80d2d5d2d7d383d3d6)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720187801796 2024.07.05 18:26:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code d5d0d687d58382c2d1d4c78f81d380d3d6d3ddd083)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5043          1720188383878 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720188383879 2024.07.05 18:36:23)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 9394999c99c5cf85c7948ac8c69493949195c59590)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 69(_for 15 )
		(_object
			(_cnst(_int k 15 0 69(_arch)))
			(_prcs
				(line__70(_arch 0 0 70(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__79(_arch 1 0 79(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 103(_for 16 )
		(_object
			(_cnst(_int k 16 0 103(_arch)))
			(_prcs
				(line__104(_arch 5 0 104(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 19(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 21(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 23(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 23(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 25(_arch(_uni))))
		(_sig(_int state_next 0 0 25(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 28(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 28(_arch(_uni))))
		(_sig(_int RIN 6 0 28(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 31(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 31(_arch(_uni))))
		(_sig(_int ZR 7 0 31(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 33(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 33(_arch(_uni))))
		(_sig(_int PCNext 8 0 33(_arch(_uni))))
		(_sig(_int MData 8 0 35(_arch(_uni))))
		(_sig(_int DataBUS 8 0 35(_arch(_uni))))
		(_sig(_int ALURes 8 0 35(_arch(_uni))))
		(_sig(_int BUSSel -2 0 36(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 38(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 38(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 40(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 42(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 42(_arch(_uni))))
		(_sig(_int IR 8 0 44(_arch(_uni))))
		(_sig(_int PC 8 0 44(_arch(_uni))))
		(_sig(_int LDPC -2 0 46(_arch(_uni))))
		(_sig(_int LDIR -2 0 46(_arch(_uni))))
		(_sig(_int INC -2 0 46(_arch(_uni))))
		(_sig(_int RST -2 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 49(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 49(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 52(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 63(_array -2((_dto c 15 i 0)))))
		(_sig(_int multRes 14 0 63(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 69(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 103(_scalar (_to i 0 i 1))))
		(_prcs
			(line__85(_arch 2 0 85(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__96(_arch 3 0 96(_assignment(_trgt(9))(_sens(11)(18)(19)(21)(22)))))
			(line__97(_arch 4 0 97(_assignment(_trgt(8))(_sens(11)(17)(20)))))
			(BUSMUX(_arch 6 0 121(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__136(_arch 7 0 136(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__139(_arch 8 0 139(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__142(_arch 9 0 142(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 16)))(_read(24(_range 17))))))
			(line__145(_arch 10 0 145(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__234(_arch 11 0 234(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 18 -1)
)
I 000060 55 4559          1720188428397 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720188428398 2024.07.05 18:37:08)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7722737679212b6175707f70632c267075712171747172)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__175(_arch 5 0 175(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__181(_arch 6 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 7 0 184(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__265(_arch 8 0 265(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 9 -1)
)
I 000056 55 977           1720188444081 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720188444082 2024.07.05 18:37:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code beefb9eae2e8e2a8beeba7e5ebb9beb9bcb8e8b8bd)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720188444085 2024.07.05 18:37:24)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code beefbeeaeee8e9a9babface4eab8ebb8bdb8b6bbe8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4559          1720188450415 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720188450416 2024.07.05 18:37:30)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7671217779202a6074717e71622d277174702070757073)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__175(_arch 5 0 175(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__181(_arch 6 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 7 0 184(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__265(_arch 8 0 265(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 9 -1)
)
I 000056 55 977           1720188450642 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720188450643 2024.07.05 18:37:30)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 6166376169373d776134783a346661666367376762)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720188450646 2024.07.05 18:37:30)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 61663061653736766560733b356734676267696437)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4732          1720188655312 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720188655313 2024.07.05 18:40:55)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code e1e4b6b2e9b7bdf7e3e6e9e6f5bab0e6e3e7b7e7e2e7e4)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(6(3))(6(2))(6(1))(6(0))(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__265(_arch 9 0 265(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000060 55 4722          1720188961056 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720188961057 2024.07.05 18:46:01)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 37643c3239616b2135303e65236c663035316131343132)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720188991290 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720188991291 2024.07.05 18:46:31)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4142174349171d574114581a144641464347174742)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720188991294 2024.07.05 18:46:31)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 51520052550706465550430b055704575257595407)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4722          1720188993048 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720188993049 2024.07.05 18:46:33)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 2725212329717b3125202e75337c762025217121242122)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720188993271 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720188993272 2024.07.05 18:46:33)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0200070409545e1402571b59570502050004540401)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720188993275 2024.07.05 18:46:33)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 0200000405545515060310585604570401040a0754)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4728          1720189122260 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189122261 2024.07.05 18:48:42)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code eae9bdb9b2bcb6fce8ede3b8feb1bbede8ecbcece9ecef)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189140760 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189140761 2024.07.05 18:49:00)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 1e101b19424842081e4b07454b191e191c1848181d)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189140764 2024.07.05 18:49:00)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 2e202c2a7e7879392a2f3c747a287b282d28262b78)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4728          1720189142436 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189142437 2024.07.05 18:49:02)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code b6b8e6e2b9e0eaa0b4b1bfe4a2ede7b1b4b0e0b0b5b0b3)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(18)(23))(_mon))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189142668 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189142669 2024.07.05 18:49:02)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0aef7f7a9f6fcb6a0f5b9fbf5a7a0a7a2a6f6a6a3)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189142672 2024.07.05 18:49:02)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a0aef0f7a5f6f7b7a4a1b2faf4a6f5a6a3a6a8a5f6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4722          1720189310713 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189310714 2024.07.05 18:51:50)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0f0a5909505953190d08065d1b545e080d0959090c090a)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189328179 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189328180 2024.07.05 18:52:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3c3c3d39666a602a3c692567693b3c3b3e3a6a3a3f)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189328194 2024.07.05 18:52:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4c4c4a4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4722          1720189330008 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189330009 2024.07.05 18:52:10)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 60606a6069363c7662676932743b316762663666636665)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 13 )
		(_object
			(_cnst(_int k 13 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 14 )
		(_object
			(_cnst(_int k 14 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_sig(_int memory_read_address -2 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189330244 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189330245 2024.07.05 18:52:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4b4b1949101d175d4b1e52101e4c4b4c494d1d4d48)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189330248 2024.07.05 18:52:10)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5a5a0f590e0c0d4d5e5b48000e5c0f5c595c525f0c)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4794          1720189736844 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189736845 2024.07.05 18:58:56)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 9ccaca93c6cac08a9e9b95ce88c7cd9b9e9aca9a9f9a99)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189753398 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189753399 2024.07.05 18:59:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3f6d6a3a606963293f6a26646a383f383d3969393c)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189753402 2024.07.05 18:59:13)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4e1c1c4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4794          1720189755553 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720189755554 2024.07.05 18:59:15)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code abfaaffcf0fdf7bda9aca2f9bff0faaca9adfdada8adae)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__263(_arch 9 0 263(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720189755779 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720189755780 2024.07.05 18:59:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 95c49e9a99c3c98395c08ccec09295929793c39396)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720189755783 2024.07.05 18:59:15)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 95c4999a95c3c282919487cfc193c09396939d90c3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4812          1720190177897 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720190177898 2024.07.05 19:06:17)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 7372797279252f6571747a206728227471752575707576)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__262(_arch 9 0 262(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000060 55 4812          1720190303524 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720190303525 2024.07.05 19:08:23)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 2c2e2b28767a703a2e2b257838777d2b2e2a7a2a2f2a29)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__261(_arch 9 0 261(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 819           1720190312002 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720190312003 2024.07.05 19:08:31)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5050565359060c465052490b055750575256065653)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 39 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720190312010 2024.07.05 19:08:32)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 50505153550607475451420a045605565356585506)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000056 55 977           1720190319259 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720190319260 2024.07.05 19:08:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code a2aca0f5a9f4feb4a2f7bbf9f7a5a2a5a0a4f4a4a1)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720190319271 2024.07.05 19:08:39)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code b2bcb7e6b5e4e5a5b6b3a0e8e6b4e7b4b1b4bab7e4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4812          1720190320844 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720190320845 2024.07.05 19:08:40)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code dcd2d88e868a80cadedbd588c8878ddbdeda8adadfdad9)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__261(_arch 9 0 261(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720190321078 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720190321079 2024.07.05 19:08:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code c6c8cd93c9909ad0c693df9d93c1c6c1c4c090c0c5)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720190321082 2024.07.05 19:08:41)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code c6c8ca93c59091d1c2c7d49c92c093c0c5c0cec390)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5210          1720343785197 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720343785198 2024.07.07 13:46:25)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 6b6d686b303d377d696c63697f303a6c696d3d6d686d6e)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 17 )
		(_object
			(_cnst(_int k 17 0 142(_arch)))
			(_prcs
				(line__143(_arch 4 0 143(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 15 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__99(_arch 2 0 99(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__111(_arch 3 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 5 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 6 0 174(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__175(_arch 7 0 175(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__178(_arch 8 0 178(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__181(_arch 9 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 16)))(_read(24(_range 17))))))
			(line__184(_arch 10 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__270(_arch 11 0 270(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 18 -1)
)
I 000056 55 1312          1720343853662 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720343853663 2024.07.07 13:47:33)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code d0d68182d9868cc6d1d3c98b85d7d0d7d2d686d6d3)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720343853675 2024.07.07 13:47:33)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code e0e6b6b3e5b6b7f7e4e1f2bab4e6b5e6e3e6e8e5b6)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5210          1720343855823 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720343855824 2024.07.07 13:47:35)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 4c494b4e161a105a4e4b444e58171d4b4e4a1a4a4f4a49)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 17 )
		(_object
			(_cnst(_int k 17 0 142(_arch)))
			(_prcs
				(line__143(_arch 4 0 143(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 12 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 13 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 15 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__99(_arch 2 0 99(_prcs(_trgt(17)(18))(_sens(0)(1)(8)(9))(_dssslsensitivity 2))))
			(line__111(_arch 3 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 5 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 6 0 174(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__175(_arch 7 0 175(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__178(_arch 8 0 178(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__181(_arch 9 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 16)))(_read(24(_range 17))))))
			(line__184(_arch 10 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__270(_arch 11 0 270(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 18 -1)
)
I 000056 55 1312          1720343856061 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720343856062 2024.07.07 13:47:36)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 3732313239616b2136342e6c623037303531613134)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720343856065 2024.07.07 13:47:36)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 37323632356160203336256d6331623134313f3261)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5118          1720344003694 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720344003695 2024.07.07 13:50:03)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code e0e1e6b3e9b6bcf6e2e7e9b6f4bbb1e7e2e6b6e6e3e6e5)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__259(_arch 10 0 259(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720344020820 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720344020821 2024.07.07 13:50:20)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code c593ce90c99399d3c4c6dc9e90c2c5c2c7c393c3c6)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720344020832 2024.07.07 13:50:20)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code d482d886d58283c3d0d5c68e80d281d2d7d2dcd182)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5118          1720344022608 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720344022609 2024.07.07 13:50:22)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code ca9c9f9f929c96dcc8cdc39cde919bcdc8cc9cccc9cccf)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__259(_arch 10 0 259(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720344022840 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720344022841 2024.07.07 13:50:22)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code b4e1b7e0b9e2e8a2b5b7adefe1b3b4b3b6b2e2b2b7)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720344022844 2024.07.07 13:50:22)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code b4e1b0e0b5e2e3a3b0b5a6eee0b2e1b2b7b2bcb1e2)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5121          1720344195419 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720344195420 2024.07.07 13:53:15)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code d6d4d784d9808ac0d4d1df80c28d87d1d4d080d0d5d0d3)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__259(_arch 10 0 259(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720344218907 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720344218908 2024.07.07 13:53:38)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 92c4c49d99c4ce8493918bc9c79592959094c49491)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720344218920 2024.07.07 13:53:38)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code a2f4f3f5a5f4f5b5a6a3b0f8f6a4f7a4a1a4aaa7f4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5121          1720344220866 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720344220867 2024.07.07 13:53:40)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 346131313962682236333d62206f653336326232373231)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HaltCheck S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__259(_arch 10 0 259(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720344221094 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720344221095 2024.07.07 13:53:41)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 1e4b1a19424842081f1d07454b191e191c1848181d)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720344221098 2024.07.07 13:53:41)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 1e4b1d194e4849091a1f0c444a184b181d18161b48)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4806          1720344772644 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720344772645 2024.07.07 14:02:52)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 999c9b9699cfc58f9b9e90cd8dc2c89e9b9fcf9f9a9f9c)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__261(_arch 9 0 261(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000060 55 4806          1720344882653 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720344882654 2024.07.07 14:04:42)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 580c0d5b590e044e5a5f510d4c03095f5a5e0e5e5b5e5d)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__260(_arch 9 0 260(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720344904546 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720344904547 2024.07.07 14:05:04)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code dbdedc89808d87cddb8ec2808edcdbdcd9dd8dddd8)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720344904558 2024.07.07 14:05:04)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code ebeeebb8bcbdbcfcefeaf9b1bfedbeede8ede3eebd)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4806          1720344907059 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720344907060 2024.07.07 14:05:07)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code afaaf9f8f0f9f3b9ada8a6fabbf4fea8ada9f9a9aca9aa)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__105(_arch 1 0 105(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 142(_for 15 )
		(_object
			(_cnst(_int k 15 0 142(_arch)))
			(_prcs
				(line__143(_arch 3 0 143(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 142(_scalar (_to i 0 i 1))))
		(_prcs
			(line__111(_arch 2 0 111(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 160(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__174(_arch 5 0 174(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__175(_arch 6 0 175(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__181(_arch 7 0 181(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__184(_arch 8 0 184(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__260(_arch 9 0 260(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720344907293 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720344907294 2024.07.07 14:05:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 999ccc9699cfc58f99cc80c2cc9e999e9b9fcf9f9a)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720344907302 2024.07.07 14:05:07)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 999ccb9695cfce8e9d988bc3cd9fcc9f9a9f919ccf)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5115          1720345211319 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345211320 2024.07.07 14:10:11)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 297a292d297f753f2b2e20273d72782e2b2f7f2f2a2f2c)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__258(_arch 10 0 258(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000074 55 4993          1720345229530 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345229531 2024.07.07 14:10:29)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 5355015059050f4551545a514708025451550555505556)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 79(_for 16 )
		(_object
			(_cnst(_int k 16 0 79(_arch)))
			(_prcs
				(line__80(_arch 0 0 80(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__89(_arch 1 0 89(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 72(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 72(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 73(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 73(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 79(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__96(_arch 2 0 96(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__166(_arch 8 0 166(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000074 55 5272          1720345287792 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345287793 2024.07.07 14:11:27)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code edbcbabeb0bbb1fbefeae4bcf9b6bceaefebbbebeeebe8)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 89(_for 16 )
		(_object
			(_cnst(_int k 16 0 89(_arch)))
			(_prcs
				(line__90(_arch 0 0 90(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__99(_arch 1 0 99(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 137(_for 17 )
		(_object
			(_cnst(_int k 17 0 137(_arch)))
			(_prcs
				(line__138(_arch 3 0 138(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 82(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 82(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 83(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 83(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 89(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 137(_scalar (_to i 0 i 1))))
		(_prcs
			(line__106(_arch 2 0 106(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 155(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__169(_arch 5 0 169(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__170(_arch 6 0 170(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__173(_arch 7 0 173(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__176(_arch 8 0 176(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__179(_arch 9 0 179(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__264(_arch 10 0 264(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000074 55 5115          1720345318930 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345318931 2024.07.07 14:11:58)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 8282868c89d4de9480858b8c96d9d3858084d484818487)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__258(_arch 10 0 258(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000074 55 5115          1720345392289 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345392290 2024.07.07 14:13:12)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 111f141619474d071316181f054a401613174717121714)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__258(_arch 10 0 258(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720345413072 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720345413073 2024.07.07 14:13:33)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 3f6d3b3a606963293e3c26646a383f383d3969393c)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720345413083 2024.07.07 14:13:33)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 4e1c4d4c1e1819594a4f5c141a481b484d48464b18)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5115          1720345415234 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345415235 2024.07.07 14:13:35)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code bbe9eeefe0ede7adb9bcb2b5afe0eabcb9bdedbdb8bdbe)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 131(_for 17 )
		(_object
			(_cnst(_int k 17 0 131(_arch)))
			(_prcs
				(line__132(_arch 3 0 132(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 131(_scalar (_to i 0 i 1))))
		(_prcs
			(line__100(_arch 2 0 100(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 149(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__163(_arch 5 0 163(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__164(_arch 6 0 164(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__167(_arch 7 0 167(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__170(_arch 8 0 170(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__173(_arch 9 0 173(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__258(_arch 10 0 258(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720345415469 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720345415470 2024.07.07 14:13:35)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code a5f4a6f2a9f3f9b3a4a6bcfef0a2a5a2a7a3f3a3a6)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720345415473 2024.07.07 14:13:35)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code a5f4a1f2a5f3f2b2a1a4b7fff1a3f0a3a6a3ada0f3)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4806          1720345829661 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720345829662 2024.07.07 14:20:29)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 9093919f99c6cc869297999384cbc1979296c696939695)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__104(_arch 1 0 104(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 135(_for 15 )
		(_object
			(_cnst(_int k 15 0 135(_arch)))
			(_prcs
				(line__136(_arch 3 0 136(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 135(_scalar (_to i 0 i 1))))
		(_prcs
			(line__108(_arch 2 0 108(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 153(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__167(_arch 5 0 167(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__168(_arch 6 0 168(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__174(_arch 7 0 174(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__177(_arch 8 0 177(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__253(_arch 9 0 253(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000074 55 5113          1720345831537 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345831538 2024.07.07 14:20:31)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code e3e0e9b0e9b5bff5e1e4eae6f7b8b2e4e1e5b5e5e0e5e6)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 124(_for 17 )
		(_object
			(_cnst(_int k 17 0 124(_arch)))
			(_prcs
				(line__125(_arch 3 0 125(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 124(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 2 0 98(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 142(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__156(_arch 5 0 156(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__157(_arch 6 0 157(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__160(_arch 7 0 160(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__163(_arch 8 0 163(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__166(_arch 9 0 166(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__251(_arch 10 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 977           1720345862814 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720345862815 2024.07.07 14:21:02)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 154112121943490315400c4e401215121713431316)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720345862824 2024.07.07 14:21:02)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 24702420257273332025367e7022712227222c2172)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4806          1720345868535 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720345868536 2024.07.07 14:21:08)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 6b38396b303d377d696c62687f303a6c696d3d6d686d6e)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__104(_arch 1 0 104(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 135(_for 15 )
		(_object
			(_cnst(_int k 15 0 135(_arch)))
			(_prcs
				(line__136(_arch 3 0 136(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 135(_scalar (_to i 0 i 1))))
		(_prcs
			(line__108(_arch 2 0 108(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 153(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__167(_arch 5 0 167(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__168(_arch 6 0 168(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__174(_arch 7 0 174(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__177(_arch 8 0 177(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__253(_arch 9 0 253(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720345868771 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720345868772 2024.07.07 14:21:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 5605075559000a4056034f0d035156515450005055)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720345868775 2024.07.07 14:21:08)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 56050055550001415257440c0250035055505e5300)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5113          1720345901850 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345901851 2024.07.07 14:21:41)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 8c8edc82d6dad09a8e8b858998d7dd8b8e8ada8a8f8a89)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 124(_for 17 )
		(_object
			(_cnst(_int k 17 0 124(_arch)))
			(_prcs
				(line__125(_arch 3 0 125(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 124(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 2 0 98(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 142(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__156(_arch 5 0 156(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__157(_arch 6 0 157(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__160(_arch 7 0 160(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__163(_arch 8 0 163(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__166(_arch 9 0 166(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__251(_arch 10 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720345924476 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720345924477 2024.07.07 14:22:04)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code edb8eabeb0bbb1fbeceef4b6b8eaedeaefebbbebee)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720345924480 2024.07.07 14:22:04)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code edb8edbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5113          1720345927918 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720345927919 2024.07.07 14:22:07)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 6a3e6b6a323c367c686d636f7e313b6d686c3c6c696c6f)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 83(_for 16 )
		(_object
			(_cnst(_int k 16 0 83(_arch)))
			(_prcs
				(line__84(_arch 0 0 84(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__93(_arch 1 0 93(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 124(_for 17 )
		(_object
			(_cnst(_int k 17 0 124(_arch)))
			(_prcs
				(line__125(_arch 3 0 125(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 76(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 76(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 77(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 83(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 124(_scalar (_to i 0 i 1))))
		(_prcs
			(line__98(_arch 2 0 98(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 142(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__156(_arch 5 0 156(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__157(_arch 6 0 157(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__160(_arch 7 0 160(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__163(_arch 8 0 163(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)(24(_range 15)))(_read(24(_range 16))))))
			(line__166(_arch 9 0 166(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__251(_arch 10 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 17 -1)
)
I 000056 55 1312          1720345928138 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720345928139 2024.07.07 14:22:08)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 451145474913195344465c1e104245424743134346)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720345928142 2024.07.07 14:22:08)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 45114247451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4806          1720381540639 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720381540640 2024.07.08 00:15:40)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 999ccb9699cfc58f9b9e909a8dc2c89e9b9fcf9f9a9f9c)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 95(_for 14 )
		(_object
			(_cnst(_int k 14 0 95(_arch)))
			(_prcs
				(line__96(_arch 0 0 96(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 0))))))
				(line__104(_arch 1 0 104(_assignment(_trgt(7(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 135(_for 15 )
		(_object
			(_cnst(_int k 15 0 135(_arch)))
			(_prcs
				(line__136(_arch 3 0 136(_prcs(_simple)(_trgt(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1))(15(_object 1)))(_sens(4)(14(_object 1)))(_read(14(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_sig(_int RIN 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int IRNext 8 0 39(_arch(_uni))))
		(_sig(_int PCNext 8 0 39(_arch(_uni))))
		(_sig(_int MData 8 0 42(_arch(_uni))))
		(_sig(_int DataBUS 8 0 42(_arch(_uni))))
		(_sig(_int ALURes 8 0 42(_arch(_uni))))
		(_sig(_int BUSSel -1 0 43(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 46(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 46(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 49(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 49(_arch(_uni))))
		(_sig(_int CMD -1 0 52(_arch(_uni))))
		(_sig(_int IR 8 0 55(_arch(_uni))))
		(_sig(_int PC 8 0 55(_arch(_uni))))
		(_sig(_int LDPC -1 0 58(_arch(_uni))))
		(_sig(_int LDIR -1 0 58(_arch(_uni))))
		(_sig(_int INC -1 0 58(_arch(_uni))))
		(_sig(_int RST -1 0 58(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 61(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 61(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 64(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 89(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 89(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 95(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 135(_scalar (_to i 0 i 1))))
		(_prcs
			(line__108(_arch 2 0 108(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 153(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__167(_arch 5 0 167(_assignment(_trgt(24))(_sens(18))(_mon))))
			(line__168(_arch 6 0 168(_assignment(_trgt(10))(_sens(23)(24)))))
			(line__174(_arch 7 0 174(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__177(_arch 8 0 177(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__253(_arch 9 0 253(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (6)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720381540798 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720381540799 2024.07.08 00:15:40)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 353064303963692335602c6e603235323733633336)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720381540810 2024.07.08 00:15:40)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 45401347451312524144571f1143104346434d4013)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5137          1720438579219 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720438579220 2024.07.08 16:06:19)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 8b848985d0ddd79d898c82899fd0da8c898ddd8d888d8e)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 77(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(12))(_sens(15(_index 15(_range 16)))(15(1))(15(0))(16))(_read(15(_index 17(_range 18)))))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 19 -1)
)
I 000074 55 5078          1720438675282 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720438675283 2024.07.08 16:07:55)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code c998c29cc99f95dfcbcec0cbdd9298cecbcf9fcfcacfcc)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 77(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720438712447 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720438712448 2024.07.08 16:08:32)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code eee1e4bdb2b8b2f8efedf7b5bbe9eee9ece8b8e8ed)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720438712458 2024.07.08 16:08:32)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code fdf2f0adacabaaeaf9fcefa7a9fba8fbfefbf5f8ab)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5078          1720438714182 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720438714183 2024.07.08 16:08:34)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code c4cac791c99298d2c6c3cdc6d09f95c3c6c292c2c7c2c1)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int ALURes 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 11 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 12((_dto i 63 i 0)))))
		(_sig(_int Memory 13 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 77(_array -2((_dto c 14 i 0)))))
		(_sig(_int multRes 14 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(12))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(13)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720438714416 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720438714417 2024.07.08 16:08:34)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 9e909c91c2c8c2889f9d87c5cb999e999c98c8989d)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720438714420 2024.07.08 16:08:34)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code aea0abf9fef8f9b9aaafbcf4faa8fba8ada8a6abf8)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5078          1720438879642 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720438879643 2024.07.08 16:11:19)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 1117151619474d0713161813054a401613174717121714)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 45(_array -2((_dto c 13 i 0)))))
		(_sig(_int ALURes 9 0 45(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 9 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(13))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(12)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720438897775 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720438897776 2024.07.08 16:11:37)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code dedc898c828882c8dfddc7858bd9ded9dcd888d8dd)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720438897779 2024.07.08 16:11:37)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code edefbdbebcbbbafae9ecffb7b9ebb8ebeeebe5e8bb)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5078          1720438899422 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720438899423 2024.07.08 16:11:39)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 5657515559000a4054515f54420d075154500050555053)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 45(_array -2((_dto c 13 i 0)))))
		(_sig(_int ALURes 9 0 45(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 9 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(13))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(12)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720438899653 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720438899654 2024.07.08 16:11:39)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 4041464249161c564143591b154740474246164643)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720438899657 2024.07.08 16:11:39)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 40414142451617574441521a144615464346484516)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5078          1720439304488 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720439304489 2024.07.08 16:18:24)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 9d939c92c0cbc18b9f9a949f89c6cc9a9f9bcb9b9e9b98)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 45(_array -2((_dto c 13 i 0)))))
		(_sig(_int ALURes 9 0 45(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 9 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(13))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(12)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720439320939 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720439320940 2024.07.08 16:18:40)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code e2b1e3b1e9b4bef4e3e1fbb9b7e5e2e5e0e4b4e4e1)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720439320943 2024.07.08 16:18:40)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code e2b1e4b1e5b4b5f5e6e3f0b8b6e4b7e4e1e4eae7b4)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 5078          1720439322828 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720439322829 2024.07.08 16:18:42)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 441716464912185246434d46501f154346421242474241)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(11))(_dssslsensitivity 2)(_read(6(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(7(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2))(15(_object 2)))(_sens(4)(14(_object 2)))(_read(14(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 11 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_sig(_int RIN 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 12 i 0)))))
		(_sig(_int IRNext 8 0 40(_arch(_uni))))
		(_sig(_int PCNext 8 0 40(_arch(_uni))))
		(_sig(_int MData 8 0 43(_arch(_uni))))
		(_sig(_int DataBUS 8 0 43(_arch(_uni))))
		(_sig(_int BUSSel -2 0 44(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 45(_array -2((_dto c 13 i 0)))))
		(_sig(_int ALURes 9 0 45(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 47(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 47(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 50(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 50(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 53(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 53(_arch(_uni))))
		(_sig(_int IR 8 0 56(_arch(_uni))))
		(_sig(_int PC 8 0 56(_arch(_uni))))
		(_sig(_int LDPC -2 0 59(_arch(_uni))))
		(_sig(_int LDIR -2 0 59(_arch(_uni))))
		(_sig(_int INC -2 0 59(_arch(_uni))))
		(_sig(_int RST -2 0 59(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 62(_array -2((_dto c 14 i 0)))))
		(_type(_int Memory_TYPE 0 62(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 65(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_sig(_int multRes 9 0 77(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(17)(18))(_sens(0)(1))(_read(11)(17)(18)(19)(20)(21)(22)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(11))(_sens(10)(12)(13)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(25))(_sens(18))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(10))(_sens(23)(25)))))
			(line__163(_arch 7 0 163(_assignment(_trgt(24))(_sens(15(1))(15(0))))))
			(line__167(_arch 8 0 167(_assignment(_trgt(13))(_sens(15(1))(15(0))(16)))))
			(line__169(_arch 9 0 169(_prcs(_simple)(_trgt(3)(6)(12)(14(1))(14(0))(14)(16)(19)(20)(21)(22))(_sens(2)(7)(17))(_mon))))
			(line__254(_arch 10 0 254(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (6)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 15 -1)
)
I 000056 55 1312          1720439323067 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720439323068 2024.07.08 16:18:43)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2f7c7e2b707973392e2c36747a282f282d2979292c)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720439323071 2024.07.08 16:18:43)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2f7c792b7c7978382b2e3d757b297a292c29272a79)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000060 55 4673          1720439790566 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720439790567 2024.07.08 16:26:30)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 5b0a0c58000d074d595c525e4f000a5c595d0d5d585d5e)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 93(_for 14 )
		(_object
			(_cnst(_int k 14 0 93(_arch)))
			(_prcs
				(line__94(_arch 0 0 94(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__102(_arch 1 0 102(_assignment(_trgt(6(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 133(_for 15 )
		(_object
			(_cnst(_int k 15 0 133(_arch)))
			(_prcs
				(line__134(_arch 3 0 134(_prcs(_simple)(_trgt(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1)))(_sens(4)(11(_object 1)))(_read(11(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int MData 8 0 39(_arch(_uni))))
		(_sig(_int DataBUS 8 0 39(_arch(_uni))))
		(_sig(_int ALURes 8 0 39(_arch(_uni))))
		(_sig(_int BUSSel -1 0 40(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 43(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 43(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 46(_arch(_uni))))
		(_sig(_int CMD -1 0 49(_arch(_uni))))
		(_sig(_int IR 8 0 52(_arch(_uni))))
		(_sig(_int PC 8 0 52(_arch(_uni))))
		(_sig(_int LDPC -1 0 55(_arch(_uni))))
		(_sig(_int LDIR -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RST -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 58(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 61(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 87(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 93(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 133(_scalar (_to i 0 i 1))))
		(_prcs
			(line__106(_arch 2 0 106(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 151(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__165(_arch 5 0 165(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__166(_arch 6 0 166(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__172(_arch 7 0 172(_assignment(_trgt(9))(_sens(12(1))(12(0))(13)))))
			(line__175(_arch 8 0 175(_prcs(_simple)(_trgt(3)(5)(10)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__251(_arch 9 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000060 55 4673          1720439851856 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720439851857 2024.07.08 16:27:31)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code cc9e9c99969a90dacecbc5c9d8979dcbceca9acacfcac9)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 93(_for 14 )
		(_object
			(_cnst(_int k 14 0 93(_arch)))
			(_prcs
				(line__94(_arch 0 0 94(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__102(_arch 1 0 102(_assignment(_trgt(6(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 133(_for 15 )
		(_object
			(_cnst(_int k 15 0 133(_arch)))
			(_prcs
				(line__134(_arch 3 0 134(_prcs(_simple)(_trgt(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1)))(_sens(4)(11(_object 1)))(_read(11(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int MData 8 0 39(_arch(_uni))))
		(_sig(_int DataBUS 8 0 39(_arch(_uni))))
		(_sig(_int ALURes 8 0 39(_arch(_uni))))
		(_sig(_int BUSSel -1 0 40(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 43(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 43(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 46(_arch(_uni))))
		(_sig(_int CMD -1 0 49(_arch(_uni))))
		(_sig(_int IR 8 0 52(_arch(_uni))))
		(_sig(_int PC 8 0 52(_arch(_uni))))
		(_sig(_int LDPC -1 0 55(_arch(_uni))))
		(_sig(_int LDIR -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RST -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 58(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 61(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 87(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 93(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 133(_scalar (_to i 0 i 1))))
		(_prcs
			(line__106(_arch 2 0 106(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 151(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__165(_arch 5 0 165(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__166(_arch 6 0 166(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__172(_arch 7 0 172(_assignment(_trgt(9))(_sens(12(1))(12(0))(13)))))
			(line__175(_arch 8 0 175(_prcs(_simple)(_trgt(3)(5)(10)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__251(_arch 9 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
I 000056 55 977           1720439877830 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720439877831 2024.07.08 16:27:57)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 3c3e3d39666a602a3c692567693b3c3b3e3a6a3a3f)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
I 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720439877841 2024.07.08 16:27:57)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 4c4e4a4e1a1a1b5b484d5e16184a194a4f4a44491a)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000060 55 4673          1720439880083 SixBitProcessorArch
(_unit VHDL(sixbitprocessor 0 6(sixbitprocessorarch 0 12))
	(_version vef)
	(_time 1720439880084 2024.07.08 16:28:00)
	(_source(\../src/SixBitProcessor.vhd\))
	(_parameters tan)
	(_code 0604570009505a1004010f03125d570104005000050003)
	(_ent
		(_time 1720187778591)
	)
	(_generate Registers 0 93(_for 14 )
		(_object
			(_cnst(_int k 14 0 93(_arch)))
			(_prcs
				(line__94(_arch 0 0 94(_prcs(_trgt(4(_object 0))(4(_object 0)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 0))))))
				(line__102(_arch 1 0 102(_assignment(_trgt(6(_object 0)))(_sens(4(_object 0)))(_read(4(_object 0))))))
			)
		)
	)
	(_generate ALUMUXs 0 133(_for 15 )
		(_object
			(_cnst(_int k 15 0 133(_arch)))
			(_prcs
				(line__134(_arch 3 0 134(_prcs(_simple)(_trgt(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1))(12(_object 1)))(_sens(4)(11(_object 1)))(_read(11(_object 1))))))
			)
		)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 8(_ent(_in)(_event))))
		(_type(_int state_type 0 16(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 (_to i 0 i 8))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 19(_array -1((_dto i 5 i 0)))))
		(_type(_int std_logic_vector_array 0 19(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 22(_array -1((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 25(_array -1((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 25(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 28(_arch(_uni))))
		(_sig(_int state_next 0 0 28(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 32(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 32(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 36(_array -1((_to i 0 i 3)))))
		(_sig(_int LD 7 0 36(_arch(_uni))))
		(_sig(_int ZR 7 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~133 0 39(_array -1((_dto i 5 i 0)))))
		(_sig(_int MData 8 0 39(_arch(_uni))))
		(_sig(_int DataBUS 8 0 39(_arch(_uni))))
		(_sig(_int ALURes 8 0 39(_arch(_uni))))
		(_sig(_int BUSSel -1 0 40(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 43(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 9 0 43(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 46(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 10 0 46(_arch(_uni))))
		(_sig(_int CMD -1 0 49(_arch(_uni))))
		(_sig(_int IR 8 0 52(_arch(_uni))))
		(_sig(_int PC 8 0 52(_arch(_uni))))
		(_sig(_int LDPC -1 0 55(_arch(_uni))))
		(_sig(_int LDIR -1 0 55(_arch(_uni))))
		(_sig(_int INC -1 0 55(_arch(_uni))))
		(_sig(_int RST -1 0 55(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~137 0 58(_array -1((_dto i 5 i 0)))))
		(_type(_int Memory_TYPE 0 58(_array 11((_dto i 63 i 0)))))
		(_sig(_int Memory 12 0 61(_arch(_uni((0(_string \"000000"\))(1(_string \"000110"\))(2(_string \"000100"\))(3(_string \"001000"\))(4(_string \"001000"\))(5(_string \"000001"\))(6(_string \"001100"\))(7(_string \"000000"\))(8(_string \"011100"\))(9(_string \"100110"\))(10(_string \"110100"\))(11(_string \"001000"\))(_others(_string \"111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 87(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 13 0 87(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 93(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 133(_scalar (_to i 0 i 1))))
		(_prcs
			(line__106(_arch 2 0 106(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 151(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__165(_arch 5 0 165(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__166(_arch 6 0 166(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__172(_arch 7 0 172(_assignment(_trgt(9))(_sens(12(1))(12(0))(13)))))
			(line__175(_arch 8 0 175(_prcs(_simple)(_trgt(3)(5)(10)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__251(_arch 9 0 251(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(2 INTEGER)))
	)
	(_split (5)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(33686018 514)
		(514)
		(770)
		(515)
		(771)
		(33686018 514)
		(33686018 514)
		(33686018)
		(33686018)
		(50529027 771)
	)
	(_model . SixBitProcessorArch 10 -1)
)
V 000056 55 977           1720439880319 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessor_tb 0 8(tb_architecture 0 11))
	(_version vef)
	(_time 1720439880320 2024.07.08 16:28:00)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code f1f3a0a1f9a7ade7f1a4e8aaa4f6f1f6f3f7a7f7f2)
	(_ent
		(_time 1720187799159)
	)
	(_comp
		(SixBitProcessor
			(_object
				(_port(_int clk -1 0 15(_ent (_in))))
				(_port(_int reset -1 0 16(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 29(_comp SixBitProcessor)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessor)
		)
	)
	(_object
		(_sig(_int clk -1 0 20(_arch(_uni))))
		(_sig(_int reset -1 0 21(_arch(_uni))))
		(_prcs
			(line__36(_arch 0 0 36(_assignment(_trgt(1)))))
			(line__38(_arch 1 0 38(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 2 -1)
)
V 000048 55 465 0 testbench_for_sixbitprocessor
(_configuration VHDL (testbench_for_sixbitprocessor 0 47 (sixbitprocessor_tb))
	(_version vef)
	(_time 1720439880323 2024.07.08 16:28:00)
	(_source(\../src/TestBench/sixbitprocessor_TB.vhd\))
	(_parameters tan)
	(_code 00025706055657170401125a540655060306080556)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessor sixbitprocessorarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
I 000074 55 4818          1720440025023 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720440025024 2024.07.08 16:30:25)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 303e323539666c266460296b653730373236663633)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 80(_for 16 )
		(_object
			(_cnst(_int k 16 0 80(_arch)))
			(_prcs
				(line__81(_arch 0 0 81(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__90(_arch 1 0 90(_assignment(_trgt(6(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 121(_for 17 )
		(_object
			(_cnst(_int k 17 0 121(_arch)))
			(_prcs
				(line__122(_arch 3 0 122(_prcs(_simple)(_trgt(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2)))(_sens(4)(11(_object 2)))(_read(11(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 10 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 11 i 0)))))
		(_sig(_int MData 8 0 40(_arch(_uni))))
		(_sig(_int DataBUS 8 0 40(_arch(_uni))))
		(_sig(_int BUSSel -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 42(_array -2((_dto c 12 i 0)))))
		(_sig(_int ALURes 9 0 42(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 44(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 44(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 47(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 50(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 50(_arch(_uni))))
		(_sig(_int IR 8 0 53(_arch(_uni))))
		(_sig(_int PC 8 0 53(_arch(_uni))))
		(_sig(_int LDPC -2 0 56(_arch(_uni))))
		(_sig(_int LDIR -2 0 56(_arch(_uni))))
		(_sig(_int INC -2 0 56(_arch(_uni))))
		(_sig(_int RST -2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 59(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 59(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 62(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 74(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 74(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 80(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 121(_scalar (_to i 0 i 1))))
		(_prcs
			(line__95(_arch 2 0 95(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 139(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__153(_arch 5 0 153(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__154(_arch 6 0 154(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__161(_arch 7 0 161(_assignment(_trgt(10))(_sens(12(1))(12(0))(13)))))
			(line__163(_arch 8 0 163(_prcs(_simple)(_trgt(3)(5)(9)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__248(_arch 9 0 248(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 14 -1)
)
I 000074 55 4824          1720440280544 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720440280545 2024.07.08 16:34:40)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 5b5b5f58000d074d595c52584f000a5c595d0d5d585d5e)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(6(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2)))(_sens(4)(11(_object 2)))(_read(11(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 10 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 11 i 0)))))
		(_sig(_int MData 8 0 40(_arch(_uni))))
		(_sig(_int DataBUS 8 0 40(_arch(_uni))))
		(_sig(_int BUSSel -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 42(_array -2((_dto c 12 i 0)))))
		(_sig(_int ALURes 9 0 42(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 44(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 44(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 47(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 50(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 50(_arch(_uni))))
		(_sig(_int IR 8 0 53(_arch(_uni))))
		(_sig(_int PC 8 0 53(_arch(_uni))))
		(_sig(_int LDPC -2 0 56(_arch(_uni))))
		(_sig(_int LDIR -2 0 56(_arch(_uni))))
		(_sig(_int INC -2 0 56(_arch(_uni))))
		(_sig(_int RST -2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 59(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 59(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 62(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__166(_arch 7 0 166(_assignment(_trgt(10))(_sens(12(1))(12(0))(13)))))
			(line__168(_arch 8 0 168(_prcs(_simple)(_trgt(3)(5)(9)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__253(_arch 9 0 253(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 14 -1)
)
I 000056 55 1312          1720440311983 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720440311984 2024.07.08 16:35:11)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2978282d297f753f282a30727c2e292e2b2f7f2f2a)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
I 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720440311987 2024.07.08 16:35:11)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 29782f2d257f7e3e2d283b737d2f7c2f2a2f212c7f)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
V 000074 55 4824          1720440314046 SixBitProcessorWithMultiplierArch
(_unit VHDL(sixbitprocessorwithmultiplier 0 6(sixbitprocessorwithmultiplierarch 0 13))
	(_version vef)
	(_time 1720440314047 2024.07.08 16:35:14)
	(_source(\../src/SixBitProcessorWithMultiplier.vhd\))
	(_parameters tan)
	(_code 3766653239616b2135303e34236c663035316131343132)
	(_ent
		(_time 1720183028005)
	)
	(_generate Registers 0 86(_for 16 )
		(_object
			(_cnst(_int k 16 0 86(_arch)))
			(_prcs
				(line__87(_arch 0 0 87(_prcs(_trgt(4(_object 1))(4(_object 1)))(_sens(0)(1)(8))(_dssslsensitivity 2)(_read(5(_object 1))))))
				(line__96(_arch 1 0 96(_assignment(_trgt(6(_object 1)))(_sens(4(_object 1)))(_read(4(_object 1))))))
			)
		)
	)
	(_generate ALUMUXs 0 127(_for 17 )
		(_object
			(_cnst(_int k 17 0 127(_arch)))
			(_prcs
				(line__128(_arch 3 0 128(_prcs(_simple)(_trgt(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2))(12(_object 2)))(_sens(4)(11(_object 2)))(_read(11(_object 2))))))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 7 \7\ (_ent gms((i 7)))))
		(_port(_int clk -2 0 9(_ent(_in)(_event))))
		(_port(_int reset -2 0 9(_ent(_in)(_event))))
		(_type(_int state_type 0 17(_enum1 S0 S1 HLT S2 S3 S4 S5 S6 S7 S8 (_to i 0 i 9))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~13 0 20(_array -2((_dto c 10 i 0)))))
		(_type(_int std_logic_vector_array 0 20(_array 1((_uto i 0 i 2147483647)))))
		(_type(_int std_logic_array 0 23(_array -2((_uto i 0 i 2147483647)))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 26(_array -2((_dto i 1 i 0)))))
		(_type(_int std_logic_array_2Bit 0 26(_array 4((_uto i 0 i 2147483647)))))
		(_sig(_int state_reg 0 0 29(_arch(_uni))))
		(_sig(_int state_next 0 0 29(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{0~to~3}~13 0 33(_array 1((_to i 0 i 3)))))
		(_sig(_int ROUT 6 0 33(_arch(_uni))))
		(_type(_int ~std_logic_array{0~to~3}~13 0 37(_array -2((_to i 0 i 3)))))
		(_sig(_int LD 7 0 37(_arch(_uni))))
		(_sig(_int ZR 7 0 37(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~133 0 40(_array -2((_dto c 11 i 0)))))
		(_sig(_int MData 8 0 40(_arch(_uni))))
		(_sig(_int DataBUS 8 0 40(_arch(_uni))))
		(_sig(_int BUSSel -2 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits*2-1~downto~0}~13 0 42(_array -2((_dto c 12 i 0)))))
		(_sig(_int ALURes 9 0 42(_arch(_uni))))
		(_type(_int ~std_logic_array_2Bit{1~downto~0}~13 0 44(_array 4((_dto i 1 i 0)))))
		(_sig(_int ALUINSelector 10 0 44(_arch(_uni))))
		(_type(_int ~std_logic_vector_array{1~downto~0}~13 0 47(_array 1((_dto i 1 i 0)))))
		(_sig(_int ALUIN 11 0 47(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~137 0 50(_array -2((_dto i 1 i 0)))))
		(_sig(_int CMD 12 0 50(_arch(_uni))))
		(_sig(_int IR 8 0 53(_arch(_uni))))
		(_sig(_int PC 8 0 53(_arch(_uni))))
		(_sig(_int LDPC -2 0 56(_arch(_uni))))
		(_sig(_int LDIR -2 0 56(_arch(_uni))))
		(_sig(_int INC -2 0 56(_arch(_uni))))
		(_sig(_int RST -2 0 56(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{instruction_bits-1~downto~0}~139 0 59(_array -2((_dto c 13 i 0)))))
		(_type(_int Memory_TYPE 0 59(_array 13((_dto i 63 i 0)))))
		(_sig(_int Memory 14 0 62(_arch(_uni((0(_string \"0000000"\))(1(_string \"0000110"\))(2(_string \"0000100"\))(3(_string \"0001000"\))(4(_string \"1000001"\))(_others(_string \"1111111"\)))))))
		(_type(_int ~INTEGER~range~0~to~63~13 0 80(_scalar (_to i 0 i 63))))
		(_sig(_int memory_read_address 15 0 80(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~3~13 0 86(_scalar (_to i 0 i 3))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 127(_scalar (_to i 0 i 1))))
		(_prcs
			(line__101(_arch 2 0 101(_prcs(_simple)(_trgt(14)(15))(_sens(0)(1))(_read(8)(14)(15)(16)(17)(18)(19)))))
			(BUSMUX(_arch 4 0 145(_prcs(_simple)(_trgt(8))(_sens(7)(9)(10)))))
			(line__159(_arch 5 0 159(_assignment(_trgt(21))(_sens(15))(_mon))))
			(line__160(_arch 6 0 160(_assignment(_trgt(7))(_sens(20)(21)))))
			(line__166(_arch 7 0 166(_assignment(_trgt(10))(_sens(12(1))(12(0))(13)))))
			(line__168(_arch 8 0 168(_prcs(_simple)(_trgt(3)(5)(9)(11(1))(11(0))(11)(13)(16)(17)(18)(19))(_sens(2)(6)(14))(_mon))))
			(line__253(_arch 9 0 253(_prcs(_trgt(2))(_sens(0)(1)(3))(_dssslsensitivity 2))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_split (5)
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_static
		(33686018 131586)
		(514)
		(770)
		(515)
		(771)
		(33686018)
		(33686018)
		(50529027 197379)
	)
	(_model . SixBitProcessorWithMultiplierArch 14 -1)
)
V 000056 55 1312          1720440314281 TB_ARCHITECTURE
(_unit VHDL(sixbitprocessorwithmultiplier_tb 0 8(tb_architecture 0 14))
	(_version vef)
	(_time 1720440314282 2024.07.08 16:35:14)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 2170702529777d372022387a742621262327772722)
	(_ent
		(_time 1720183086952)
	)
	(_comp
		(SixBitProcessorWithMultiplier
			(_object
				(_gen(_int instruction_bits -1 0 18(_ent((i 7)))))
				(_port(_int clk -2 0 20(_ent (_in))))
				(_port(_int reset -2 0 21(_ent (_in))))
			)
		)
	)
	(_inst UUT 0 34(_comp SixBitProcessorWithMultiplier)
		(_gen
			((instruction_bits)(_code 2))
		)
		(_port
			((clk)(clk))
			((reset)(reset))
		)
		(_use(_ent . SixBitProcessorWithMultiplier)
			(_gen
				((instruction_bits)(_code 3))
			)
		)
	)
	(_object
		(_gen(_int instruction_bits -1 0 11 \7\ (_ent((i 7)))))
		(_sig(_int clk -2 0 25(_arch(_uni))))
		(_sig(_int reset -2 0 26(_arch(_uni))))
		(_prcs
			(line__45(_arch 0 0 45(_assignment(_trgt(1)))))
			(line__47(_arch 1 0 47(_prcs(_wait_for)(_trgt(0)))))
		)
		(_type(_ext std.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . TB_ARCHITECTURE 4 -1)
)
V 000062 55 535 0 testbench_for_sixbitprocessorwithmultiplier
(_configuration VHDL (testbench_for_sixbitprocessorwithmultiplier 0 56 (sixbitprocessorwithmultiplier_tb))
	(_version vef)
	(_time 1720440314285 2024.07.08 16:35:14)
	(_source(\../src/TestBench/sixbitprocessorwithmultiplier_TB.vhd\))
	(_parameters tan)
	(_code 21707725257776362520337b752774272227292477)
	(_arch TB_ARCHITECTURE
		(_inst UUT
			(_ent . SixBitProcessorWithMultiplier sixbitprocessorwithmultiplierarch
			)
		)
	)
	(_use(std(standard))(ieee(NUMERIC_STD))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_1164)))
)
