Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/ --output-directory=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/qsys/ --report-file=bsf:/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.qsys
Progress: Loading quartus/integration.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding s4pu_ebab [altera_up_external_bus_to_avalon_bridge 13.0]
Progress: Parameterizing module s4pu_ebab
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_sw
Progress: Adding pio_s4pu_ctrl [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_s4pu_ctrl
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: integration.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: integration.s4pu_ebab.avalon_master/pio_led.s1: pio_led.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Warning: integration.s4pu_ebab.avalon_master/pio_sw.s1: pio_sw.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Warning: integration.s4pu_ebab.avalon_master/pio_s4pu_ctrl.s1: pio_s4pu_ctrl.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/ --output-directory=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.sopcinfo --report-file=html:/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.html --report-file=qip:/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/integration.qip --report-file=cmp:/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/baioc/Documents/Computacao/Projetos/S4PU/quartus/integration.qsys --language=VHDL
Progress: Loading quartus/integration.qsys
Progress: Reading input file
Progress: Adding clk [clock_source 13.0]
Progress: Parameterizing module clk
Progress: Adding s4pu_ebab [altera_up_external_bus_to_avalon_bridge 13.0]
Progress: Parameterizing module s4pu_ebab
Progress: Adding pio_led [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_led
Progress: Adding pio_sw [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_sw
Progress: Adding pio_s4pu_ctrl [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module pio_s4pu_ctrl
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: integration.pio_sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: integration.s4pu_ebab.avalon_master/pio_led.s1: pio_led.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Warning: integration.s4pu_ebab.avalon_master/pio_sw.s1: pio_sw.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Warning: integration.s4pu_ebab.avalon_master/pio_s4pu_ctrl.s1: pio_s4pu_ctrl.s1 does not have byteenables. Writes from narrow master s4pu_ebab.avalon_master may result in data corruption.
Info: integration: Generating integration "integration" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 5 modules, 11 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 9 modules, 23 connections
Info: merlin_domain_transform: After transform: 17 modules, 63 connections
Info: merlin_router_transform: After transform: 21 modules, 75 connections
Info: reset_adaptation_transform: After transform: 22 modules, 77 connections
Info: merlin_network_to_switch_transform: After transform: 29 modules, 91 connections
Info: merlin_width_transform: After transform: 35 modules, 109 connections
Info: merlin_mm_transform: After transform: 35 modules, 109 connections
Info: s4pu_ebab: Starting Generation of External Bus to Avalon Bridge
Info: s4pu_ebab: "integration" instantiated altera_up_external_bus_to_avalon_bridge "s4pu_ebab"
Info: pio_led: Starting RTL generation for module 'integration_pio_led'
Info: pio_led:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=integration_pio_led --dir=/tmp/alt7831_796347623681119774.dir/0002_pio_led_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7831_796347623681119774.dir/0002_pio_led_gen//integration_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info: pio_led: Done RTL generation for module 'integration_pio_led'
Info: pio_led: "integration" instantiated altera_avalon_pio "pio_led"
Info: pio_sw: Starting RTL generation for module 'integration_pio_sw'
Info: pio_sw:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=integration_pio_sw --dir=/tmp/alt7831_796347623681119774.dir/0003_pio_sw_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7831_796347623681119774.dir/0003_pio_sw_gen//integration_pio_sw_component_configuration.pl  --do_build_sim=0  ]
Info: pio_sw: Done RTL generation for module 'integration_pio_sw'
Info: pio_sw: "integration" instantiated altera_avalon_pio "pio_sw"
Info: pio_s4pu_ctrl: Starting RTL generation for module 'integration_pio_s4pu_ctrl'
Info: pio_s4pu_ctrl:   Generation command is [exec /opt/altera/13.0sp1/quartus/linux/perl/bin/perl -I /opt/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/europa -I /opt/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.0sp1/quartus/sopc_builder/bin -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=integration_pio_s4pu_ctrl --dir=/tmp/alt7831_796347623681119774.dir/0004_pio_s4pu_ctrl_gen/ --quartus_dir=/opt/altera/13.0sp1/quartus --verilog --config=/tmp/alt7831_796347623681119774.dir/0004_pio_s4pu_ctrl_gen//integration_pio_s4pu_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: pio_s4pu_ctrl: Done RTL generation for module 'integration_pio_s4pu_ctrl'
Info: pio_s4pu_ctrl: "integration" instantiated altera_avalon_pio "pio_s4pu_ctrl"
Info: s4pu_ebab_avalon_master_translator: "integration" instantiated altera_merlin_master_translator "s4pu_ebab_avalon_master_translator"
Info: pio_led_s1_translator: "integration" instantiated altera_merlin_slave_translator "pio_led_s1_translator"
Info: s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent: "integration" instantiated altera_merlin_master_agent "s4pu_ebab_avalon_master_translator_avalon_universal_master_0_agent"
Info: pio_led_s1_translator_avalon_universal_slave_0_agent: "integration" instantiated altera_merlin_slave_agent "pio_led_s1_translator_avalon_universal_slave_0_agent"
Info: pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo: "integration" instantiated altera_avalon_sc_fifo "pio_led_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "integration" instantiated altera_merlin_router "addr_router"
Info: id_router: "integration" instantiated altera_merlin_router "id_router"
Info: rst_controller: "integration" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "integration" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: rsp_xbar_demux: "integration" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "integration" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: width_adapter: "integration" instantiated altera_merlin_width_adapter "width_adapter"
Info: Reusing file /home/baioc/Documents/Computacao/Projetos/S4PU/quartus/qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: integration: Done integration" with 17 modules, 61 files, 1296606 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
