// Seed: 3626523323
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wand id_4;
  inout wand id_3;
  input wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign id_3 = -1;
  supply0 id_7 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout reg id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_3 = id_5;
  module_0 modCall_1 (
      id_1,
      id_6,
      id_3,
      id_3,
      id_3,
      id_4
  );
  initial begin : LABEL_0
    id_8(1'b0);
    id_7 = id_7;
  end
endmodule
