<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OpenAirInterface: DCI2_5MHz_2A_TDD Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="oai_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OpenAirInterface
   </div>
   <div id="projectbrief">Full experimental OpenSource LTE implementation (Rel 8, partial Rel 10)</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structDCI2__5MHz__2A__TDD.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DCI2_5MHz_2A_TDD Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DCI Format Type 2 (5 MHz, TDD, 2 Antenna Ports, 42 bits)  
 <a href="structDCI2__5MHz__2A__TDD.html#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a95e84cc7d8e67f3e95f89ef90a708a18"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a95e84cc7d8e67f3e95f89ef90a708a18">padding</a>:22</td></tr>
<tr class="memdesc:a95e84cc7d8e67f3e95f89ef90a708a18"><td class="mdescLeft">&#160;</td><td class="mdescRight">padding to 64bits  <a href="structDCI2__5MHz__2A__TDD.html#a95e84cc7d8e67f3e95f89ef90a708a18">More...</a><br /></td></tr>
<tr class="separator:a95e84cc7d8e67f3e95f89ef90a708a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b7e831becff7e8f4be775b1142fc3"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">tpmi</a>:3</td></tr>
<tr class="memdesc:aa50b7e831becff7e8f4be775b1142fc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TPMI information for precoding.  <a href="structDCI2__5MHz__2A__TDD.html#aa50b7e831becff7e8f4be775b1142fc3">More...</a><br /></td></tr>
<tr class="separator:aa50b7e831becff7e8f4be775b1142fc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa36897a06bd432d1db73e37887196911"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">rv2</a>:2</td></tr>
<tr class="memdesc:aa36897a06bd432d1db73e37887196911"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 2.  <a href="structDCI2__5MHz__2A__TDD.html#aa36897a06bd432d1db73e37887196911">More...</a><br /></td></tr>
<tr class="separator:aa36897a06bd432d1db73e37887196911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6229c9715841535182165eccd7dfea0e"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">ndi2</a>:1</td></tr>
<tr class="memdesc:a6229c9715841535182165eccd7dfea0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 2.  <a href="structDCI2__5MHz__2A__TDD.html#a6229c9715841535182165eccd7dfea0e">More...</a><br /></td></tr>
<tr class="separator:a6229c9715841535182165eccd7dfea0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72fd9b050ab1ca0d9a092c139372c0ab"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">mcs2</a>:5</td></tr>
<tr class="memdesc:a72fd9b050ab1ca0d9a092c139372c0ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 2.  <a href="structDCI2__5MHz__2A__TDD.html#a72fd9b050ab1ca0d9a092c139372c0ab">More...</a><br /></td></tr>
<tr class="separator:a72fd9b050ab1ca0d9a092c139372c0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a5d05d3fc669a815f51c251fc1b7f67"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">rv1</a>:2</td></tr>
<tr class="memdesc:a4a5d05d3fc669a815f51c251fc1b7f67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Redundancy version 1.  <a href="structDCI2__5MHz__2A__TDD.html#a4a5d05d3fc669a815f51c251fc1b7f67">More...</a><br /></td></tr>
<tr class="separator:a4a5d05d3fc669a815f51c251fc1b7f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20ae11d57ac3ed395272d33e8cbccbbd"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">ndi1</a>:1</td></tr>
<tr class="memdesc:a20ae11d57ac3ed395272d33e8cbccbbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">New Data Indicator 1.  <a href="structDCI2__5MHz__2A__TDD.html#a20ae11d57ac3ed395272d33e8cbccbbd">More...</a><br /></td></tr>
<tr class="separator:a20ae11d57ac3ed395272d33e8cbccbbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43aaa097a46cee03788321248da49f7f"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">mcs1</a>:5</td></tr>
<tr class="memdesc:a43aaa097a46cee03788321248da49f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Modulation and Coding Scheme and Redundancy Version 1.  <a href="structDCI2__5MHz__2A__TDD.html#a43aaa097a46cee03788321248da49f7f">More...</a><br /></td></tr>
<tr class="separator:a43aaa097a46cee03788321248da49f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36c19eb97fc07c83c952bbc4e29d13c"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">tb_swap</a>:1</td></tr>
<tr class="memdesc:ab36c19eb97fc07c83c952bbc4e29d13c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TB swap.  <a href="structDCI2__5MHz__2A__TDD.html#ab36c19eb97fc07c83c952bbc4e29d13c">More...</a><br /></td></tr>
<tr class="separator:ab36c19eb97fc07c83c952bbc4e29d13c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183c5009b126571a1d875bdfe1a2b413"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">harq_pid</a>:4</td></tr>
<tr class="memdesc:a183c5009b126571a1d875bdfe1a2b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">HARQ Process.  <a href="structDCI2__5MHz__2A__TDD.html#a183c5009b126571a1d875bdfe1a2b413">More...</a><br /></td></tr>
<tr class="separator:a183c5009b126571a1d875bdfe1a2b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5813c2dd350ed71282bb1b68da420b3d"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">dai</a>:2</td></tr>
<tr class="memdesc:a5813c2dd350ed71282bb1b68da420b3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Downlink Assignment Index.  <a href="structDCI2__5MHz__2A__TDD.html#a5813c2dd350ed71282bb1b68da420b3d">More...</a><br /></td></tr>
<tr class="separator:a5813c2dd350ed71282bb1b68da420b3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5449436fe5488f2fca5bd50ee29f77d2"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">TPC</a>:2</td></tr>
<tr class="memdesc:a5449436fe5488f2fca5bd50ee29f77d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Control.  <a href="structDCI2__5MHz__2A__TDD.html#a5449436fe5488f2fca5bd50ee29f77d2">More...</a><br /></td></tr>
<tr class="separator:a5449436fe5488f2fca5bd50ee29f77d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea6e3112dc05e3d146faabb321fc71c3"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">rballoc</a>:13</td></tr>
<tr class="memdesc:aea6e3112dc05e3d146faabb321fc71c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RB Assignment (ceil(log2(N_RB_DL/P)) bits)  <a href="structDCI2__5MHz__2A__TDD.html#aea6e3112dc05e3d146faabb321fc71c3">More...</a><br /></td></tr>
<tr class="separator:aea6e3112dc05e3d146faabb321fc71c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a20a47b75b9c5addfd7089bf6fe87c5"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">rah</a>:1</td></tr>
<tr class="memdesc:a3a20a47b75b9c5addfd7089bf6fe87c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Resource Allocation Header.  <a href="structDCI2__5MHz__2A__TDD.html#a3a20a47b75b9c5addfd7089bf6fe87c5">More...</a><br /></td></tr>
<tr class="separator:a3a20a47b75b9c5addfd7089bf6fe87c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DCI Format Type 2 (5 MHz, TDD, 2 Antenna Ports, 42 bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01120">1120</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a95e84cc7d8e67f3e95f89ef90a708a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95e84cc7d8e67f3e95f89ef90a708a18">&#9670;&nbsp;</a></span>padding</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::padding</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>padding to 64bits </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01122">1122</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="aa50b7e831becff7e8f4be775b1142fc3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa50b7e831becff7e8f4be775b1142fc3">&#9670;&nbsp;</a></span>tpmi</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::tpmi</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TPMI information for precoding. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01124">1124</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="aa36897a06bd432d1db73e37887196911"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa36897a06bd432d1db73e37887196911">&#9670;&nbsp;</a></span>rv2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::rv2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01126">1126</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a6229c9715841535182165eccd7dfea0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6229c9715841535182165eccd7dfea0e">&#9670;&nbsp;</a></span>ndi2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::ndi2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01128">1128</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a72fd9b050ab1ca0d9a092c139372c0ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a72fd9b050ab1ca0d9a092c139372c0ab">&#9670;&nbsp;</a></span>mcs2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::mcs2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 2. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01130">1130</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a4a5d05d3fc669a815f51c251fc1b7f67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a5d05d3fc669a815f51c251fc1b7f67">&#9670;&nbsp;</a></span>rv1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::rv1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Redundancy version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01132">1132</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a20ae11d57ac3ed395272d33e8cbccbbd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20ae11d57ac3ed395272d33e8cbccbbd">&#9670;&nbsp;</a></span>ndi1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::ndi1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>New Data Indicator 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01134">1134</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a43aaa097a46cee03788321248da49f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43aaa097a46cee03788321248da49f7f">&#9670;&nbsp;</a></span>mcs1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::mcs1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Modulation and Coding Scheme and Redundancy Version 1. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01136">1136</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="ab36c19eb97fc07c83c952bbc4e29d13c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab36c19eb97fc07c83c952bbc4e29d13c">&#9670;&nbsp;</a></span>tb_swap</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::tb_swap</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>TB swap. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01138">1138</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a183c5009b126571a1d875bdfe1a2b413"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a183c5009b126571a1d875bdfe1a2b413">&#9670;&nbsp;</a></span>harq_pid</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::harq_pid</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>HARQ Process. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01140">1140</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a5813c2dd350ed71282bb1b68da420b3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5813c2dd350ed71282bb1b68da420b3d">&#9670;&nbsp;</a></span>dai</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::dai</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Downlink Assignment Index. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01142">1142</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a5449436fe5488f2fca5bd50ee29f77d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5449436fe5488f2fca5bd50ee29f77d2">&#9670;&nbsp;</a></span>TPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::TPC</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Power Control. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01144">1144</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="aea6e3112dc05e3d146faabb321fc71c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea6e3112dc05e3d146faabb321fc71c3">&#9670;&nbsp;</a></span>rballoc</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::rballoc</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RB Assignment (ceil(log2(N_RB_DL/P)) bits) </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01146">1146</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
<a id="a3a20a47b75b9c5addfd7089bf6fe87c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a20a47b75b9c5addfd7089bf6fe87c5">&#9670;&nbsp;</a></span>rah</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t DCI2_5MHz_2A_TDD::rah</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Resource Allocation Header. </p>

<p class="definition">Definition at line <a class="el" href="dci_8h_source.html#l01148">1148</a> of file <a class="el" href="dci_8h_source.html">dci.h</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structDCI2__5MHz__2A__TDD.html">DCI2_5MHz_2A_TDD</a></li>
    <li class="footer">Generated on Mon Jul 5 2021 11:23:14 for OpenAirInterface by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
