{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 0.750298,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 0.761871,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0197018,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.019396,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.00788534,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.019396,
	"finish__design__instance__count__class:fill_cell": 19917,
	"finish__design__instance__area__class:fill_cell": 2345.81,
	"finish__design__instance__count__class:tap_cell": 734,
	"finish__design__instance__area__class:tap_cell": 21.4034,
	"finish__design__instance__count__class:tie_cell": 977,
	"finish__design__instance__area__class:tie_cell": 42.734,
	"finish__design__instance__count__class:buffer": 1630,
	"finish__design__instance__area__class:buffer": 171.388,
	"finish__design__instance__count__class:clock_buffer": 61,
	"finish__design__instance__area__class:clock_buffer": 26.5648,
	"finish__design__instance__count__class:timing_repair_buffer": 325,
	"finish__design__instance__area__class:timing_repair_buffer": 28.9559,
	"finish__design__instance__count__class:inverter": 1105,
	"finish__design__instance__area__class:inverter": 52.1818,
	"finish__design__instance__count__class:clock_inverter": 45,
	"finish__design__instance__area__class:clock_inverter": 3.3534,
	"finish__design__instance__count__class:sequential_cell": 2611,
	"finish__design__instance__area__class:sequential_cell": 809.073,
	"finish__design__instance__count__class:multi_input_combinational_cell": 7863,
	"finish__design__instance__area__class:multi_input_combinational_cell": 860.06,
	"finish__design__instance__count": 35268,
	"finish__design__instance__area": 4361.52,
	"finish__timing__setup__tns": 0,
	"finish__timing__hold__tns": 0,
	"finish__timing__setup__ws": 603.433,
	"finish__timing__hold__ws": 14.7756,
	"finish__clock__skew__setup": 18.479,
	"finish__clock__skew__hold": 26.1709,
	"finish__timing__drv__max_slew_limit": 0.66193,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.491049,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00516983,
	"finish__power__switching__total": 0.0015723,
	"finish__power__leakage__total": 1.93986e-06,
	"finish__power__total": 0.00674407,
	"finish__design__io": 1330,
	"finish__design__die__area": 4936.05,
	"finish__design__core__area": 4361.52,
	"finish__design__instance__count": 15351,
	"finish__design__instance__area": 2015.71,
	"finish__design__instance__count__stdcell": 15351,
	"finish__design__instance__area__stdcell": 2015.71,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.462159,
	"finish__design__instance__utilization__stdcell": 0.462159,
	"finish__design__rows": 244,
	"finish__design__rows:asap7sc7p5t": 244,
	"finish__design__sites": 299144,
	"finish__design__sites:asap7sc7p5t": 299144,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}