--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml PC.twx PC.ncd -o PC.twr PC.pcf

Design file:              PC.ncd
Physical constraint file: PC.pcf
Device,package,speed:     xc3s50,pq208,-4 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clr         |    1.326(R)|    0.638(R)|clk_BUFGP         |   0.000|
data_in<0>  |    0.470(R)|    0.732(R)|clk_BUFGP         |   0.000|
data_in<1>  |    1.325(R)|    0.048(R)|clk_BUFGP         |   0.000|
data_in<2>  |    0.833(R)|    0.449(R)|clk_BUFGP         |   0.000|
data_in<3>  |    0.417(R)|    0.781(R)|clk_BUFGP         |   0.000|
data_in<4>  |    0.844(R)|    0.440(R)|clk_BUFGP         |   0.000|
data_in<5>  |    2.085(R)|   -0.004(R)|clk_BUFGP         |   0.000|
inc         |    2.368(R)|   -0.455(R)|clk_BUFGP         |   0.000|
load        |    2.611(R)|    0.347(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
data_out<0> |    8.865(R)|clk_BUFGP         |   0.000|
data_out<1> |    8.922(R)|clk_BUFGP         |   0.000|
data_out<2> |    8.974(R)|clk_BUFGP         |   0.000|
data_out<3> |    8.916(R)|clk_BUFGP         |   0.000|
data_out<4> |    8.898(R)|clk_BUFGP         |   0.000|
data_out<5> |    8.185(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.855|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Jan 05 10:22:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 115 MB



