

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_VITIS_LOOP_2855_2'
================================================================
* Date:           Wed Sep  4 13:52:53 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.898 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2855_2  |      100|      100|         1|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|     28|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |        -|    -|      -|      -|    -|
|Memory           |        -|    -|      -|      -|    -|
|Multiplexer      |        -|    -|      -|     27|    -|
|Register         |        -|    -|      9|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |        0|    0|      9|     55|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      150|  120|  65200|  32600|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |        0|    0|     ~0|     ~0|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln2855_fu_112_p2   |         +|   0|  0|  14|           7|           1|
    |icmp_ln2855_fu_106_p2  |      icmp|   0|  0|  14|           7|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  28|          14|           7|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    7|         14|
    |i_fu_38               |   9|          2|    7|         14|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   15|         30|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_38      |  7|   0|    7|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  detectFaces_Pipeline_VITIS_LOOP_2855_2|  return value|
|result_x_address0  |  out|    7|   ap_memory|                                result_x|         array|
|result_x_ce0       |  out|    1|   ap_memory|                                result_x|         array|
|result_x_we0       |  out|    1|   ap_memory|                                result_x|         array|
|result_x_d0        |  out|   32|   ap_memory|                                result_x|         array|
|result_y_address0  |  out|    7|   ap_memory|                                result_y|         array|
|result_y_ce0       |  out|    1|   ap_memory|                                result_y|         array|
|result_y_we0       |  out|    1|   ap_memory|                                result_y|         array|
|result_y_d0        |  out|   32|   ap_memory|                                result_y|         array|
|result_w_address0  |  out|    7|   ap_memory|                                result_w|         array|
|result_w_ce0       |  out|    1|   ap_memory|                                result_w|         array|
|result_w_we0       |  out|    1|   ap_memory|                                result_w|         array|
|result_w_d0        |  out|   32|   ap_memory|                                result_w|         array|
|result_h_address0  |  out|    7|   ap_memory|                                result_h|         array|
|result_h_ce0       |  out|    1|   ap_memory|                                result_h|         array|
|result_h_we0       |  out|    1|   ap_memory|                                result_h|         array|
|result_h_d0        |  out|   32|   ap_memory|                                result_h|         array|
+-------------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:2834]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 0, i7 %i" [../source/haar.cpp:2834]   --->   Operation 9 'store' 'store_ln2834' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [../source/haar.cpp:2855]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.03ns)   --->   "%icmp_ln2855 = icmp_eq  i7 %i_2, i7 100" [../source/haar.cpp:2855]   --->   Operation 12 'icmp' 'icmp_ln2855' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%add_ln2855 = add i7 %i_2, i7 1" [../source/haar.cpp:2855]   --->   Operation 13 'add' 'add_ln2855' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln2855 = br i1 %icmp_ln2855, void %for.inc20.split, void %mergeST.loopexit9.exitStub" [../source/haar.cpp:2855]   --->   Operation 14 'br' 'br_ln2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2855 = zext i7 %i_2" [../source/haar.cpp:2855]   --->   Operation 15 'zext' 'zext_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln2834 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2834]   --->   Operation 16 'specpipeline' 'specpipeline_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2834 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../source/haar.cpp:2834]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln2855 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../source/haar.cpp:2855]   --->   Operation 18 'specloopname' 'specloopname_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2856]   --->   Operation 19 'getelementptr' 'result_x_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln2856 = store i32 0, i7 %result_x_addr" [../source/haar.cpp:2856]   --->   Operation 20 'store' 'store_ln2856' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2857]   --->   Operation 21 'getelementptr' 'result_y_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln2857 = store i32 0, i7 %result_y_addr" [../source/haar.cpp:2857]   --->   Operation 22 'store' 'store_ln2857' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2858]   --->   Operation 23 'getelementptr' 'result_w_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln2858 = store i32 0, i7 %result_w_addr" [../source/haar.cpp:2858]   --->   Operation 24 'store' 'store_ln2858' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2859]   --->   Operation 25 'getelementptr' 'result_h_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln2859 = store i32 0, i7 %result_h_addr" [../source/haar.cpp:2859]   --->   Operation 26 'store' 'store_ln2859' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 %add_ln2855, i7 %i" [../source/haar.cpp:2834]   --->   Operation 27 'store' 'store_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln2855 = br void %for.inc20" [../source/haar.cpp:2855]   --->   Operation 28 'br' 'br_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln2855)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ result_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ result_h]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                        (alloca           ) [ 01]
specinterface_ln0        (specinterface    ) [ 00]
specinterface_ln0        (specinterface    ) [ 00]
specinterface_ln0        (specinterface    ) [ 00]
specinterface_ln0        (specinterface    ) [ 00]
store_ln2834             (store            ) [ 00]
br_ln0                   (br               ) [ 00]
i_2                      (load             ) [ 00]
icmp_ln2855              (icmp             ) [ 01]
add_ln2855               (add              ) [ 00]
br_ln2855                (br               ) [ 00]
zext_ln2855              (zext             ) [ 00]
specpipeline_ln2834      (specpipeline     ) [ 00]
speclooptripcount_ln2834 (speclooptripcount) [ 00]
specloopname_ln2855      (specloopname     ) [ 00]
result_x_addr            (getelementptr    ) [ 00]
store_ln2856             (store            ) [ 00]
result_y_addr            (getelementptr    ) [ 00]
store_ln2857             (store            ) [ 00]
result_w_addr            (getelementptr    ) [ 00]
store_ln2858             (store            ) [ 00]
result_h_addr            (getelementptr    ) [ 00]
store_ln2859             (store            ) [ 00]
store_ln2834             (store            ) [ 00]
br_ln2855                (br               ) [ 00]
ret_ln0                  (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="result_x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_x"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="result_y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="result_w">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_w"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="result_h">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_h"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="result_x_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="7" slack="0"/>
<pin id="46" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_x_addr/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="store_ln2856_access_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="7" slack="0"/>
<pin id="51" dir="0" index="1" bw="32" slack="0"/>
<pin id="52" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="53" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2856/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="result_y_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="7" slack="0"/>
<pin id="60" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_y_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln2857_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="7" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="0"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2857/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="result_w_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_w_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="store_ln2858_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="0"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2858/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="result_h_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_h_addr/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln2859_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2859/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln2834_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_2_load_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="icmp_ln2855_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="7" slack="0"/>
<pin id="108" dir="0" index="1" bw="7" slack="0"/>
<pin id="109" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln2855/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln2855_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln2855/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln2855_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="7" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln2855/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln2834_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="7" slack="0"/>
<pin id="128" dir="0" index="1" bw="7" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln2834/1 "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="0"/>
<pin id="133" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="41"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="14" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="42" pin="3"/><net_sink comp="49" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="69"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="36" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="14" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="83"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="36" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="14" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="110"><net_src comp="103" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="22" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="103" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="103" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="123"><net_src comp="118" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="124"><net_src comp="118" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="130"><net_src comp="112" pin="2"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="38" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="136"><net_src comp="131" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="137"><net_src comp="131" pin="1"/><net_sink comp="126" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: result_x | {1 }
	Port: result_y | {1 }
	Port: result_w | {1 }
	Port: result_h | {1 }
 - Input state : 
	Port: detectFaces_Pipeline_VITIS_LOOP_2855_2 : result_x | {}
	Port: detectFaces_Pipeline_VITIS_LOOP_2855_2 : result_y | {}
	Port: detectFaces_Pipeline_VITIS_LOOP_2855_2 : result_w | {}
	Port: detectFaces_Pipeline_VITIS_LOOP_2855_2 : result_h | {}
  - Chain level:
	State 1
		store_ln2834 : 1
		i_2 : 1
		icmp_ln2855 : 2
		add_ln2855 : 2
		br_ln2855 : 3
		zext_ln2855 : 2
		result_x_addr : 3
		store_ln2856 : 4
		result_y_addr : 3
		store_ln2857 : 4
		result_w_addr : 3
		store_ln2858 : 4
		result_h_addr : 3
		store_ln2859 : 4
		store_ln2834 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|   icmp   | icmp_ln2855_fu_106 |    0    |    14   |
|----------|--------------------|---------|---------|
|    add   |  add_ln2855_fu_112 |    0    |    14   |
|----------|--------------------|---------|---------|
|   zext   | zext_ln2855_fu_118 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    28   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_131|    7   |
+---------+--------+
|  Total  |    7   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   28   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    7   |    -   |
+-----------+--------+--------+
|   Total   |    7   |   28   |
+-----------+--------+--------+
