// Seed: 1154978939
`define pp_4 0
`define pp_5 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout id_4;
  inout id_3;
  output id_2;
  output id_1;
  reg id_4;
  function id_5;
    output reg id_6;
    output id_7;
    output id_8;
    begin
      @(id_7, posedge 1, posedge 1'b0) begin
        if (1) if (id_7) id_1 <= 1;
        repeat (id_3);
      end
    end
  endfunction
  assign id_7 = 1'h0;
  always id_5 <= id_4;
  logic id_9;
  always @(id_4) begin
    id_6 <= 1;
  end
  assign id_4 = id_3;
  logic id_10 (
      id_5,
      id_7
  );
endmodule
