*.class
/build/output/
/bin_verilator/*
/verif/sim/*