INFO: [VRFC 10-163] Analyzing VHDL file "/opt/Xilinx/calcolatrice/calcolatrice.srcs/sim_1/new/edge_detector_test.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_detector_test
