// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
// Version: 2022.1.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module Bert_layer_Self_attention_Pipeline_l_update_i7_l_j7 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        inp_sumRow_address0,
        inp_sumRow_ce0,
        inp_sumRow_q0,
        v345_address0,
        v345_ce0,
        v345_q0,
        v123_address0,
        v123_ce0,
        v123_q0,
        v123_1_address0,
        v123_1_ce0,
        v123_1_q0,
        v123_2_address0,
        v123_2_ce0,
        v123_2_q0,
        v123_3_address0,
        v123_3_ce0,
        v123_3_q0,
        v124_address0,
        v124_ce0,
        v124_we0,
        v124_d0,
        v124_1_address0,
        v124_1_ce0,
        v124_1_we0,
        v124_1_d0,
        v124_2_address0,
        v124_2_ce0,
        v124_2_we0,
        v124_2_d0,
        v124_3_address0,
        v124_3_ce0,
        v124_3_we0,
        v124_3_d0,
        grp_fu_705_p_din0,
        grp_fu_705_p_din1,
        grp_fu_705_p_dout0,
        grp_fu_705_p_ce,
        grp_fu_720_p_din0,
        grp_fu_720_p_din1,
        grp_fu_720_p_dout0,
        grp_fu_720_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [3:0] inp_sumRow_address0;
output   inp_sumRow_ce0;
input  [31:0] inp_sumRow_q0;
output  [3:0] v345_address0;
output   v345_ce0;
input  [31:0] v345_q0;
output  [5:0] v123_address0;
output   v123_ce0;
input  [31:0] v123_q0;
output  [5:0] v123_1_address0;
output   v123_1_ce0;
input  [31:0] v123_1_q0;
output  [5:0] v123_2_address0;
output   v123_2_ce0;
input  [31:0] v123_2_q0;
output  [5:0] v123_3_address0;
output   v123_3_ce0;
input  [31:0] v123_3_q0;
output  [5:0] v124_address0;
output   v124_ce0;
output   v124_we0;
output  [7:0] v124_d0;
output  [5:0] v124_1_address0;
output   v124_1_ce0;
output   v124_1_we0;
output  [7:0] v124_1_d0;
output  [5:0] v124_2_address0;
output   v124_2_ce0;
output   v124_2_we0;
output  [7:0] v124_2_d0;
output  [5:0] v124_3_address0;
output   v124_3_ce0;
output   v124_3_we0;
output  [7:0] v124_3_d0;
output  [31:0] grp_fu_705_p_din0;
output  [31:0] grp_fu_705_p_din1;
input  [31:0] grp_fu_705_p_dout0;
output   grp_fu_705_p_ce;
output  [31:0] grp_fu_720_p_din0;
output  [31:0] grp_fu_720_p_din1;
input  [31:0] grp_fu_720_p_dout0;
output   grp_fu_720_p_ce;

reg ap_idle;
reg inp_sumRow_ce0;
reg v345_ce0;
reg v123_ce0;
reg v123_1_ce0;
reg v123_2_ce0;
reg v123_3_ce0;
reg v124_ce0;
reg v124_we0;
reg v124_1_ce0;
reg v124_1_we0;
reg v124_2_ce0;
reg v124_2_we0;
reg v124_3_ce0;
reg v124_3_we0;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_enable_reg_pp0_iter22;
reg    ap_enable_reg_pp0_iter23;
reg    ap_enable_reg_pp0_iter24;
reg    ap_enable_reg_pp0_iter25;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
wire    ap_block_state9_pp0_stage0_iter8;
wire    ap_block_state10_pp0_stage0_iter9;
wire    ap_block_state11_pp0_stage0_iter10;
wire    ap_block_state12_pp0_stage0_iter11;
wire    ap_block_state13_pp0_stage0_iter12;
wire    ap_block_state14_pp0_stage0_iter13;
wire    ap_block_state15_pp0_stage0_iter14;
wire    ap_block_state16_pp0_stage0_iter15;
wire    ap_block_state17_pp0_stage0_iter16;
wire    ap_block_state18_pp0_stage0_iter17;
wire    ap_block_state19_pp0_stage0_iter18;
wire    ap_block_state20_pp0_stage0_iter19;
wire    ap_block_state21_pp0_stage0_iter20;
wire    ap_block_state22_pp0_stage0_iter21;
wire    ap_block_state23_pp0_stage0_iter22;
wire    ap_block_state24_pp0_stage0_iter23;
wire    ap_block_state25_pp0_stage0_iter24;
wire    ap_block_state26_pp0_stage0_iter25;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln160_fu_270_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire   [3:0] select_ln160_fu_300_p3;
reg   [3:0] select_ln160_reg_579;
wire   [3:0] select_ln160_1_fu_308_p3;
reg   [3:0] select_ln160_1_reg_584;
wire   [1:0] trunc_ln160_fu_316_p1;
reg   [1:0] trunc_ln160_reg_589;
reg   [1:0] trunc_ln160_reg_589_pp0_iter1_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter2_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter3_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter4_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter5_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter6_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter7_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter8_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter9_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter10_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter11_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter12_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter13_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter14_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter15_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter16_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter17_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter18_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter19_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter20_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter21_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter22_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter23_reg;
reg   [1:0] trunc_ln160_reg_589_pp0_iter24_reg;
reg   [1:0] p_cast170_mid2_v_reg_594;
wire   [63:0] zext_ln160_fu_351_p1;
reg   [63:0] zext_ln160_reg_600;
reg   [63:0] zext_ln160_reg_600_pp0_iter2_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter3_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter4_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter5_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter6_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter7_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter8_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter9_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter10_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter11_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter12_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter13_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter14_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter15_reg;
reg   [63:0] zext_ln160_reg_600_pp0_iter16_reg;
reg   [5:0] v124_addr_reg_630;
reg   [5:0] v124_addr_reg_630_pp0_iter2_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter3_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter4_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter5_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter6_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter7_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter8_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter9_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter10_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter11_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter12_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter13_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter14_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter15_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter16_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter17_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter18_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter19_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter20_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter21_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter22_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter23_reg;
reg   [5:0] v124_addr_reg_630_pp0_iter24_reg;
reg   [5:0] v124_1_addr_reg_635;
reg   [5:0] v124_1_addr_reg_635_pp0_iter2_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter3_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter4_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter5_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter6_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter7_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter8_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter9_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter10_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter11_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter12_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter13_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter14_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter15_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter16_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter17_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter18_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter19_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter20_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter21_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter22_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter23_reg;
reg   [5:0] v124_1_addr_reg_635_pp0_iter24_reg;
reg   [5:0] v124_2_addr_reg_640;
reg   [5:0] v124_2_addr_reg_640_pp0_iter2_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter3_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter4_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter5_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter6_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter7_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter8_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter9_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter10_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter11_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter12_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter13_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter14_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter15_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter16_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter17_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter18_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter19_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter20_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter21_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter22_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter23_reg;
reg   [5:0] v124_2_addr_reg_640_pp0_iter24_reg;
reg   [5:0] v124_3_addr_reg_645;
reg   [5:0] v124_3_addr_reg_645_pp0_iter2_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter3_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter4_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter5_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter6_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter7_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter8_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter9_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter10_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter11_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter12_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter13_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter14_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter15_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter16_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter17_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter18_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter19_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter20_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter21_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter22_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter23_reg;
reg   [5:0] v124_3_addr_reg_645_pp0_iter24_reg;
reg   [31:0] inp_sumRow_load_reg_650;
wire   [31:0] v76_fu_400_p6;
reg   [31:0] v76_reg_655;
reg   [31:0] v345_load_reg_665;
reg   [31:0] v78_reg_670;
wire   [31:0] bitcast_ln160_fu_413_p1;
reg   [31:0] v80_reg_680;
reg   [0:0] p_Result_s_reg_685;
reg   [0:0] p_Result_s_reg_685_pp0_iter24_reg;
wire   [22:0] p_Result_35_fu_438_p1;
reg   [22:0] p_Result_35_reg_690;
wire   [0:0] isNeg_fu_452_p3;
reg   [0:0] isNeg_reg_695;
wire   [8:0] ush_fu_470_p3;
reg   [8:0] ush_reg_700;
wire   [7:0] val_fu_532_p3;
reg   [7:0] val_reg_705;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln163_2_fu_388_p1;
reg   [3:0] j7_fu_106;
wire   [3:0] add_ln161_fu_330_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j7_load;
reg   [3:0] i7_fu_110;
reg   [3:0] ap_sig_allocacmp_i7_load;
reg   [7:0] indvar_flatten298_fu_114;
wire   [7:0] add_ln160_1_fu_276_p2;
reg   [7:0] ap_sig_allocacmp_indvar_flatten298_load;
wire   [7:0] result_V_fu_544_p3;
wire   [0:0] icmp_ln161_fu_294_p2;
wire   [3:0] add_ln160_fu_288_p2;
wire   [3:0] tmp_19_fu_362_p3;
wire   [5:0] tmp_s_fu_355_p3;
wire   [5:0] zext_ln163_fu_369_p1;
wire   [5:0] sub_ln163_fu_373_p2;
wire   [5:0] zext_ln163_1_fu_379_p1;
wire   [5:0] add_ln163_fu_382_p2;
wire   [31:0] data_V_fu_417_p1;
wire   [7:0] xs_exp_V_fu_428_p4;
wire   [8:0] zext_ln346_fu_442_p1;
wire   [8:0] add_ln346_fu_446_p2;
wire   [7:0] sub_ln1512_fu_460_p2;
wire  signed [8:0] sext_ln1512_fu_466_p1;
wire   [24:0] mantissa_fu_478_p4;
wire  signed [31:0] sext_ln1488_fu_491_p1;
wire   [54:0] zext_ln15_fu_487_p1;
wire   [54:0] zext_ln1488_fu_494_p1;
wire   [54:0] r_V_fu_498_p2;
wire   [0:0] tmp_fu_510_p3;
wire   [54:0] r_V_52_fu_504_p2;
wire   [7:0] zext_ln818_fu_518_p1;
wire   [7:0] tmp_20_fu_522_p4;
wire   [7:0] result_V_5_fu_539_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg    ap_loop_exit_ready_pp0_iter21_reg;
reg    ap_loop_exit_ready_pp0_iter22_reg;
reg    ap_loop_exit_ready_pp0_iter23_reg;
reg    ap_loop_exit_ready_pp0_iter24_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 ap_enable_reg_pp0_iter22 = 1'b0;
#0 ap_enable_reg_pp0_iter23 = 1'b0;
#0 ap_enable_reg_pp0_iter24 = 1'b0;
#0 ap_enable_reg_pp0_iter25 = 1'b0;
#0 ap_done_reg = 1'b0;
end

Bert_layer_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U365(
    .din0(v123_q0),
    .din1(v123_1_q0),
    .din2(v123_2_q0),
    .din3(v123_3_q0),
    .din4(trunc_ln160_reg_589_pp0_iter1_reg),
    .dout(v76_fu_400_p6)
);

Bert_layer_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter22 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter22 <= ap_enable_reg_pp0_iter21;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter23 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter23 <= ap_enable_reg_pp0_iter22;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter24 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter24 <= ap_enable_reg_pp0_iter23;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter25 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter25 <= ap_enable_reg_pp0_iter24;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln160_fu_270_p2 == 1'd0))) begin
            i7_fu_110 <= select_ln160_1_fu_308_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            i7_fu_110 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln160_fu_270_p2 == 1'd0))) begin
            indvar_flatten298_fu_114 <= add_ln160_1_fu_276_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten298_fu_114 <= 8'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln160_fu_270_p2 == 1'd0))) begin
            j7_fu_106 <= add_ln161_fu_330_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j7_fu_106 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter21_reg <= ap_loop_exit_ready_pp0_iter20_reg;
        ap_loop_exit_ready_pp0_iter22_reg <= ap_loop_exit_ready_pp0_iter21_reg;
        ap_loop_exit_ready_pp0_iter23_reg <= ap_loop_exit_ready_pp0_iter22_reg;
        ap_loop_exit_ready_pp0_iter24_reg <= ap_loop_exit_ready_pp0_iter23_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        inp_sumRow_load_reg_650 <= inp_sumRow_q0;
        isNeg_reg_695 <= add_ln346_fu_446_p2[32'd8];
        p_Result_35_reg_690 <= p_Result_35_fu_438_p1;
        p_Result_s_reg_685 <= data_V_fu_417_p1[32'd31];
        p_Result_s_reg_685_pp0_iter24_reg <= p_Result_s_reg_685;
        trunc_ln160_reg_589_pp0_iter10_reg <= trunc_ln160_reg_589_pp0_iter9_reg;
        trunc_ln160_reg_589_pp0_iter11_reg <= trunc_ln160_reg_589_pp0_iter10_reg;
        trunc_ln160_reg_589_pp0_iter12_reg <= trunc_ln160_reg_589_pp0_iter11_reg;
        trunc_ln160_reg_589_pp0_iter13_reg <= trunc_ln160_reg_589_pp0_iter12_reg;
        trunc_ln160_reg_589_pp0_iter14_reg <= trunc_ln160_reg_589_pp0_iter13_reg;
        trunc_ln160_reg_589_pp0_iter15_reg <= trunc_ln160_reg_589_pp0_iter14_reg;
        trunc_ln160_reg_589_pp0_iter16_reg <= trunc_ln160_reg_589_pp0_iter15_reg;
        trunc_ln160_reg_589_pp0_iter17_reg <= trunc_ln160_reg_589_pp0_iter16_reg;
        trunc_ln160_reg_589_pp0_iter18_reg <= trunc_ln160_reg_589_pp0_iter17_reg;
        trunc_ln160_reg_589_pp0_iter19_reg <= trunc_ln160_reg_589_pp0_iter18_reg;
        trunc_ln160_reg_589_pp0_iter20_reg <= trunc_ln160_reg_589_pp0_iter19_reg;
        trunc_ln160_reg_589_pp0_iter21_reg <= trunc_ln160_reg_589_pp0_iter20_reg;
        trunc_ln160_reg_589_pp0_iter22_reg <= trunc_ln160_reg_589_pp0_iter21_reg;
        trunc_ln160_reg_589_pp0_iter23_reg <= trunc_ln160_reg_589_pp0_iter22_reg;
        trunc_ln160_reg_589_pp0_iter24_reg <= trunc_ln160_reg_589_pp0_iter23_reg;
        trunc_ln160_reg_589_pp0_iter2_reg <= trunc_ln160_reg_589_pp0_iter1_reg;
        trunc_ln160_reg_589_pp0_iter3_reg <= trunc_ln160_reg_589_pp0_iter2_reg;
        trunc_ln160_reg_589_pp0_iter4_reg <= trunc_ln160_reg_589_pp0_iter3_reg;
        trunc_ln160_reg_589_pp0_iter5_reg <= trunc_ln160_reg_589_pp0_iter4_reg;
        trunc_ln160_reg_589_pp0_iter6_reg <= trunc_ln160_reg_589_pp0_iter5_reg;
        trunc_ln160_reg_589_pp0_iter7_reg <= trunc_ln160_reg_589_pp0_iter6_reg;
        trunc_ln160_reg_589_pp0_iter8_reg <= trunc_ln160_reg_589_pp0_iter7_reg;
        trunc_ln160_reg_589_pp0_iter9_reg <= trunc_ln160_reg_589_pp0_iter8_reg;
        ush_reg_700 <= ush_fu_470_p3;
        v124_1_addr_reg_635_pp0_iter10_reg <= v124_1_addr_reg_635_pp0_iter9_reg;
        v124_1_addr_reg_635_pp0_iter11_reg <= v124_1_addr_reg_635_pp0_iter10_reg;
        v124_1_addr_reg_635_pp0_iter12_reg <= v124_1_addr_reg_635_pp0_iter11_reg;
        v124_1_addr_reg_635_pp0_iter13_reg <= v124_1_addr_reg_635_pp0_iter12_reg;
        v124_1_addr_reg_635_pp0_iter14_reg <= v124_1_addr_reg_635_pp0_iter13_reg;
        v124_1_addr_reg_635_pp0_iter15_reg <= v124_1_addr_reg_635_pp0_iter14_reg;
        v124_1_addr_reg_635_pp0_iter16_reg <= v124_1_addr_reg_635_pp0_iter15_reg;
        v124_1_addr_reg_635_pp0_iter17_reg <= v124_1_addr_reg_635_pp0_iter16_reg;
        v124_1_addr_reg_635_pp0_iter18_reg <= v124_1_addr_reg_635_pp0_iter17_reg;
        v124_1_addr_reg_635_pp0_iter19_reg <= v124_1_addr_reg_635_pp0_iter18_reg;
        v124_1_addr_reg_635_pp0_iter20_reg <= v124_1_addr_reg_635_pp0_iter19_reg;
        v124_1_addr_reg_635_pp0_iter21_reg <= v124_1_addr_reg_635_pp0_iter20_reg;
        v124_1_addr_reg_635_pp0_iter22_reg <= v124_1_addr_reg_635_pp0_iter21_reg;
        v124_1_addr_reg_635_pp0_iter23_reg <= v124_1_addr_reg_635_pp0_iter22_reg;
        v124_1_addr_reg_635_pp0_iter24_reg <= v124_1_addr_reg_635_pp0_iter23_reg;
        v124_1_addr_reg_635_pp0_iter2_reg <= v124_1_addr_reg_635;
        v124_1_addr_reg_635_pp0_iter3_reg <= v124_1_addr_reg_635_pp0_iter2_reg;
        v124_1_addr_reg_635_pp0_iter4_reg <= v124_1_addr_reg_635_pp0_iter3_reg;
        v124_1_addr_reg_635_pp0_iter5_reg <= v124_1_addr_reg_635_pp0_iter4_reg;
        v124_1_addr_reg_635_pp0_iter6_reg <= v124_1_addr_reg_635_pp0_iter5_reg;
        v124_1_addr_reg_635_pp0_iter7_reg <= v124_1_addr_reg_635_pp0_iter6_reg;
        v124_1_addr_reg_635_pp0_iter8_reg <= v124_1_addr_reg_635_pp0_iter7_reg;
        v124_1_addr_reg_635_pp0_iter9_reg <= v124_1_addr_reg_635_pp0_iter8_reg;
        v124_2_addr_reg_640_pp0_iter10_reg <= v124_2_addr_reg_640_pp0_iter9_reg;
        v124_2_addr_reg_640_pp0_iter11_reg <= v124_2_addr_reg_640_pp0_iter10_reg;
        v124_2_addr_reg_640_pp0_iter12_reg <= v124_2_addr_reg_640_pp0_iter11_reg;
        v124_2_addr_reg_640_pp0_iter13_reg <= v124_2_addr_reg_640_pp0_iter12_reg;
        v124_2_addr_reg_640_pp0_iter14_reg <= v124_2_addr_reg_640_pp0_iter13_reg;
        v124_2_addr_reg_640_pp0_iter15_reg <= v124_2_addr_reg_640_pp0_iter14_reg;
        v124_2_addr_reg_640_pp0_iter16_reg <= v124_2_addr_reg_640_pp0_iter15_reg;
        v124_2_addr_reg_640_pp0_iter17_reg <= v124_2_addr_reg_640_pp0_iter16_reg;
        v124_2_addr_reg_640_pp0_iter18_reg <= v124_2_addr_reg_640_pp0_iter17_reg;
        v124_2_addr_reg_640_pp0_iter19_reg <= v124_2_addr_reg_640_pp0_iter18_reg;
        v124_2_addr_reg_640_pp0_iter20_reg <= v124_2_addr_reg_640_pp0_iter19_reg;
        v124_2_addr_reg_640_pp0_iter21_reg <= v124_2_addr_reg_640_pp0_iter20_reg;
        v124_2_addr_reg_640_pp0_iter22_reg <= v124_2_addr_reg_640_pp0_iter21_reg;
        v124_2_addr_reg_640_pp0_iter23_reg <= v124_2_addr_reg_640_pp0_iter22_reg;
        v124_2_addr_reg_640_pp0_iter24_reg <= v124_2_addr_reg_640_pp0_iter23_reg;
        v124_2_addr_reg_640_pp0_iter2_reg <= v124_2_addr_reg_640;
        v124_2_addr_reg_640_pp0_iter3_reg <= v124_2_addr_reg_640_pp0_iter2_reg;
        v124_2_addr_reg_640_pp0_iter4_reg <= v124_2_addr_reg_640_pp0_iter3_reg;
        v124_2_addr_reg_640_pp0_iter5_reg <= v124_2_addr_reg_640_pp0_iter4_reg;
        v124_2_addr_reg_640_pp0_iter6_reg <= v124_2_addr_reg_640_pp0_iter5_reg;
        v124_2_addr_reg_640_pp0_iter7_reg <= v124_2_addr_reg_640_pp0_iter6_reg;
        v124_2_addr_reg_640_pp0_iter8_reg <= v124_2_addr_reg_640_pp0_iter7_reg;
        v124_2_addr_reg_640_pp0_iter9_reg <= v124_2_addr_reg_640_pp0_iter8_reg;
        v124_3_addr_reg_645_pp0_iter10_reg <= v124_3_addr_reg_645_pp0_iter9_reg;
        v124_3_addr_reg_645_pp0_iter11_reg <= v124_3_addr_reg_645_pp0_iter10_reg;
        v124_3_addr_reg_645_pp0_iter12_reg <= v124_3_addr_reg_645_pp0_iter11_reg;
        v124_3_addr_reg_645_pp0_iter13_reg <= v124_3_addr_reg_645_pp0_iter12_reg;
        v124_3_addr_reg_645_pp0_iter14_reg <= v124_3_addr_reg_645_pp0_iter13_reg;
        v124_3_addr_reg_645_pp0_iter15_reg <= v124_3_addr_reg_645_pp0_iter14_reg;
        v124_3_addr_reg_645_pp0_iter16_reg <= v124_3_addr_reg_645_pp0_iter15_reg;
        v124_3_addr_reg_645_pp0_iter17_reg <= v124_3_addr_reg_645_pp0_iter16_reg;
        v124_3_addr_reg_645_pp0_iter18_reg <= v124_3_addr_reg_645_pp0_iter17_reg;
        v124_3_addr_reg_645_pp0_iter19_reg <= v124_3_addr_reg_645_pp0_iter18_reg;
        v124_3_addr_reg_645_pp0_iter20_reg <= v124_3_addr_reg_645_pp0_iter19_reg;
        v124_3_addr_reg_645_pp0_iter21_reg <= v124_3_addr_reg_645_pp0_iter20_reg;
        v124_3_addr_reg_645_pp0_iter22_reg <= v124_3_addr_reg_645_pp0_iter21_reg;
        v124_3_addr_reg_645_pp0_iter23_reg <= v124_3_addr_reg_645_pp0_iter22_reg;
        v124_3_addr_reg_645_pp0_iter24_reg <= v124_3_addr_reg_645_pp0_iter23_reg;
        v124_3_addr_reg_645_pp0_iter2_reg <= v124_3_addr_reg_645;
        v124_3_addr_reg_645_pp0_iter3_reg <= v124_3_addr_reg_645_pp0_iter2_reg;
        v124_3_addr_reg_645_pp0_iter4_reg <= v124_3_addr_reg_645_pp0_iter3_reg;
        v124_3_addr_reg_645_pp0_iter5_reg <= v124_3_addr_reg_645_pp0_iter4_reg;
        v124_3_addr_reg_645_pp0_iter6_reg <= v124_3_addr_reg_645_pp0_iter5_reg;
        v124_3_addr_reg_645_pp0_iter7_reg <= v124_3_addr_reg_645_pp0_iter6_reg;
        v124_3_addr_reg_645_pp0_iter8_reg <= v124_3_addr_reg_645_pp0_iter7_reg;
        v124_3_addr_reg_645_pp0_iter9_reg <= v124_3_addr_reg_645_pp0_iter8_reg;
        v124_addr_reg_630_pp0_iter10_reg <= v124_addr_reg_630_pp0_iter9_reg;
        v124_addr_reg_630_pp0_iter11_reg <= v124_addr_reg_630_pp0_iter10_reg;
        v124_addr_reg_630_pp0_iter12_reg <= v124_addr_reg_630_pp0_iter11_reg;
        v124_addr_reg_630_pp0_iter13_reg <= v124_addr_reg_630_pp0_iter12_reg;
        v124_addr_reg_630_pp0_iter14_reg <= v124_addr_reg_630_pp0_iter13_reg;
        v124_addr_reg_630_pp0_iter15_reg <= v124_addr_reg_630_pp0_iter14_reg;
        v124_addr_reg_630_pp0_iter16_reg <= v124_addr_reg_630_pp0_iter15_reg;
        v124_addr_reg_630_pp0_iter17_reg <= v124_addr_reg_630_pp0_iter16_reg;
        v124_addr_reg_630_pp0_iter18_reg <= v124_addr_reg_630_pp0_iter17_reg;
        v124_addr_reg_630_pp0_iter19_reg <= v124_addr_reg_630_pp0_iter18_reg;
        v124_addr_reg_630_pp0_iter20_reg <= v124_addr_reg_630_pp0_iter19_reg;
        v124_addr_reg_630_pp0_iter21_reg <= v124_addr_reg_630_pp0_iter20_reg;
        v124_addr_reg_630_pp0_iter22_reg <= v124_addr_reg_630_pp0_iter21_reg;
        v124_addr_reg_630_pp0_iter23_reg <= v124_addr_reg_630_pp0_iter22_reg;
        v124_addr_reg_630_pp0_iter24_reg <= v124_addr_reg_630_pp0_iter23_reg;
        v124_addr_reg_630_pp0_iter2_reg <= v124_addr_reg_630;
        v124_addr_reg_630_pp0_iter3_reg <= v124_addr_reg_630_pp0_iter2_reg;
        v124_addr_reg_630_pp0_iter4_reg <= v124_addr_reg_630_pp0_iter3_reg;
        v124_addr_reg_630_pp0_iter5_reg <= v124_addr_reg_630_pp0_iter4_reg;
        v124_addr_reg_630_pp0_iter6_reg <= v124_addr_reg_630_pp0_iter5_reg;
        v124_addr_reg_630_pp0_iter7_reg <= v124_addr_reg_630_pp0_iter6_reg;
        v124_addr_reg_630_pp0_iter8_reg <= v124_addr_reg_630_pp0_iter7_reg;
        v124_addr_reg_630_pp0_iter9_reg <= v124_addr_reg_630_pp0_iter8_reg;
        v345_load_reg_665 <= v345_q0;
        v76_reg_655 <= v76_fu_400_p6;
        v78_reg_670 <= grp_fu_720_p_dout0;
        v80_reg_680 <= grp_fu_705_p_dout0;
        val_reg_705 <= val_fu_532_p3;
        zext_ln160_reg_600_pp0_iter10_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter9_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter11_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter10_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter12_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter11_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter13_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter12_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter14_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter13_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter15_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter14_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter16_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter15_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter2_reg[3 : 0] <= zext_ln160_reg_600[3 : 0];
        zext_ln160_reg_600_pp0_iter3_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter2_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter4_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter3_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter5_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter4_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter6_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter5_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter7_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter6_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter8_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter7_reg[3 : 0];
        zext_ln160_reg_600_pp0_iter9_reg[3 : 0] <= zext_ln160_reg_600_pp0_iter8_reg[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln160_reg_589_pp0_iter1_reg <= trunc_ln160_reg_589;
        v124_1_addr_reg_635 <= zext_ln163_2_fu_388_p1;
        v124_2_addr_reg_640 <= zext_ln163_2_fu_388_p1;
        v124_3_addr_reg_645 <= zext_ln163_2_fu_388_p1;
        v124_addr_reg_630 <= zext_ln163_2_fu_388_p1;
        zext_ln160_reg_600[3 : 0] <= zext_ln160_fu_351_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln160_fu_270_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        p_cast170_mid2_v_reg_594 <= {{select_ln160_1_fu_308_p3[3:2]}};
        select_ln160_1_reg_584 <= select_ln160_1_fu_308_p3;
        select_ln160_reg_579 <= select_ln160_fu_300_p3;
        trunc_ln160_reg_589 <= trunc_ln160_fu_316_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln160_fu_270_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter24_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b0) & (ap_enable_reg_pp0_iter24 == 1'b0) & (ap_enable_reg_pp0_iter23 == 1'b0) & (ap_enable_reg_pp0_iter22 == 1'b0) & (ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_i7_load = 4'd0;
    end else begin
        ap_sig_allocacmp_i7_load = i7_fu_110;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten298_load = 8'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten298_load = indvar_flatten298_fu_114;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_j7_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j7_load = j7_fu_106;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        inp_sumRow_ce0 = 1'b1;
    end else begin
        inp_sumRow_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v123_1_ce0 = 1'b1;
    end else begin
        v123_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v123_2_ce0 = 1'b1;
    end else begin
        v123_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v123_3_ce0 = 1'b1;
    end else begin
        v123_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v123_ce0 = 1'b1;
    end else begin
        v123_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_1_ce0 = 1'b1;
    end else begin
        v124_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln160_reg_589_pp0_iter24_reg == 2'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_1_we0 = 1'b1;
    end else begin
        v124_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_2_ce0 = 1'b1;
    end else begin
        v124_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln160_reg_589_pp0_iter24_reg == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_2_we0 = 1'b1;
    end else begin
        v124_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_3_ce0 = 1'b1;
    end else begin
        v124_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln160_reg_589_pp0_iter24_reg == 2'd3) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_3_we0 = 1'b1;
    end else begin
        v124_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_ce0 = 1'b1;
    end else begin
        v124_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter25 == 1'b1) & (trunc_ln160_reg_589_pp0_iter24_reg == 2'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v124_we0 = 1'b1;
    end else begin
        v124_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        v345_ce0 = 1'b1;
    end else begin
        v345_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln160_1_fu_276_p2 = (ap_sig_allocacmp_indvar_flatten298_load + 8'd1);

assign add_ln160_fu_288_p2 = (ap_sig_allocacmp_i7_load + 4'd1);

assign add_ln161_fu_330_p2 = (select_ln160_fu_300_p3 + 4'd1);

assign add_ln163_fu_382_p2 = (sub_ln163_fu_373_p2 + zext_ln163_1_fu_379_p1);

assign add_ln346_fu_446_p2 = ($signed(zext_ln346_fu_442_p1) + $signed(9'd385));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter21 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage0_iter22 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage0_iter23 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter24 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage0_iter25 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign bitcast_ln160_fu_413_p1 = v345_load_reg_665;

assign data_V_fu_417_p1 = v80_reg_680;

assign grp_fu_705_p_ce = 1'b1;

assign grp_fu_705_p_din0 = v78_reg_670;

assign grp_fu_705_p_din1 = bitcast_ln160_fu_413_p1;

assign grp_fu_720_p_ce = 1'b1;

assign grp_fu_720_p_din0 = v76_reg_655;

assign grp_fu_720_p_din1 = inp_sumRow_load_reg_650;

assign icmp_ln160_fu_270_p2 = ((ap_sig_allocacmp_indvar_flatten298_load == 8'd144) ? 1'b1 : 1'b0);

assign icmp_ln161_fu_294_p2 = ((ap_sig_allocacmp_j7_load == 4'd12) ? 1'b1 : 1'b0);

assign inp_sumRow_address0 = zext_ln160_fu_351_p1;

assign isNeg_fu_452_p3 = add_ln346_fu_446_p2[32'd8];

assign mantissa_fu_478_p4 = {{{{1'd1}, {p_Result_35_reg_690}}}, {1'd0}};

assign p_Result_35_fu_438_p1 = data_V_fu_417_p1[22:0];

assign r_V_52_fu_504_p2 = zext_ln15_fu_487_p1 << zext_ln1488_fu_494_p1;

assign r_V_fu_498_p2 = zext_ln15_fu_487_p1 >> zext_ln1488_fu_494_p1;

assign result_V_5_fu_539_p2 = (8'd0 - val_reg_705);

assign result_V_fu_544_p3 = ((p_Result_s_reg_685_pp0_iter24_reg[0:0] == 1'b1) ? result_V_5_fu_539_p2 : val_reg_705);

assign select_ln160_1_fu_308_p3 = ((icmp_ln161_fu_294_p2[0:0] == 1'b1) ? add_ln160_fu_288_p2 : ap_sig_allocacmp_i7_load);

assign select_ln160_fu_300_p3 = ((icmp_ln161_fu_294_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j7_load);

assign sext_ln1488_fu_491_p1 = $signed(ush_reg_700);

assign sext_ln1512_fu_466_p1 = $signed(sub_ln1512_fu_460_p2);

assign sub_ln1512_fu_460_p2 = (8'd127 - xs_exp_V_fu_428_p4);

assign sub_ln163_fu_373_p2 = (tmp_s_fu_355_p3 - zext_ln163_fu_369_p1);

assign tmp_19_fu_362_p3 = {{p_cast170_mid2_v_reg_594}, {2'd0}};

assign tmp_20_fu_522_p4 = {{r_V_52_fu_504_p2[31:24]}};

assign tmp_fu_510_p3 = r_V_fu_498_p2[32'd24];

assign tmp_s_fu_355_p3 = {{p_cast170_mid2_v_reg_594}, {4'd0}};

assign trunc_ln160_fu_316_p1 = select_ln160_1_fu_308_p3[1:0];

assign ush_fu_470_p3 = ((isNeg_fu_452_p3[0:0] == 1'b1) ? sext_ln1512_fu_466_p1 : add_ln346_fu_446_p2);

assign v123_1_address0 = zext_ln163_2_fu_388_p1;

assign v123_2_address0 = zext_ln163_2_fu_388_p1;

assign v123_3_address0 = zext_ln163_2_fu_388_p1;

assign v123_address0 = zext_ln163_2_fu_388_p1;

assign v124_1_address0 = v124_1_addr_reg_635_pp0_iter24_reg;

assign v124_1_d0 = result_V_fu_544_p3;

assign v124_2_address0 = v124_2_addr_reg_640_pp0_iter24_reg;

assign v124_2_d0 = result_V_fu_544_p3;

assign v124_3_address0 = v124_3_addr_reg_645_pp0_iter24_reg;

assign v124_3_d0 = result_V_fu_544_p3;

assign v124_address0 = v124_addr_reg_630_pp0_iter24_reg;

assign v124_d0 = result_V_fu_544_p3;

assign v345_address0 = zext_ln160_reg_600_pp0_iter16_reg;

assign val_fu_532_p3 = ((isNeg_reg_695[0:0] == 1'b1) ? zext_ln818_fu_518_p1 : tmp_20_fu_522_p4);

assign xs_exp_V_fu_428_p4 = {{data_V_fu_417_p1[30:23]}};

assign zext_ln1488_fu_494_p1 = $unsigned(sext_ln1488_fu_491_p1);

assign zext_ln15_fu_487_p1 = mantissa_fu_478_p4;

assign zext_ln160_fu_351_p1 = select_ln160_1_reg_584;

assign zext_ln163_1_fu_379_p1 = select_ln160_reg_579;

assign zext_ln163_2_fu_388_p1 = add_ln163_fu_382_p2;

assign zext_ln163_fu_369_p1 = tmp_19_fu_362_p3;

assign zext_ln346_fu_442_p1 = xs_exp_V_fu_428_p4;

assign zext_ln818_fu_518_p1 = tmp_fu_510_p3;

always @ (posedge ap_clk) begin
    zext_ln160_reg_600[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter2_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter3_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter4_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter5_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter6_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter7_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter8_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter9_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter10_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter11_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter12_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter13_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter14_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter15_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
    zext_ln160_reg_600_pp0_iter16_reg[63:4] <= 60'b000000000000000000000000000000000000000000000000000000000000;
end

endmodule //Bert_layer_Self_attention_Pipeline_l_update_i7_l_j7
