(set-logic QF_AUFBV)
(set-option :produce-models true)
(declare-sort Pair 2)
(declare-fun M1::T1()tmp () class.sc_core::sc_time)
(declare-fun M1::T1()tmp1 () I8)
(declare-fun M1::T1()tmp2 () I8)
(declare-fun M1::T1()tmp3 () Bool)
(declare-fun M1::T1().pre () class.sc_core::sc_simcontext)
(declare-fun M1::T1().pre1 () I8)
(declare-fun M1::T1()tmp5 () class.sc_core::sc_event)
(declare-fun M1::T1()tmp6 () class.sc_core::sc_simcontext)
(declare-fun M1::T1()tmp7 () class.sc_core::sc_simcontext)
(declare-fun M1::T1()tmp8 () I8)
(declare-fun M1::T1()tmp10 () I8)
(declare-fun M1::T1()tmp11 () class.sc_core::sc_simcontext)
(declare-fun M1::T1()tmp12 () class.sc_core::sc_simcontext)
(declare-fun M1::T2()tmp () class.sc_core::sc_time)
(declare-fun M1::T2()tmp1 () I8)
(declare-fun M1::T2()tmp2 () I8)
(declare-fun M1::T2()tmp3 () Bool)
(declare-fun M1::T2().pre () I8)
(declare-fun M1::T2()tmp5 () class.sc_core::sc_event)
(declare-fun M1::T2()tmp6 () I8)
(declare-fun M1::T2()tmp7 () class.sc_core::sc_simcontext)
(declare-fun M1::T2()tmp8 () class.sc_core::sc_simcontext)
(declare-fun M1::T2()tmp9 () class.sc_core::sc_simcontext)
(check-sat)
(exit)
