Analysis & Synthesis report for Projet
Fri Nov 11 13:57:28 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|State
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for Inferred Entity Instance: Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0
 16. Parameter Settings for Inferred Entity Instance: Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1
 17. Parameter Settings for Inferred Entity Instance: Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1
 18. Parameter Settings for Inferred Entity Instance: Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0
 19. lpm_mult Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "Projet:Proj|GeneRGB:GeneRGB_Ex1"
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 11 13:57:28 2022        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Projet                                       ;
; Top-level Entity Name              ; FPGA                                         ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 487                                          ;
;     Total combinational functions  ; 477                                          ;
;     Dedicated logic registers      ; 100                                          ;
; Total registers                    ; 100                                          ;
; Total pins                         ; 38                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 0                                            ;
; Embedded Multiplier 9-bit elements ; 4                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; FPGA               ; Projet             ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_2008          ; VHDL_1993          ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                             ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+
; FPGA.vhd                         ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/FPGA.vhd                   ;
; CalcPosShell.vhd                 ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/CalcPosShell.vhd           ;
; CalcPosTarget.vhd                ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/CalcPosTarget.vhd          ;
; CounterX.vhd                     ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/CounterX.vhd               ;
; CounterY.vhd                     ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/CounterY.vhd               ;
; CalcAngle.vhd                    ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/CalcAngle.vhd              ;
; GeneRGB.vhd                      ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/GeneRGB.vhd                ;
; Projet_pack.vhd                  ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/Projet_pack.vhd            ;
; Projet.vhd                       ; yes             ; User VHDL File               ; C:/Users/Naor/Desktop/Final Project/Projet.vhd                 ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf   ;
; db/mult_k4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/mult_k4t.tdf            ;
; db/mult_g4t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/mult_g4t.tdf            ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_divide.tdf ;
; db/lpm_divide_9gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/lpm_divide_9gm.tdf      ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/sign_div_unsign_akh.tdf ;
; db/alt_u_div_v2f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/alt_u_div_v2f.tdf       ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/add_sub_unc.tdf         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Naor/Desktop/Final Project/db/add_sub_vnc.tdf         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------+


+------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                      ;
+---------------------------------------------+--------------------+
; Resource                                    ; Usage              ;
+---------------------------------------------+--------------------+
; Estimated Total logic elements              ; 487                ;
;                                             ;                    ;
; Total combinational functions               ; 477                ;
; Logic element usage by number of LUT inputs ;                    ;
;     -- 4 input functions                    ; 142                ;
;     -- 3 input functions                    ; 146                ;
;     -- <=2 input functions                  ; 189                ;
;                                             ;                    ;
; Logic elements by mode                      ;                    ;
;     -- normal mode                          ; 264                ;
;     -- arithmetic mode                      ; 213                ;
;                                             ;                    ;
; Total registers                             ; 100                ;
;     -- Dedicated logic registers            ; 100                ;
;     -- I/O registers                        ; 0                  ;
;                                             ;                    ;
; I/O pins                                    ; 38                 ;
; Embedded Multiplier 9-bit elements          ; 4                  ;
; Maximum fan-out node                        ; Horloge50MHz~input ;
; Maximum fan-out                             ; 96                 ;
; Total fan-out                               ; 1775               ;
; Average fan-out                             ; 2.70               ;
+---------------------------------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                       ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                             ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |FPGA                                        ; 477 (1)           ; 100 (0)      ; 0           ; 4            ; 0       ; 2         ; 38   ; 0            ; |FPGA                                                                                                                                           ; work         ;
;    |Projet:Proj|                             ; 476 (1)           ; 100 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA|Projet:Proj                                                                                                                               ;              ;
;       |CalcAngle:CalcAngle_Ex1|              ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcAngle:CalcAngle_Ex1                                                                                                       ;              ;
;       |CalcPosShell:CalcPosShell_Ex1|        ; 187 (102)         ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1                                                                                                 ;              ;
;          |lpm_divide:Div0|                   ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0                                                                                 ;              ;
;             |lpm_divide_9gm:auto_generated|  ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0|lpm_divide_9gm:auto_generated                                                   ;              ;
;                |sign_div_unsign_akh:divider| ; 38 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;                   |alt_u_div_v2f:divider|    ; 38 (38)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;          |lpm_divide:Div1|                   ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1                                                                                 ;              ;
;             |lpm_divide_9gm:auto_generated|  ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1|lpm_divide_9gm:auto_generated                                                   ;              ;
;                |sign_div_unsign_akh:divider| ; 47 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider                       ;              ;
;                   |alt_u_div_v2f:divider|    ; 47 (47)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1|lpm_divide_9gm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_v2f:divider ;              ;
;       |CalcPosTarget:CalcPosTarget_Ex1|      ; 34 (34)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1                                                                                               ;              ;
;       |CounterX:CounterX_Ex1|                ; 20 (20)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CounterX:CounterX_Ex1                                                                                                         ;              ;
;       |CounterY:CounterY_Ex1|                ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FPGA|Projet:Proj|CounterY:CounterY_Ex1                                                                                                         ;              ;
;       |GeneRGB:GeneRGB_Ex1|                  ; 219 (219)         ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |FPGA|Projet:Proj|GeneRGB:GeneRGB_Ex1                                                                                                           ;              ;
;          |lpm_mult:Mult0|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGA|Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0                                                                                            ;              ;
;             |mult_k4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGA|Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0|mult_k4t:auto_generated                                                                    ;              ;
;          |lpm_mult:Mult1|                    ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGA|Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1                                                                                            ;              ;
;             |mult_g4t:auto_generated|        ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |FPGA|Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1|mult_g4t:auto_generated                                                                    ;              ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 2           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------+
; State Machine - |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|State ;
+---------------+------------+---------------+-------------+------------+
; Name          ; State.endd ; State.DESCEND ; State.MOUNT ; State.INIT ;
+---------------+------------+---------------+-------------+------------+
; State.INIT    ; 0          ; 0             ; 0           ; 0          ;
; State.MOUNT   ; 0          ; 0             ; 1           ; 1          ;
; State.DESCEND ; 0          ; 1             ; 0           ; 1          ;
; State.endd    ; 1          ; 0             ; 0           ; 1          ;
+---------------+------------+---------------+-------------+------------+


+----------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                 ;
+-----------------------------------------------------------+----------------------------------------+
; Register name                                             ; Reason for Removal                     ;
+-----------------------------------------------------------+----------------------------------------+
; Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1|iCtSelect[0]  ; Stuck at GND due to stuck port data_in ;
; Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1|iCtXTarget[0] ; Stuck at GND due to stuck port data_in ;
; Projet:Proj|CalcPosShell:CalcPosShell_Ex1|iDepX[4..10]    ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 9                     ;                                        ;
+-----------------------------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                      ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Register name                                            ; Reason for Removal        ; Registers Removed due to This Register                    ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+
; Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1|iCtSelect[0] ; Stuck at GND              ; Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1|iCtXTarget[0] ;
;                                                          ; due to stuck port data_in ;                                                           ;
+----------------------------------------------------------+---------------------------+-----------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 40    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 71    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; Projet:Proj|CalcAngle:CalcAngle_Ex1|Cpt_int[0] ; 23      ;
; Total number of inverted registers = 1         ;         ;
+------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|iCtImage[1]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|iDepY[8]     ;
; 5:1                ; 7 bits    ; 21 LEs        ; 7 LEs                ; 14 LEs                 ; Yes        ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|iDepY[2]     ;
; 7:1                ; 21 bits   ; 84 LEs        ; 21 LEs               ; 63 LEs                 ; Yes        ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|iCtXShell[7] ;
; 9:1                ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |FPGA|Projet:Proj|CalcPosShell:CalcPosShell_Ex1|State        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 12          ; Untyped                          ;
; LPM_WIDTHB                                     ; 12          ; Untyped                          ;
; LPM_WIDTHP                                     ; 24          ; Untyped                          ;
; LPM_WIDTHR                                     ; 24          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_k4t    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1 ;
+------------------------------------------------+-------------+----------------------------------+
; Parameter Name                                 ; Value       ; Type                             ;
+------------------------------------------------+-------------+----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE                   ;
; LPM_WIDTHA                                     ; 11          ; Untyped                          ;
; LPM_WIDTHB                                     ; 11          ; Untyped                          ;
; LPM_WIDTHP                                     ; 22          ; Untyped                          ;
; LPM_WIDTHR                                     ; 22          ; Untyped                          ;
; LPM_WIDTHS                                     ; 1           ; Untyped                          ;
; LPM_REPRESENTATION                             ; SIGNED      ; Untyped                          ;
; LPM_PIPELINE                                   ; 0           ; Untyped                          ;
; LATENCY                                        ; 0           ; Untyped                          ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                          ;
; INPUT_B_IS_CONSTANT                            ; NO          ; Untyped                          ;
; USE_EAB                                        ; OFF         ; Untyped                          ;
; MAXIMIZE_SPEED                                 ; 6           ; Untyped                          ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                          ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                          ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K              ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                          ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                          ;
; CBXI_PARAMETER                                 ; mult_g4t    ; Untyped                          ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                          ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                          ;
+------------------------------------------------+-------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                             ;
+------------------------+----------------+------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                          ;
; LPM_WIDTHD             ; 4              ; Untyped                                                          ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                                          ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                          ;
; CBXI_PARAMETER         ; lpm_divide_9gm ; Untyped                                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                   ;
+------------------------+----------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                         ;
+---------------------------------------+------------------------------------------------+
; Name                                  ; Value                                          ;
+---------------------------------------+------------------------------------------------+
; Number of entity instances            ; 2                                              ;
; Entity Instance                       ; Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 12                                             ;
;     -- LPM_WIDTHB                     ; 12                                             ;
;     -- LPM_WIDTHP                     ; 24                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
; Entity Instance                       ; Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 11                                             ;
;     -- LPM_WIDTHB                     ; 11                                             ;
;     -- LPM_WIDTHP                     ; 22                                             ;
;     -- LPM_REPRESENTATION             ; SIGNED                                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                             ;
;     -- USE_EAB                        ; OFF                                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                             ;
+---------------------------------------+------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "Projet:Proj|GeneRGB:GeneRGB_Ex1" ;
+----------------+-------+----------+-------------------------+
; Port           ; Type  ; Severity ; Details                 ;
+----------------+-------+----------+-------------------------+
; iytarget[8..6] ; Input ; Info     ; Stuck at GND            ;
; iytarget[4..2] ; Input ; Info     ; Stuck at GND            ;
; iytarget[9]    ; Input ; Info     ; Stuck at VCC            ;
; iytarget[5]    ; Input ; Info     ; Stuck at VCC            ;
; iytarget[1]    ; Input ; Info     ; Stuck at VCC            ;
; iytarget[0]    ; Input ; Info     ; Stuck at GND            ;
+----------------+-------+----------+-------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Nov 11 13:57:26 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projet -c Projet
Info: Found 2 design units, including 1 entities, in source file fpga.vhd
    Info: Found design unit 1: FPGA-FPGA_arch
    Info: Found entity 1: FPGA
Info: Found 2 design units, including 1 entities, in source file calcposshell.vhd
    Info: Found design unit 1: CalcPosShell-CalcPosShell_arch
    Info: Found entity 1: CalcPosShell
Info: Found 2 design units, including 1 entities, in source file calcpostarget.vhd
    Info: Found design unit 1: CalcPosTarget-CalcPosTarget_arch
    Info: Found entity 1: CalcPosTarget
Info: Found 2 design units, including 1 entities, in source file counterx.vhd
    Info: Found design unit 1: CounterX-CounterX_arch
    Info: Found entity 1: CounterX
Info: Found 2 design units, including 1 entities, in source file countery.vhd
    Info: Found design unit 1: CounterY-CounterY_arch
    Info: Found entity 1: CounterY
Info: Found 2 design units, including 1 entities, in source file calcangle.vhd
    Info: Found design unit 1: CalcAngle-CalcAngle_arch
    Info: Found entity 1: CalcAngle
Info: Found 2 design units, including 1 entities, in source file genergb.vhd
    Info: Found design unit 1: GeneRGB-GeneRGB_arch
    Info: Found entity 1: GeneRGB
Info: Found 1 design units, including 0 entities, in source file projet_pack.vhd
    Info: Found design unit 1: Projet_pack
Info: Found 2 design units, including 1 entities, in source file projet.vhd
    Info: Found design unit 1: Projet-Projet_arch
    Info: Found entity 1: Projet
Info: Elaborating entity "FPGA" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "v10LEDG[9..8]" at FPGA.vhd(15)
Info: Elaborating entity "Projet" for hierarchy "Projet:Proj"
Warning (10873): Using initial value X (don't care) for net "v8LEDG[7..5]" at Projet.vhd(13)
Warning (10873): Using initial value X (don't care) for net "v8LEDG[2..0]" at Projet.vhd(13)
Info: Elaborating entity "CounterX" for hierarchy "Projet:Proj|CounterX:CounterX_Ex1"
Info: Elaborating entity "CounterY" for hierarchy "Projet:Proj|CounterY:CounterY_Ex1"
Info: Elaborating entity "GeneRGB" for hierarchy "Projet:Proj|GeneRGB:GeneRGB_Ex1"
Info: Elaborating entity "CalcPosShell" for hierarchy "Projet:Proj|CalcPosShell:CalcPosShell_Ex1"
Info: Elaborating entity "CalcPosTarget" for hierarchy "Projet:Proj|CalcPosTarget:CalcPosTarget_Ex1"
Info: Elaborating entity "CalcAngle" for hierarchy "Projet:Proj|CalcAngle:CalcAngle_Ex1"
Info: Inferred 4 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Projet:Proj|GeneRGB:GeneRGB_Ex1|Mult0"
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "Projet:Proj|GeneRGB:GeneRGB_Ex1|Mult1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Projet:Proj|CalcPosShell:CalcPosShell_Ex1|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Projet:Proj|CalcPosShell:CalcPosShell_Ex1|Div0"
Info: Elaborated megafunction instantiation "Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0"
Info: Instantiated megafunction "Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "12"
    Info: Parameter "LPM_WIDTHB" = "12"
    Info: Parameter "LPM_WIDTHP" = "24"
    Info: Parameter "LPM_WIDTHR" = "24"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_k4t.tdf
    Info: Found entity 1: mult_k4t
Info: Elaborated megafunction instantiation "Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1"
Info: Instantiated megafunction "Projet:Proj|GeneRGB:GeneRGB_Ex1|lpm_mult:Mult1" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "11"
    Info: Parameter "LPM_WIDTHB" = "11"
    Info: Parameter "LPM_WIDTHP" = "22"
    Info: Parameter "LPM_WIDTHR" = "22"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info: Parameter "MAXIMIZE_SPEED" = "6"
Info: Found 1 design units, including 1 entities, in source file db/mult_g4t.tdf
    Info: Found entity 1: mult_g4t
Info: Elaborated megafunction instantiation "Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1"
Info: Instantiated megafunction "Projet:Proj|CalcPosShell:CalcPosShell_Ex1|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "7"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf
    Info: Found entity 1: lpm_divide_9gm
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info: Found entity 1: sign_div_unsign_akh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_v2f.tdf
    Info: Found entity 1: alt_u_div_v2f
Info: Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info: Found entity 1: add_sub_unc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info: Found entity 1: add_sub_vnc
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "v10LEDG[0]" is stuck at GND
    Warning (13410): Pin "v10LEDG[1]" is stuck at GND
    Warning (13410): Pin "v10LEDG[2]" is stuck at GND
    Warning (13410): Pin "v10LEDG[5]" is stuck at GND
    Warning (13410): Pin "v10LEDG[6]" is stuck at GND
    Warning (13410): Pin "v10LEDG[7]" is stuck at GND
    Warning (13410): Pin "v10LEDG[8]" is stuck at GND
    Warning (13410): Pin "v10LEDG[9]" is stuck at GND
Info: Timing-Driven Synthesis is running
Warning: Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "v3KEY[0]"
    Warning (15610): No output dependent on input pin "v3KEY[1]"
    Warning (15610): No output dependent on input pin "v10SW[4]"
    Warning (15610): No output dependent on input pin "v10SW[5]"
    Warning (15610): No output dependent on input pin "v10SW[6]"
    Warning (15610): No output dependent on input pin "v10SW[7]"
    Warning (15610): No output dependent on input pin "v10SW[8]"
    Warning (15610): No output dependent on input pin "v10SW[9]"
Info: Implemented 529 device resources after synthesis - the final resource count might be different
    Info: Implemented 14 input pins
    Info: Implemented 24 output pins
    Info: Implemented 487 logic cells
    Info: Implemented 4 DSP elements
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 250 megabytes
    Info: Processing ended: Fri Nov 11 13:57:28 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


