Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Sep 16 19:29:48 2025
| Host         : HAKMCHN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file fp_adder_timing_summary_routed.rpt -pb fp_adder_timing_summary_routed.pb -rpx fp_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : fp_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   13          inf        0.000                      0                   13           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            13 Endpoints
Min Delay            13 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.387ns  (logic 6.585ns (35.813%)  route 11.802ns (64.187%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          1.213    13.554    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT5 (Prop_lut5_I1_O)        0.124    13.678 r  sort/result[frac][7]_INST_0_i_1/O
                         net (fo=1, routed)           2.098    15.775    result[frac]_OBUF[7]
    K18                  OBUF (Prop_obuf_I_O)         2.612    18.387 r  result[frac][7]_INST_0/O
                         net (fo=0)                   0.000    18.387    result[frac][7]
    K18                                                               r  result[frac][7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.309ns  (logic 6.569ns (35.881%)  route 11.739ns (64.119%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          1.208    13.549    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.673 r  sort/result[frac][3]_INST_0_i_1/O
                         net (fo=1, routed)           2.039    15.712    result[frac]_OBUF[3]
    R19                  OBUF (Prop_obuf_I_O)         2.596    18.309 r  result[frac][3]_INST_0/O
                         net (fo=0)                   0.000    18.309    result[frac][3]
    R19                                                               r  result[frac][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.220ns  (logic 6.585ns (36.141%)  route 11.635ns (63.859%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          1.220    13.561    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.685 r  sort/result[frac][1]_INST_0_i_1/O
                         net (fo=1, routed)           1.924    15.608    result[frac]_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         2.612    18.220 r  result[frac][1]_INST_0/O
                         net (fo=0)                   0.000    18.220    result[frac][1]
    M19                                                               r  result[frac][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.192ns  (logic 6.597ns (36.262%)  route 11.595ns (63.738%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=6 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          1.213    13.554    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X1Y21          LUT5 (Prop_lut5_I4_O)        0.124    13.678 r  sort/result[frac][0]_INST_0_i_1/O
                         net (fo=1, routed)           1.891    15.569    result[frac]_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         2.624    18.192 r  result[frac][0]_INST_0/O
                         net (fo=0)                   0.000    18.192    result[frac][0]
    L17                                                               r  result[frac][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[exp][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.052ns  (logic 6.591ns (36.509%)  route 11.462ns (63.491%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.829    13.169    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I5_O)        0.124    13.293 r  sort/result[exp][1]_INST_0_i_1/O
                         net (fo=1, routed)           2.141    15.435    result[exp]_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         2.618    18.052 r  result[exp][1]_INST_0/O
                         net (fo=0)                   0.000    18.052    result[exp][1]
    J18                                                               r  result[exp][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[exp][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.014ns  (logic 6.569ns (36.468%)  route 11.445ns (63.532%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.826    13.167    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I1_O)        0.124    13.291 r  sort/result[exp][0]_INST_0_i_1/O
                         net (fo=1, routed)           2.127    15.418    result[exp]_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         2.596    18.014 r  result[exp][0]_INST_0/O
                         net (fo=0)                   0.000    18.014    result[exp][0]
    L18                                                               r  result[exp][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.928ns  (logic 6.569ns (36.639%)  route 11.359ns (63.361%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.779    13.120    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.244 r  sort/result[frac][5]_INST_0_i_1/O
                         net (fo=1, routed)           2.088    15.332    result[frac]_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         2.595    17.928 r  result[frac][5]_INST_0/O
                         net (fo=0)                   0.000    17.928    result[frac][5]
    N19                                                               r  result[frac][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.831ns  (logic 6.561ns (36.797%)  route 11.270ns (63.203%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.835    13.175    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.299 r  sort/result[frac][6]_INST_0_i_1/O
                         net (fo=1, routed)           1.944    15.243    result[frac]_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         2.588    17.831 r  result[frac][6]_INST_0/O
                         net (fo=0)                   0.000    17.831    result[frac][6]
    N18                                                               r  result[frac][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[frac][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.781ns  (logic 6.563ns (36.907%)  route 11.219ns (63.093%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT5 (Prop_lut5_I1_O)        0.124    11.411 r  sort/result[exp][3]_INST_0_i_7/O
                         net (fo=2, routed)           0.805    12.217    sort/result[exp][3]_INST_0_i_7_n_0
    SLICE_X1Y19          LUT6 (Prop_lut6_I4_O)        0.124    12.341 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.791    13.131    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.124    13.255 r  sort/result[frac][4]_INST_0_i_1/O
                         net (fo=1, routed)           1.936    15.192    result[frac]_OBUF[4]
    P19                  OBUF (Prop_obuf_I_O)         2.590    17.781 r  result[frac][4]_INST_0/O
                         net (fo=0)                   0.000    17.781    result[frac][4]
    P19                                                               r  result[frac][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[frac][0]
                            (input port)
  Destination:            result[exp][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.769ns  (logic 6.817ns (38.365%)  route 10.952ns (61.635%))
  Logic Levels:           14  (CARRY4=3 IBUF=1 LUT3=1 LUT4=2 LUT5=4 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  b[frac][0] (IN)
                         net (fo=0)                   0.000     0.000    b[frac][0]
    V15                  IBUF (Prop_ibuf_I_O)         0.951     0.951 r  small_number[sign]1_carry_i_21/O
                         net (fo=4, routed)           1.846     2.797    sort/result[frac][2]_INST_0_i_19_0
    SLICE_X1Y14          LUT4 (Prop_lut4_I0_O)        0.124     2.921 r  sort/small_number[sign]1_carry_i_8/O
                         net (fo=1, routed)           0.000     2.921    sort/small_number[sign]1_carry_i_8_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.453 r  sort/small_number[sign]1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.453    sort/small_number[sign]1_carry_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.610 r  sort/small_number[sign]1_carry__0/CO[1]
                         net (fo=35, routed)          0.646     4.256    sort/CO[0]
    SLICE_X0Y16          LUT5 (Prop_lut5_I0_O)        0.355     4.611 r  sort/result[frac][6]_INST_0_i_23/O
                         net (fo=4, routed)           0.828     5.439    sort/result[frac][6]_INST_0_i_23_n_0
    SLICE_X1Y17          LUT3 (Prop_lut3_I0_O)        0.332     5.771 r  sort/result[frac][6]_INST_0_i_24/O
                         net (fo=9, routed)           0.990     6.761    sort/aligned[frac]1[2]
    SLICE_X2Y16          LUT5 (Prop_lut5_I3_O)        0.124     6.885 r  sort/result[frac][2]_INST_0_i_15/O
                         net (fo=3, routed)           0.975     7.860    sort/result[frac][2]_INST_0_i_22_0
    SLICE_X5Y18          LUT5 (Prop_lut5_I2_O)        0.124     7.984 r  sort/result[frac][2]_INST_0_i_7/O
                         net (fo=1, routed)           0.613     8.597    sort/result[frac][2]_INST_0_i_7_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.596     9.193 r  sort/result[frac][2]_INST_0_i_2/O[3]
                         net (fo=6, routed)           0.999    10.192    sort/result[frac][2]_INST_0_i_2_n_4
    SLICE_X2Y20          LUT5 (Prop_lut5_I2_O)        0.306    10.498 r  sort/result[exp][1]_INST_0_i_6/O
                         net (fo=2, routed)           0.789    11.287    sort/result[exp][1]_INST_0_i_6_n_0
    SLICE_X1Y20          LUT4 (Prop_lut4_I3_O)        0.152    11.439 f  sort/result[exp][1]_INST_0_i_5/O
                         net (fo=11, routed)          0.691    12.131    sort/normalize/lead_zeros_unit/lead0s__14[0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I2_O)        0.326    12.457 r  sort/result[exp][2]_INST_0_i_5/O
                         net (fo=1, routed)           0.280    12.736    sort/result[exp][2]_INST_0_i_5_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.124    12.860 r  sort/result[exp][2]_INST_0_i_1/O
                         net (fo=1, routed)           2.294    15.155    result[exp]_OBUF[2]
    J17                  OBUF (Prop_obuf_I_O)         2.614    17.769 r  result[exp][2]_INST_0/O
                         net (fo=0)                   0.000    17.769    result[exp][2]
    J17                                                               r  result[exp][2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 b[exp][0]
                            (input port)
  Destination:            result[exp][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.391ns  (logic 1.319ns (55.170%)  route 1.072ns (44.830%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[exp][0] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][0]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  result[exp][0]_INST_0_i_3/O
                         net (fo=10, routed)          0.528     0.689    sort/result[exp][0]_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.734 r  sort/result[exp][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.543     1.277    result[exp]_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.114     2.391 r  result[exp][0]_INST_0/O
                         net (fo=0)                   0.000     2.391    result[exp][0]
    L18                                                               r  result[exp][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[exp][3]
                            (input port)
  Destination:            result[exp][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.475ns (60.478%)  route 0.964ns (39.522%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  a[exp][3] (IN)
                         net (fo=0)                   0.000     0.000    a[exp][3]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  small_number[sign]1_carry_i_7__0/O
                         net (fo=5, routed)           0.349     0.517    sort/result[exp][3]_INST_0_i_3_0
    SLICE_X0Y19          LUT6 (Prop_lut6_I5_O)        0.045     0.562 r  sort/result[exp][3]_INST_0_i_4/O
                         net (fo=1, routed)           0.000     0.562    sort/result[exp][3]_INST_0_i_4_n_0
    SLICE_X0Y19          MUXF7 (Prop_muxf7_I1_O)      0.065     0.627 r  sort/result[exp][3]_INST_0_i_1/O
                         net (fo=1, routed)           0.615     1.242    result[exp]_OBUF[3]
    J19                  OBUF (Prop_obuf_I_O)         1.197     2.439 r  result[exp][3]_INST_0/O
                         net (fo=0)                   0.000     2.439    result[exp][3]
    J19                                                               r  result[exp][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][0]
                            (input port)
  Destination:            result[exp][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 1.381ns (55.923%)  route 1.089ns (44.077%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[exp][0] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][0]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  result[exp][0]_INST_0_i_3/O
                         net (fo=10, routed)          0.383     0.543    sort/result[exp][0]_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.588 r  sort/result[exp][2]_INST_0_i_5/O
                         net (fo=1, routed)           0.099     0.687    sort/result[exp][2]_INST_0_i_5_n_0
    SLICE_X0Y20          LUT6 (Prop_lut6_I4_O)        0.045     0.732 r  sort/result[exp][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.607     1.339    result[exp]_OBUF[2]
    J17                  OBUF (Prop_obuf_I_O)         1.131     2.470 r  result[exp][2]_INST_0/O
                         net (fo=0)                   0.000     2.470    result[exp][2]
    J17                                                               r  result[exp][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[sign]
                            (input port)
  Destination:            result[sign]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.515ns  (logic 1.381ns (54.913%)  route 1.134ns (45.087%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  a[sign] (IN)
                         net (fo=0)                   0.000     0.000    a[sign]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  result[sign]_INST_0_i_2/O
                         net (fo=4, routed)           0.511     0.663    sort/result[sign]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.042     0.705 r  sort/result[sign]_INST_0_i_1/O
                         net (fo=1, routed)           0.623     1.328    sort_n_25
    K19                  OBUF (Prop_obuf_I_O)         1.187     2.515 r  result[sign]_INST_0/O
                         net (fo=0)                   0.000     2.515    result[sign]
    K19                                                               r  result[sign] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][0]
                            (input port)
  Destination:            result[exp][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.629ns  (logic 1.450ns (55.150%)  route 1.179ns (44.850%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  b[exp][0] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][0]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  result[exp][0]_INST_0_i_3/O
                         net (fo=10, routed)          0.407     0.567    sort/result[exp][0]_0
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.048     0.615 r  sort/result[exp][1]_INST_0_i_4/O
                         net (fo=3, routed)           0.230     0.845    sort/unnormalized[exp][0]
    SLICE_X0Y20          LUT6 (Prop_lut6_I3_O)        0.107     0.952 r  sort/result[exp][1]_INST_0_i_1/O
                         net (fo=1, routed)           0.542     1.495    result[exp]_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.135     2.629 r  result[exp][1]_INST_0/O
                         net (fo=0)                   0.000     2.629    result[exp][1]
    J18                                                               r  result[exp][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][2]
                            (input port)
  Destination:            result[frac][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.788ns  (logic 1.426ns (51.148%)  route 1.362ns (48.852%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[exp][2] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][2]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  small_number[sign]1_carry_i_5__0/O
                         net (fo=6, routed)           0.489     0.662    sort/result[frac][6]_INST_0_i_19_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.707 r  sort/result[exp][2]_INST_0_i_3/O
                         net (fo=4, routed)           0.114     0.822    sort/unnormalized[exp][2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.867 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.310     1.176    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X1Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.221 r  sort/result[frac][2]_INST_0_i_1/O
                         net (fo=1, routed)           0.449     1.670    result[frac]_OBUF[2]
    M18                  OBUF (Prop_obuf_I_O)         1.118     2.788 r  result[frac][2]_INST_0/O
                         net (fo=0)                   0.000     2.788    result[frac][2]
    M18                                                               r  result[frac][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][2]
                            (input port)
  Destination:            result[frac][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.807ns  (logic 1.415ns (50.403%)  route 1.392ns (49.597%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[exp][2] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][2]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  small_number[sign]1_carry_i_5__0/O
                         net (fo=6, routed)           0.489     0.662    sort/result[frac][6]_INST_0_i_19_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.707 r  sort/result[exp][2]_INST_0_i_3/O
                         net (fo=4, routed)           0.114     0.822    sort/unnormalized[exp][2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.867 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.321     1.187    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.232 r  sort/result[frac][4]_INST_0_i_1/O
                         net (fo=1, routed)           0.468     1.701    result[frac]_OBUF[4]
    P19                  OBUF (Prop_obuf_I_O)         1.107     2.807 r  result[frac][4]_INST_0/O
                         net (fo=0)                   0.000     2.807    result[frac][4]
    P19                                                               r  result[frac][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][2]
                            (input port)
  Destination:            result[frac][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.859ns  (logic 1.414ns (49.445%)  route 1.446ns (50.555%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[exp][2] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][2]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  small_number[sign]1_carry_i_5__0/O
                         net (fo=6, routed)           0.489     0.662    sort/result[frac][6]_INST_0_i_19_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.707 r  sort/result[exp][2]_INST_0_i_3/O
                         net (fo=4, routed)           0.114     0.822    sort/unnormalized[exp][2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.867 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.371     1.237    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.282 r  sort/result[frac][6]_INST_0_i_1/O
                         net (fo=1, routed)           0.472     1.754    result[frac]_OBUF[6]
    N18                  OBUF (Prop_obuf_I_O)         1.106     2.859 r  result[frac][6]_INST_0/O
                         net (fo=0)                   0.000     2.859    result[frac][6]
    N18                                                               r  result[frac][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[exp][2]
                            (input port)
  Destination:            result[frac][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.862ns  (logic 1.421ns (49.653%)  route 1.441ns (50.347%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  b[exp][2] (IN)
                         net (fo=0)                   0.000     0.000    b[exp][2]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  small_number[sign]1_carry_i_5__0/O
                         net (fo=6, routed)           0.489     0.662    sort/result[frac][6]_INST_0_i_19_1
    SLICE_X1Y19          LUT3 (Prop_lut3_I1_O)        0.045     0.707 r  sort/result[exp][2]_INST_0_i_3/O
                         net (fo=4, routed)           0.114     0.822    sort/unnormalized[exp][2]
    SLICE_X1Y19          LUT6 (Prop_lut6_I1_O)        0.045     0.867 f  sort/result[exp][2]_INST_0_i_6/O
                         net (fo=11, routed)          0.311     1.178    sort/result[exp][2]_INST_0_i_6_n_0
    SLICE_X0Y21          LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  sort/result[frac][5]_INST_0_i_1/O
                         net (fo=1, routed)           0.526     1.749    result[frac]_OBUF[5]
    N19                  OBUF (Prop_obuf_I_O)         1.113     2.862 r  result[frac][5]_INST_0/O
                         net (fo=0)                   0.000     2.862    result[frac][5]
    N19                                                               r  result[frac][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[sign]
                            (input port)
  Destination:            result[frac][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.897ns  (logic 1.559ns (53.799%)  route 1.338ns (46.201%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K17                                               0.000     0.000 r  b[sign] (IN)
                         net (fo=0)                   0.000     0.000    b[sign]
    K17                  IBUF (Prop_ibuf_I_O)         0.196     0.196 r  result[sign]_INST_0_i_3/O
                         net (fo=4, routed)           0.606     0.802    sort/result[sign]_0
    SLICE_X4Y20          LUT2 (Prop_lut2_I1_O)        0.045     0.847 r  sort/result[exp][3]_INST_0_i_5/O
                         net (fo=1, routed)           0.000     0.847    sort/result[exp][3]_INST_0_i_5_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.917 r  sort/result[exp][3]_INST_0_i_2/O[0]
                         net (fo=12, routed)          0.287     1.204    sort/result[exp][3]_INST_0_i_2_n_7
    SLICE_X1Y21          LUT5 (Prop_lut5_I1_O)        0.107     1.311 r  sort/result[frac][0]_INST_0_i_1/O
                         net (fo=1, routed)           0.446     1.756    result[frac]_OBUF[0]
    L17                  OBUF (Prop_obuf_I_O)         1.141     2.897 r  result[frac][0]_INST_0/O
                         net (fo=0)                   0.000     2.897    result[frac][0]
    L17                                                               r  result[frac][0] (OUT)
  -------------------------------------------------------------------    -------------------





