TLE9255W
HS CAN Transceiver with Partial Networ king
1             Overview
Features
•   Fully compliant to ISO 11898-2 (2016)
•   HS CAN standard data rates up to 1MBit/s
•   CAN FD data rates up to 5 MBit/s
•   Wide common mode range for electromagnetic immunity (EMI)
•   Very low electromagnetic emission (EME)
•   Excellent ESD robustness, ± 10 kV according to IEC 61000-4-2
•   Independent supply concept on VCC and VBAT pins
•   Fail safe features
    – TxD-timeout
    – overtemperature shutdown
    – overtemperature warning
•   Extended supply range on VCC and VIO supply
•   CAN short circuit proof to ground, battery and VCC
•   Overtemperature protection
•   Advanced bus biasing according to ISO 11898-2 (2016)
•   Wake filter time 0.5µs < tFilter < 1.8µs meeting worldwide OEM requirements
•   Wake-up pattern (WUP) detection in all low-power modes
•   Wake-up frame (WUF) detection according to ISO 11898-2 (2016)
•   Wake-up frame detection with CAN FD tolerant feature
•   Local wake-up input
•   SPI clock frequency up to 4 MHz
•   Green Product (RoHS compliant)
•   AEC Qualified
Applications
•   HS CAN networks in automotive applications
•   HS CAN networks in industrial applications
Data Sheet                                               1                        Rev. 1.03
www.infineon.com/automotive-transceiver                                         2018-10-25


TLE9255W
HS CAN Transceiver with Partial Networking
Overview
Description
As an interface between the physical bus layer and the CAN protocol controller, the TLE9255W drives the
signals to the bus and protects the microcontroller from interference generated within the network. Based on
the high symmetry of the CANH and CANL signals, the TLE9255W provides a very low level of electromagnetic
emission within a wide frequency range, allowing the operation of the TLE9255W without a common mode
choke in automotive and industrial applications.
The TLE9255W is enclosed in an RoHS compliant PG-DSO-14 or PG-TSON-14 package and fulfills the
requirements of the ISO11898-2 (2016).
The TLE9255W is part of the Infineon standard HS CAN transceiver family and provides beside CAN partial
networking functions also a CAN FD capability up to 5 MBit/s in HS CAN networks. Configured as a partial
networking HS CAN transceiver the TLE9255W can drive and receive CAN FD messages. it can also be used to
block the payload of CAN FD messages. This CAN FD tolerant feature allows the usage of microcontrollers in
CAN FD networks, which are not CAN FD capable.
The SPI of TLE9255W controls the setup of the wake-up messages and the status message generated by the
internal state machine. Most of the functions, including wake-up functions, INH output control, mode control,
undervoltage control are configurable by the SPI. This allows a very flexible usage of the TLE9255W in different
applications.
The two non-low power modes (Normal-operating Mode and Receive-only Mode) and the two low power
modes (Sleep Mode and Stand-by Mode) provide minimum current consumption based on the required
functionality.
In Sleep Mode the TLE9255W can detect a wake-up pattern (WUP) on the HS CAN and then change the mode
of operation accordingly; even at a quiescent current below 26 µA over the full temperature range.
In Selective-wake Sub-mode the TLE9255W monitors the CAN messages on the HS CAN bus. If the TLE9255W
detects a matching wake-up frame, then it triggers a mode change. The TLE9255W monitors wake-up
identifiers up to 29 bit as well as up to 64 bit wide data. The internal protocol handler counts all bus errors. The
SPI indicates failures, error counter overflow and synchronization failures to the microcontroller.
The unique power-supply management allows the application to use the TLE9255W without the battery
supply VBAT connected. In this case the TLE9255W is supplied over the VCC pin. The VIO voltage reference
supports 3.3 V and 5 V supplied microcontrollers.
Based on Infineon Smart Power Technology (SPT), the TLE9255W provides excellent immunity together with
a very high electromagnetic immunity (EMI). The TLE9255W and the Infineon SPT are AEC qualified and
tailored to withstand the harsh conditions of the automotive environment.
Type                                     Package                               Marking
TLE9255WSK                               PG-DSO-14                             9255W
TLE9255WLC                               PG-TSON-14                            9255W
Data Sheet                                                 2                                                 Rev. 1.03
                                                                                                           2018-10-25


TLE9255W
Table of Contents
1       Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
2       Block Diagram . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
3       Pin Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.1     Pin Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
3.2     Pin Definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 7
4       High Speed CAN Functional Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
4.1     High Speed CAN Physical Layer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
5       Modes of Operation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                         11
5.1     Normal-operating Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              13
5.2     Receive-only Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .        14
5.3     Stand-by Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .      15
5.4     Sleep Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .   17
5.4.1      Sleep WUP Sub-Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              19
5.4.2      Selective Wake Sub-Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                 20
5.4.3      Selective Sleep Sub-Mode . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                22
5.5     Power On Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .       23
5.6     Automatic Bus Voltage Biasing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                  25
5.7     Wake-up event . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .      26
5.7.1      Wake-up pattern (WUP) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .               26
5.7.2      Wake-up frame (WUF) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .             27
5.7.3      Local Wake-up (LWU) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .           28
5.8     RxD pin wake-up behavior . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .               29
5.8.1      RxD permanent “low” . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .             29
5.8.2      RxD Toggle . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .  30
6       Fail Safe Functions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                        31
6.1     Short Circuit Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .           31
6.2     Undervoltage detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .             31
6.2.1      Undervoltage detection on VBAT . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                    31
6.2.2      Short-term Undervoltage detection on VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                              33
6.2.3      Long-term undervoltage detection on VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                             34
6.2.4      Short-term Undervoltage detection on VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                            34
6.2.5      Long-term Undervoltage detection on VIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                             36
6.3     Unconnected Logic Pins . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .             37
6.4     TxD Time-out Function . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .            38
6.5     Overtemperature Protection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                 39
6.6     Delay Time for Mode Change . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                 39
7       CAN Partial Networking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                             40
7.1     Wake-up frame evaluation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .               40
7.1.1      Wake-up frame identifier evaluation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                       40
7.1.2      DLC and data field evaluation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                 41
7.2     Activation of Selective Wake . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .               42
7.3     Frame Error Counter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .          43
7.4     Selective Wake Configuration Error . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                     43
Data Sheet                                                                    3                                                               Rev. 1.03 2018-10-25


TLE9255W
7.5     CAN Flexible Data Rate (CAN FD) Tolerant Feature . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                          44
7.6     Selective wake SPI flags . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                  45
7.6.1      SysErr Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .        45
7.6.2      SYNC Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .        45
7.6.3      CANTO Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .           46
7.6.4      CANSIL Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .          46
7.6.5      SWK_ACTIVE Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                46
7.6.6      CFG_VAL Flag . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .           46
8       Serial Peripheral Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                   47
8.1     SPI command format . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                    48
8.2     Control and Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                     49
8.3     Status Information Field . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                  50
8.4     SPI Failure . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .       50
8.5     Invalid SPI Command . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                   50
8.6     CSN Timeout . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .           51
8.7     SPI Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .        51
8.7.1      Mode Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                  53
8.7.2      Selective Wake Control Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                          57
8.7.3      Status Register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .            64
9       General Product Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                         68
9.1     Absolute Maximum Ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                        68
9.2     Functional Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              70
9.3     Thermal Resistance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                71
10      Electrical Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                  72
10.1    General Timing Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                      72
10.2    Power Supply Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                    72
10.2.1     Current Consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                    72
10.2.2     Undervoltage Detection . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                     76
10.2.3     INH Output . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .         77
10.3    CAN Controller Interface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                  77
10.4    Transmitter and Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                    79
10.4.1     Transmitter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .          79
10.4.2     Receiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .       81
10.4.3     Dynamic Transceiver Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                            82
10.5    Selective Wake Parameter . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                      86
10.5.1     General Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              86
10.5.2     CAN FD Tolerance . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .               87
10.6    Wake-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .         88
10.6.1     General Timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              88
10.6.2     WUP detection Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                          89
10.6.3     Local Wake-Up . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .              90
10.7    SPI . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 90
11      Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                   93
11.1    ESD Robustness according to IEC 61000-4-2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                     93
11.2    Application Example . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                 94
11.3    Voltage Adaption to the Microcontroller Supply . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .                                        95
Data Sheet                                                                            4                                                               Rev. 1.03 2018-10-25


TLE9255W
11.4    Further Application Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 95
12      Package Outlines . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 96
13      Revision History . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 99
Data Sheet                                                           5                                                        Rev. 1.03 2018-10-25


TLE9255W
Block Diagram
2           Block Diagram
                                  VCC       VIO   GND
                                  3        5      2
           10                                                                  7
    VBAT                         Power Supply Interface                            INH
                                          Voltage
                                          Monitor
                                                                   VIO
                                                                              14
                                                                                   CSN
                     Transmitter                                               6
                                                           Host                    MISO
                                                        Interface             11
                                                                                   MOSI
                                                                               8
           13                                                                      SCLK
  CANH                            Central State
           12         Receiver
   CANL                             Machine
                                                                   VIO
                                                                               1
                                                           CAN                      TxD
                                                       Controller              4
                                                         Interface                  RxD
                     Low Power      Wake-Up           Local Wake               9
                                                                                  WAKE
                      Receiver       Logic              Receiver
Figure 1    Block Diagram
Data Sheet                                   6                         Rev. 1.03 2018-10-25


TLE9255W
Pin Configuration
3           Pin Configuration
3.1         Pin Assignment
  TxD            1                    14             CSN
                                                                  TxD   1                    14     CSN
  GND            2                    13           CANH
                                                                  GND   2                    13    CANH
  VCC            3                    12           CANL                          PAD
                                                                   VCC  3                    12    CANL
  RxD            4                    11            MOSI          RxD   4                    11    MOSI
                                                                  VIO   5                    10      VBAT
  VIO            5                    10             VBAT
                                                                  MISO 6                      9    WAKE
  MISO           6                     9           WAKE                 7                     8    SCLK
                                                                   INH
                                                                         (Top-side x-ray view)
  INH            7                     8           SCLK
Figure 2    Pin configuration for PG-DSO-14 and PG-TSON-14
3.2         Pin Definitions
Table 1     Pin definitions and functions
Pin      Symbol             Function
1        TxD                Transmit Data Input;
                            integrated pull-up current source to VIO,
                            “low” to drive a dominant signal on CANH and CANL
2        GND                Ground.
3        VCC                Transmitter Supply Voltage;
                            100 nF decoupling capacitor to GND is recommended
Data Sheet                                            7                               Rev. 1.03 2018-10-25


TLE9255W
Pin Configuration
Table 1      Pin definitions and functions (cont’d)
Pin      Symbol              Function
4        RxD                 Receive Data Output;
                             “low” while a dominant signal is on the HS CAN bus,
                             output voltage adapted to the voltage on the VIO level shift input
5        VIO                 Level Shift Input;
                             reference voltage for the digital input and output pins,
                             100 nF decoupling capacitor to GND is recommended
6        MISO                SPI Serial Data Output;
                             tri-state while CSN is “high”
7        INH                 Inhibit Output;
                             open drain output to control external circuitry
8        SCLK                SPI Clock Input;
                             integrated pull-down current source to GND
9        WAKE                Wake-up Input;
                             local wake-up input, terminated against GND and VBAT,
                             wake-up input sensitive to signal changes in both directions
10       VBAT                Battery Supply Voltage;
                             100 nF decoupling capacitor to GND is recommended
11       MOSI                SPI Serial Data Input;
                             integrated pull-down current source to GND
12       CANL                Low-level HS CAN Bus Line
13       CANH                High-level HS CAN Bus Line
14       CSN                 SPI Chip Select Not Input;
                             integrated pull-up current source to VIO
PAD      -                   Connect to PCB heat sink area.
                             Do not connect to other potential than GND.
Data Sheet                                              8                                  Rev. 1.03 2018-10-25


TLE9255W
High Speed CAN Functional Description
4            High Speed CAN Functional Description
High speed CAN (HS CAN) is a serial bus system that connects microcontrollers, sensors and actuators for real-
time control applications. ISO 11898-2 (2016) describes the use of the Controller Area Network (CAN) within
road vehicles. According to the 7-layer OSI reference model the physical layer of a HS CAN bus system specifies
the data transmission from one CAN node to all other available CAN nodes within the network. The CAN
transceiver is part of the physical layer. The physical layer specification of a CAN bus system includes all
electrical specifications of a CAN network.
The TLE9255W supports:
•   standard bus wake-up functionality
•   CAN Partial Networking with selective wake-up functionality according to ISO 11898-2 (2016)
•   CAN Flexible data rate (CAN FD) transmission up to 5 MBit/s
4.1          High Speed CAN Physical Layer
     TxD                                                                                           VIO =    Digital supply voltage
                                                                                                   VCC =    Transmitter supply voltage
                                VIO
                                                                                                   TxD =    Transmit data input from
                                                                                                           the microcontroller
                                                                                                   RxD =    Receive data output to
                                                                                                           the microcontroller
                                                                                                   CANH =   Bus level on the CANH
                                                                                                           input/output
                                                                                            t      CANL =   Bus level on the CANL
                                                                                                           input/output
   CANH                                                                                            VDiff =  Differential voltage
                                VCC
   CANL                                                                                                    between CANH and CANL
                                                                                                           VDiff = VCANH – VCANL
                                                                                            t
     VDiff
                                VCC
                                                                         “dominant” receiver threshold
                                                                         “recessive” receiver threshold
              td(L)T     td(L)R                        td(H)T     td(H)R                    t
     RxD
                                VIO
                  tLoop(H,L)                              tLoop(L,H)                        t
Figure 3     High speed CAN bus signals and logic signals
Data Sheet                                               9                                                  Rev. 1.03 2018-10-25


TLE9255W
High Speed CAN Functional Description
The TLE9255W is a HS CAN transceiver operating as an interface between the CAN controller and the physical
bus medium. A HS CAN network is a two wire, differential network which allows data transmission rates up to
5 MBit/s. HS CAN networks have two signal states on the CAN bus (see Figure 3):
•    dominant
•    recessive
The CANH and CANL pins are the interface to the CAN bus and operate both as an input and as an output. The
RxD and TxD pins are the interface to the microcontroller. The TxD pin is the serial data input from the CAN
controller. The RxD pin is the serial data output to the CAN controller. The HS CAN transceiver TLE9255W
includes a receiver and a transmitter unit, allowing the transceiver to send data to the bus medium and
monitoring the data from the bus medium at the same time (see Figure 1). The TLE9255W converts the serial
data stream, which is available on the transmit data input TxD, to a differential output signal on the CAN bus,
provided by the CANH and CANL pins. The receiver stage of the TLE9255W monitors the data on the CAN bus
and converts it to a serial, single-ended signal on the RxD output pin. A “low” signal on the TxD pin creates a
dominant signal on the CAN bus, followed by a “low” signal on the RxD pin (see Figure 3). The feature of
broadcasting data to the CAN bus and listening to the data traffic on the CAN bus simultaneously is essential
to support the bit-to-bit arbitration within CAN networks.
ISO 11898-2 (2016) defines the voltage levels for HS CAN transceivers. Whether a data bit is dominant or
recessive depends on the voltage difference between the CANH and CANL pins:
VDiff = VCANH - VCANL
To transmit a dominant signal to the CAN bus the amplitude of the differential signal VDiff is ≥ 1.5 V. To receive
a recessive signal from the CAN bus the amplitude of the differential VDiff is ≤ 0.5 V.
Partially supplied High-Speed CAN networks have CAN bus nodes with different power supply conditions.
Some nodes are connected to the common power supply, while other nodes are disconnected from the power
supply and in power-down state. Regardless of whether the CAN bus subscriber is supplied or not, each
subscriber connected to the common bus media must not interfere with the communication. The TLE9255W
is designed to support Partially supplied networks. In power-down state, the receiver input resistors are
switched off and the transceiver input has a high resistance.
For permanently supplied ECUs, the TLE9255W provides low power modes. In these low power modes, the
current consumption of the TLE9255W is optimized to a minimum, while the TLE9255W can still recognize
wake-up patterns or wake-up frames on the CAN bus and signal the wake-up event to the external
microcontroller.
The voltage level on the digital input TxD and the digital output RxD is determined by the reference supply
level at the VIO pin. Depending on the voltage level at the VIO pin, the signal levels on the logic pins (CSN, SCLK,
MOSI, MISO, TxD and RxD) are compatible to microcontrollers having a 5 V or 3.3 V I/O supply. It is highly
recommended that the digital power supply of VIO of the transceiver is connected to the I/O power supply of
the microcontroller; this is the way it is intended to be used (see Figure 53).
Data Sheet                                               10                                    Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5               Modes of Operation
The TLE9255W supports four different Modes of operation (see Figure 4):
•  Normal-operating Mode (Chapter 5.1)
•  Receive-only Mode (Chapter 5.2)
•  Stand-by Mode (Chapter 5.3)
•  Sleep Mode (Chapter 5.4)
                                                                        SPI MC
                                                                      command
                                                                                                      Normal-operating
                                  Receive-only Mode
                                                                                                             Mode
                                                                                             SPI MC
                                                                                           command
                            SPI MC                       SPI MC
                           command                     command
                                                                                                                         SPI MC
                                                                                                                       command
                                   Stand-by Mode
        VBAT OR VCC is in the
                                                          Wake-up detected
    functional range for at least
                                                                 OR                            Sleep Mode
                tPON                                                                                                              SPI MC
                                                          SPI MC command
                                                                 OR                                                              command
                                                              ECNT > 31
                                                                                                                                     Any Mode
                                                                              VIO undervoltage             VCC undervoltage
                                                                                                             Any Mode
                 Power on Reset                                                        AND                          AND
                                                 VCC < VCC_POD                 tVIO_UV_T expired            tCC_UV_T expired
                                                      AND                              AND                          AND
                                                 VBAT < VBAT_POD                tSilence expired             tSilence expired
                                                                                                  Any Mode
                                                     Any Mode
Figure 4        Mode of operation
Data Sheet                                                            11                                                     Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
Table 2    Types of Modes and Sub-Modes
Type of mode                     Mode                   Sub-Mode
Normal power mode                Normal-operating mode  –
                                Receive-only Mode       –
Low power mode                   Stand-by Mode          –
                                Sleep Mode              Sleep WUP Sub-Mode
                                                       Selective Wake Sub-Mode
                                                       Selective Sleep Sub-Mode
Data Sheet                                      12                     Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.1             Normal-operating Mode
In Normal-operating mode all functions of the TLE9255W are available. The TLE9255W can receive data from
the HS CAN bus as well as transmit data to the HS CAN bus.
•   The transmitter is active and drives the serial data stream on the TxD input pin to the bus pins CANH, CANL.
•   The normal mode receiver is active and converts the signals from the bus to a serial data stream on the RxD
    output pin.
•   The bus biasing is on.
•   The TxD timeout function is enabled (Chapter 6.4).
•   The overtemperature protection is enabled (Chapter 6.5).
•   The undervoltage detection on VBAT is enabled(Chapter 6.2.1)
•   The undervoltage detection on VCC is enabled (Chapter 6.2.2).
•   The undervoltage detection on VIO is enabled (Chapter 6.2.4).
•   The INH output pin is “high”.
•   A valid wake-up pattern is not signalled in the SPI bit WUP (Chapter 5.7.1).
•   Only if the selective wake function is enabled (SWK_EN = 1), then the HS CAN bus will be continuously
    monitored for a valid WUF (Chapter 5.7.2).
•   Local wake-up function is disabled (Chapter 5.7.3).
Conditions for entering the Normal-operating Mode:
•   Normal-operating Mode can be entered via an SPI MC command from any mode of operation.
Conditions for leaving the Normal-operating Mode:
•   If VIO < VIO_UV AND tVIO_UV_T has expired ANDtsilence has expired, then this triggers a mode change to Sleep
    Mode
•   If VCC < VCC_UV AND tVCC_UV_T has expired AND tsilence has expired, then this triggers a mode change to Sleep
    Mode.
•   An SPI MC command triggers a mode change.
Figure 5 shows possible mode changes.
                                                                             VIO undervoltage
                                                                                     AND
                                                                             tVIO_UV_T expired
                                                                                     AND
                                                                              tSilence expired
                                                                                                    Sleep Mode
                                                                             VCC undervoltage
                      SPI MC
                                              Normal-operating                       AND
                     command
                                                                             tVCC_UV_T expired
                                                     Mode                            AND
                                                                              tSilence expired
                                                                                                     Any Mode
           Any Mode
                                                                                  SPI MC
                                                                               command
Figure 5        Mode changes in Normal-operating Mode
Data Sheet                                                 13                                  Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.2             Receive-only Mode
In Receive-only Mode the transmitter is disabled and the receiver is enabled. The TLE9255W can receive data
from the HS CAN bus, but cannot transmit data to the HS CAN bus.
•   The transmitter is disabled and the data available on the TxD input is blocked.
•   The RxD output pin indicates the data received by the normal-mode receiver.
•   The bus biasing is on.
•   The TxD timeout function is disabled (Chapter 6.4).
•   The overtemperature protection is disabled (Chapter 6.5).
•   The undervoltage detection on VBAT is enabled(Chapter 6.2.1)
•   The undervoltage detection on VCC is enabled (Chapter 6.2.2).
•   The undervoltage detection on VIO is enabled (Chapter 6.2.4).
•   The INH output pin is “high”.
•   A valid wake-up pattern is not signalled in the SPI bit WUP (Chapter 5.7.1).
•   Only if the selective wake function is enabled (SWK_EN = 1), then the HS CAN bus is continuously
    monitored for a valid WUF (Chapter 5.7.2).
•   Local wake-up function is disabled (Chapter 5.7.3).
Conditions for entering the Receive-only Mode:
•   Receive-only Mode can be entered via an SPI MC command from any mode of operation.
Conditions for leaving the Received-only Mode:
•   If VIO < VIO_UV AND tVIO_UV_T has expired AND tsilence has expired, then this triggers a mode change to Sleep
    Mode.
•   If VCC < VCC_UV AND tVCC_UV_T has expired AND tsilence has expired, then this triggers a mode change to Sleep
    Mode.
•   An SPI MC command triggers a mode change.
Figure 6 shows possible mode changes.
                                                                               VIO undervoltage
                                                                                        AND
                                                                                tVIO_UV_T expired
                                                                                        AND
                                                                                 tSilence expired
                                                                                                          Sleep Mode
                    SPI MC                                                     VCC undervoltage
                   command                                                              AND
                                            Receive-only Mode                   tVCC_UV_T expired
                                                                                        AND
                                                                                 tSilence expired
       Any Mode                                                                                           Any Mode
                                                                                      SPI MC
                                                                                   command
Figure 6        Mode changes in Receive-only Mode
Data Sheet                                                  14                                    Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.3            Stand-by Mode
Stand-by Mode is a low power mode of the TLE9255W with both the transmitter and the receiver disabled. In
Stand-by Mode the transceiver can neither send data to the HS CAN bus nor can it receive data from the
HS CAN bus:
•  The transmitter is disabled and the data available on the TxD input is blocked.
•  The RxD output pin indicates a wake-up event (Chapter 5.8). If no wake-up event is pending, then the
   default value of the RxD output pin is “high”.
•  After Power on Reset the bus biasing is off. Chapter 5.6 describes the conditions for the bus biasing.
•  The TxD timeout function is disabled (Chapter 6.4).
•  The overtemperature protection is disabled (Chapter 6.5).
•  The undervoltage detection on VBAT is enabled(Chapter 6.2.1)
•  The undervoltage detection on VCC is enabled (Chapter 6.2.2).
•  The undervoltage detection on VIO is enabled (Chapter 6.2.4).
•  The INH output pin is “high”.
•  If the selective wake function is disabled (SWK_EN = 0), then the HS CAN bus is continuously monitored for
   a valid wake-up pattern (Chapter 5.7.1). If the selective wake function is enabled, then a valid wake-up
   pattern is not signalled in the SPI bit WUP.
•  Only if the selective wake function is enabled (SWK_EN = 1), then the HS CAN bus is continuously
   monitored for a valid WUF (Chapter 5.7.2).
•  Local wake-up function is enabled (Chapter 5.7.3).
•  If VIO > VIO_UV, then a mode change is possible.
Data Sheet                                            15                                  Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
Conditions for entering the Stand-by Mode:
•  After Power on Reset: If VCC OR VBAT is within the functional range for at least tPON, then the TLE9255W enters
   Stand-by Mode.
•  If a wake-up (WUP, WUF, LWU) is detected in Sleep Mode, then the TLE9255W enters Stand-by Mode.
•  If the selective wake unit is active (Selective wake Sub-Mode) AND if the value of the error counter is 32 (see
   Chapter 7.3),
   then the TLE9255W enters Stand-by Mode.
•  Stand-by Mode can be entered via an SPI MC command from any mode of operation.
Conditions for leaving the Stand-by Mode:
•  If VIO < VIO_UV AND tVIO_UV_T has expired AND tsilence has expired, then this triggers a mode change to Sleep
   Mode.
•  If VCC < VCC_UV AND tVCC_UV_T has expired AND tsilence has expired, then this triggers a mode change to Sleep
   Mode.
•  An SPI MC command triggers a mode change.
Figure 7 shows possible mode changes.
                                                                              VIO undervoltage
                                                                                       AND
                              Sleep Mode                                       tVIO_UV_T expired
                                                                                       AND          Sleep Mode
                            Wake-up event                                       tSilence expired
                             OR ECNT > 31
                                                                              VCC undervoltage
                   VBAT OR VCC is in the         Stand-by Mode                         AND
               functional range for at least                                   tVCC_UV_T expired
                           tPON                                                        AND
                                     SPI MC                                     tSilence expired
       Power on Reset                                                                               Any Mode
                                   command
                                                                                      SPI MC
                            Any Mode                                                command
Figure 7       Mode changes in Stand-by Mode
Data Sheet                                                 16                                    Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.4          Sleep Mode
Sleep mode is a low power mode with minimized quiescent current. If the TLE9255W detects a wake-up event
in Sleep Mode, then it changes to Stand-by Mode. Sleep Mode has three Sub-Modes.
                          VIO undervoltage
                                    AND
                           tVIO_UV_T expired                                             Wake-up event
                                    AND                                                       OR
                             tSilence expired                                              ECNT > 31
                                                                                                                Stand-by Mode
                                  SPI MC
         Any Mode               command                       Sleep Mode
                                                                                                                  Any Mode
                          VCC undervoltage
                                    AND                                                     SPI MC
                           tVCC_UV_T expired                                               command
                                    AND
                             tSilence expired
Figure 8     Mode change in Sleep Mode
                             Any Mode                               Stand-by Mode                                  Any Mode
                           (VIO < VIO_UV      VCC undervoltage
                                  AND                 AND                                                SPI MC               SPI MC
  SPI MC
                         VIO_UV_T expired     tVCC_UV_T expired                                        command              command
 command
             SPI MC               AND                 AND
           command       tSilence expired)     tSilence expired
                                                          WUP OR LWU            WUF OR LWU
                                                            detection             detection
                                                                                OR ECNT > 31
                                                                                                             Selective Wake
                         Sleep WUP                                   LWU detection                               Sub-Mode
                          Sub-Mode                                                                          (WUF detection in SPI
                                                                                                                  configured)
                                                                                  WUP detection
                  SPI MC
                 command                                                                          tSilence expired
                                                                 Selective Sleep
                                                                     Sub-Mode
                                                                (WUF detection in SPI
                                                                      configured)
      Sleep Mode
Figure 9     Sub-Modes in Sleep Mode
Data Sheet                                                         17                                            Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
Figure 10 shows the internal behavior of the TLE9255W in case the microcontroller sends a change to Sleep
Mode SPI command.
                                               Change into the Sleep
                                                  Mode by a SPI
                                                    Command
                                           Yes     Is Selective      No
                                                  Wake enabled
                                       Is WUF           Yes        Is WUP
                                       pending                     pending
                                          No                          No
                                       Is Local        Yes         Is Local
                                       Wake up                     Wake up
                                       pending                     pending
                           No                                                      No
                  Enter Selective Wake                                      Enter Sleep WUP
                                               Enter Stand-by Mode
                       Sub-Mode                                                Sub-Mode
Figure 10   Internal behavior of the TLE9255W after receiving a change to Sleep Mode SPI command
Data Sheet                                              18                                 Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.4.1          Sleep WUP Sub-Mode
Sleep WUP Sub-Mode is a low power mode of the TLE9255W. Sleep WUP Sub-Mode reduces current
consumption. The following conditions are valid for the Sleep WUP Sub-Mode:
•  The transmitter is disabled and the data available on the TxD input is blocked.
•  The value of the RxD output pin depends on the power supply circuit of VIO.
   – Permanent power supply of VIO (INH pin is not used)
        The RxD output pin is “high”
   – The INH pin controls the power supply of VIO
        The RxD output pin is “low”
•  If the tSilence timer has expired, then the bus biasing is off.
•  The TxD timeout function is disabled (Chapter 6.4).
•  The overtemperature protection is disabled (Chapter 6.5).
•  The undervoltage detection on VBAT (Chapter 6.2.1) is not signalled in the SPI bit VBAT_UV.
•  The undervoltage detection on VCC is disabled(Chapter 6.2.2).
•  The undervoltage detection on VIO (Chapter 6.2.4) is not signalled in the SPI bits VIO_LTUV and VIO_STUV.
•  The INH output pin is “low”. The SPI bit VBAT_CON in the register SWK_CTRL_1 controls the behavior of
   the INH pin.
•  The HS CAN bus is continuously monitored for a valid wake-up pattern (Chapter 5.7.1).
•  The HS CAN bus is not monitored for a valid WUF (Chapter 5.7.2).
•  Local wake-up function is enabled.
Conditions for entering the Sleep WUP Sub-Mode:
•  If VIO < VIO_UV (VIO undervoltage) AND tVIO_UV_T has expired AND tsilence has expired, then the TLE9255W enters
   Sleep WUP Sub-Mode.
•  If VCC < VCC_UV (VCC undervoltage) AND tVCC_UV_T has expired AND tsilence has expired, then the TLE9255W
   enters Sleep WUP Sub-Mode. The SPI bit STTS_EN controls this state transition.
•  The Sleep WUP Sub-Mode can be entered via an SPI MC command from any mode of operation.
Conditions for leaving the Sleep WUP Sub-Mode:
•  If a wake-up (WUP, LWU) is detected in Sleep WUP Sub-Mode, then the TLE9255W enters Stand-by Mode.
•  An SPI MC command triggers a mode change to any mode of operation.
                          VIO undervoltage
                                   AND                                       WUP OR LWU
                           tVIO_UV_T expired                                  detection
                                   AND                                                           Stand-by Mode
                            tSilence expired
                                                  Sleep WUP
           Any Mode       SPI MC command
                                                  Sub-Mode
                          VCC undervoltage
                                   AND
                           tVCC_UV_T expired                                   SPI MC              Any Mode
                                   AND
                                                                              command
                            tSilence expired
Figure 11      Mode change in Sleep WUP Sub-Mode
Data Sheet                                                19                                    Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.4.2       Selective Wake Sub-Mode
Selective Wake Sub-Mode is a low power mode of the TLE9255W. Only if the selective wake function is enabled
(SWK_EN= 1), then the TLE9255W can enter Selective Wake Sub-Mode. Chapter 7 describes the partial
networking functionality and the configuration. The following conditions are valid for the Selective Wake Sub-
Mode:
•  The transmitter is disabled and the data available on the TxD input is blocked.
•  The default value of the RxD output pin depends on the power supply circuit of VIO.
   – Permanent power supply of VIO (INH pin is not used)
       The RxD output pin is “high”
   – The INH pin controls the power supply of VIO
       The RxD output pin is “low”
•  The bus biasing is on.
•  The TxD timeout function is disabled (Chapter 6.4).
•  The overtemperature protection is disabled (Chapter 6.5).
•  The undervoltage detection on VBAT is enabled (Chapter 6.2.1).
•  The undervoltage detection on VCC is disabled(Chapter 6.2.2).
•  The undervoltage detection on VIO is enabled (Chapter 6.2.4).
•  The INH output pin is “low”. The SPI bit VBAT_CON in the register SWK_CTRL_1 controls the behavior of
   the INH pin.
•  A valid wake-up pattern is not signalled in the SPI bit WUP (Chapter 5.7.1).
•  The HS CAN bus is continuously monitored for a valid WUF (Chapter 5.7.2).
•  Local wake-up function is enabled.
Data Sheet                                             20                                 Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
Conditions for entering the Selective Wake Sub-Mode:
•  The Selective Wake Sub-Mode can be entered via an SPI MC command from any mode of operation.
•  If the TLE9255W detects a WUP in Selective Sleep Sub-Mode, then it enters Selective Wake Sub-Mode.
Conditions for leaving the Selective Wake Sub-Mode:
•  If a wake-up (WUF, LWU) is detected in Selective Wake Sub-Mode, then Stand-by Mode is entered.
•  If the error counter > 31 (Chapter 7.3) in Selective Wake Sub-Mode, then Stand-by Mode is entered.
•  If tSilence has expired, then Selective Sleep Sub-Mode is entered.
•  An SPI MC command will trigger a mode change to any mode of operation.
           Selective Sleep
             Sub-Mode
                                                                      tSilence expired  Selective Sleep
                                                                                          Sub-Mode
                   WUP detection
                                           Selective Wake             WUF OR LWU
                                             Sub-Mode                     detection
                                                                                       Stand-by Mode
                       SPI MC             (WUF detection in SPI               OR
                      command                 configured)                ECNT > 31
            Any Mode                                                                      Any Mode
                                                                            SPI MC
                                                                         command
Figure 12       Mode change in Selective Wake Sub-Mode
Data Sheet                                                  21                         Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.4.3         Selective Sleep Sub-Mode
Selective Sleep Sub-mode is a low power mode with optimized quiescent current. The following conditions
are valid for the Selective Wake Sub-Mode:
•  The transmitter is disabled and the data available on the TxD input is blocked.
•  The default value of the RxD output pin depends on the power supply circuit of VIO.
   – Permanent power supply of VIO (INH pin is not used)
        The RxD output pin is “high”
   – The INH pin controls the power supply of VIO
        The RxD output pin is “low”
•  The bus biasing is off.
•  The TxD timeout function is disabled (Chapter 6.4).
•  The overtemperature protection is disabled (Chapter 6.5).
•  The undervoltage detection on VBAT (Chapter 6.2.1) is not signalled in the SPI bit VBAT_UV.
•  The undervoltage detection on VCC is disabled(Chapter 6.2.2).
•  The undervoltage detection on VIO (Chapter 6.2.4) is not signalled in the SPI bits VIO_LTUV and VIO_STUV.
•  The INH output pin is “low”. The SPI bit VBAT_CON in the register SWK_CTRL_1 controls the behavior of
   the INH pin.
•  The HS CAN bus is continuously monitored for a valid wake-up pattern (Chapter 5.7.1), but a valid wake-
   up pattern is not signalled in the SPI bit WUP (Chapter 5.7.1).
•  The HS CAN bus is not monitored for a valid WUF (Chapter 5.7.2).
•  Local wake-up function is enabled.
Conditions for entering the Selective Sleep Sub-Mode:
•  If there is no communication on the HS CAN bus for longer than tSilence in the Selective Wake Sub-Mode,
   then the TLE9255W enters the Selective Sleep Sub-Mode.
Conditions for leaving the Selective Sleep Sub-Mode:
•  If a WUP is detected, then Selective Wake Sub-Mode is entered.
•  If an LWU has been detected, then Stand-by Mode will be entered.
•  An SPI MC command triggers a mode change to any mode of operation.
                                                                     WUP detection         Selective Wake
                                                                                             Sub-Mode
                                              Selective Sleep
                       tSilence expired         Sub-Mode             LWU detection        Stand-by Mode
                                             (WUF detection in SPI
                                                 configured)
          Selective Wake
            Sub-Mode
                                                                         SPI MC               Any Mode
                                                                        command
Figure 13     Mode change in Selective Sleep Sub-Mode
Data Sheet                                                22                               Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.5              Power On Reset
Power on Reset is a transition state of the TLE9255W after power is applied and the transceiver is not yet fully
functional.
•    The transmitter and receiver are disabled.
•    The bus biasing is off.
•    The TxD timeout function is disabled.
•    The overtemperature protection is disabled.
•    The undervoltage detection on VBAT is enabled (Chapter 6.2.1), but it is not signalled in the SPI bit
     VBAT_UV.
•    The undervoltage detection on VCC is disabled.
•    The undervoltage detection on VIO is enabled (Chapter 6.2.4), but it is not signalled in the SPI bits
     VIO_LTUV and VIO_STUV.
•    The SPI communication is blocked (MOSI, SCLK, CSN),
•    RxD and MISO pins are high impedance.
•    TxD pin is blocked
•    If VBAT > VBAT_POD OR VCC > VCC_POD, then the INH output pin is switched on
•    All SPI registers are reset to default values.
•    The HS CAN bus is not continuously monitored for a valid wake-up pattern (Chapter 5.7.1)
•    The HS CAN bus is not monitored for a valid WUF (Chapter 5.7.2).
•    Local wake-up function is disabled.
Conditions for entering the Power on Reset:
•    VBAT < VBAT_POD AND VCC < VCC_POD threshold.
Conditions for leaving the Power on Reset:
•    If VBAT is within the functional range for at least tPON OR if VCC is within the functional range for at least tPON,
     then the TLE9255W enters Stand-by Mode
Figure 14 shows power up behavior and power down behavior:
                 VCC < VCC_POD
                     AND
                                          Power on Reset                                        Stand-by Mode
                VBAT < VBAT_POD
                                                                       VBAT OR VCC is in
                                                                        the functional
        Any Mode                                                      range for at least
                                                                             tPON
Figure 14        Power down and power up behavior
SPI bit POR
The POR flag indicates that all registers are reset and the state machine is in the default mode (Stand-by Mode)
If all of the following conditions are fulfilled, then the POR flag is set:
Data Sheet                                                  23                                     Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
•  VBAT is within the functional range for at least tPON OR VCC is within the functional range for at least tPON, then
   the TLE9255W enters Stand-by Mode
•  VIO is within the functional range (SPI communication is possible)
Any of the following events resets the POR flag:
•  an SPI clear command
•  a transition to the Normal-operating Mode
Data Sheet                                                24                                   Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.6               Automatic Bus Voltage Biasing
The automatic bus voltage biasing improves EMC performance of the entire network and increases the
reliability of communication performance in networks using CAN partial networking.
The automatic bus voltage biasing is enabled in all low power modes. The biasing unit operates independently
from all other transceiver functions and only depending on the network activity (tSilence). If tSilence has expired,
then there is no activity on the CAN bus. The tSilence timer is restarted under the following conditions:
•    If tSilence has expired in Sleep WUP Sub-Mode AND a WUP is detected
•    If tSilence has not expired in Sleep WUP Sub-Mode AND a rising or falling edge is detected AND the pulse
     width (dominant or recessive) is greater than tFilter
•    If a WUP is detected in Selective Sleep Sub-Mode
•    If tSilence has expired in Stand-by Mode AND a WUP is detected
•    If the tSilence has not expired in Stand-by Mode AND a rising edge or a falling edge is detected AND the pulse
     width (dominant or recessive) is greater than tFilter
•    If a rising or falling edge is detected in any other mode AND the pulse width (dominant or recessive) is
     greater than tFilter
If there is no activity on the bus for longer than tSILENCE, then the internal resistors bias the bus pins towards
GND. On detection of a valid wake-up pattern (WUP), the internal biasing is enabled and terminates the
biasing resistors towards 2.5 V within t > tRW_Bias.
Figure 15         Bus Biasing and tSilence
Data Sheet                                                 25                                   Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.7              Wake-up event
Valid wake-up events are:
•    a Wake-up pattern (WUP) in Sleep WUP Sub-Mode
•    a Wake-up frame (WUF) in Selective Wake Sub-Mode
•    a Local Wake-up (LWU) in Sleep WUP Sub-Mode, Selective Sleep Sub-Mode or Selective Wake Sub-Mode
If a valid wake-up event is detected, then this triggers a mode change to Stand-by Mode.
5.7.1            Wake-up pattern (WUP)
Within the maximum wake-up time tWAKE, the wake-up pattern consists of the following sequence (see
Figure 16):
•    a dominant signal with pulse width t > tFilter
•    a recessive signal with pulse width t > tFilter
•    a dominant signal with pulse width t > tFilter
                                                           t < tWake
         VDiff
          VDiff_LP_D
                                               t > tFilter                             t > tFilter
          VDiff_LP_R
                       t > tFilter
                                                                                                                       t
                                                                                              wake-up
                                                                                              detected
Figure 16        Wake-up pattern
                                   Entering Sleep WUP
                                    Mode or Selective
                                    Sleep Sub-Mode                              Bus recessive > tFilter
                                                                  Ini                                   Wait
                                                                 Bus dominant > tFilter
                                                                                        tWake expired
                                                                   1
                                                                 Bus recessive > tFilter
                                                                                        tWake expired
                                                                   2
                                                                 Bus dominant > tFilter
                                                                   3
                                                               Wake up
                                                               detected
Figure 17        WUP detection
Data Sheet                                                                26                                 Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
The WUP bit in the register WAKE_STAT indicates detection of a wake-up pattern on the HS CAN bus. If the
transceiver is not in the Selective Sleep Sub-Mode AND if the transceiver detects a valid wake-up pattern, then
the WUP bit is set. An SPI clear command resets the bit. A wake-up is not executed under the following
conditions:
•   A mode change to Normal-operating Mode is performed during the wake-up pattern.
•   The maximum wake-up time tWAKE expires before a valid WUP is detected.
•   The transceiver is powered down (VCC < VCC_POD AND VBAT < VBAT_POD).
5.7.2          Wake-up frame (WUF)
If the selective wake unit is enabled (SWK_EN =1), then the selective wake unit continuously monitors the
HS CAN Bus for a valid wake-up frame. If a valid WUF is detected, then the WUF bit in the register WAKE_STAT
is set to “1”. An SPI clear command resets the WUF bit. Chapter 7 describes the selective wake feature.
Data Sheet                                            27                                   Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.7.3         Local Wake-up (LWU)
The WAKE input pin can detect a rising edge as well as a falling edge as a wake-up event (configurable in
LWU_NEG, LWU_POS). The LWU bit in the register WAKE_STAT indicates that a local wake-up is detected on
the local wake-up pin. The transceiver sets the LWU bit. An SPI command resets the LWU bit. The LWU_DIR
bit in the register WAKE_STAT indicates on which edge a local wake-up has been detected. The transceiver
sets the LWU_DIR flag and it is only valid, if a local wake-up has been detected. Chapter 10.6.3 describes the
local wake-up timing.
                       V on WAKE pin
                                                                                  VBAT
                                                        tWAKE_Filter
                                   VWAKE_TH
                                                                                      t
                                                             wake-up detected
Figure 18     Local wake-up negative edge
                        V on WAKE pin
                                                                             VBAT
                                    VWAKE_TH
                                                         tWAKE_Filter
                                                                                t
                                                              wake-up detected
Figure 19     Local wake-up positive edge
Data Sheet                                                28                              Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.8           RxD pin wake-up behavior
The RxD output pin indicates a wake-up event to the microcontroller. On detection of a valid wake-up event
the RxD output pin reacts with one of the following behaviors, depending on the WAKE_TOG bit in the SPI
register HW_CTRL:
•    RxD output pin is set to “low”
•    RxD output pin starts to toggle
If Stand-by Mode is re-entered by a mode change (microcontroller) the previous indication of a valid wake-up
event is not signalled on the RxD pin. Only if a new wake-up event has been detected, the RxD pin indicates the
wake-up event. The clearing of a WUP, WUF or LWU has no influence on the behavior of the RxD pin.
5.8.1         RxD permanent “low”
If a valid wake-up event is detected AND if SPI bit WAKE_TOG = 0, then the RxD output pin is set to “low”. If a
mode change occurs, then the RxD output pin behavior is defined by the new state.
              wake-up event detected
    Mode    Sleep Mode                                      Stand-by Mode
                            tMode_Change
      RxD
                                                   RxD remains permanently logical „low“
                                                                                                         t
Figure 20     RxD “low” after wake-up event
             wake-up event detected
   Mode    Sleep Mode                                       Stand-by Mode
                          tMode_Change
    RxD
                           30% VIO       RxD remains permanently logical „low“
                                                                                                          t
Figure 21     RxD “low” after wake-up event (permanently supplied VIO)
Data Sheet                                               29                               Rev. 1.03 2018-10-25


TLE9255W
Modes of Operation
5.8.2       RxD Toggle
If WAKE_TOG is set to 1 AND if a valid wake-up event is detected AND if VIO is within the functional range, then
the RxD output pin starts to toggle from “low” to “high” and “high” to “low” with time period of tToggle.
Figure 22 and Figure 23 show this behavior. If a mode change occurs, then the RxD output pin behavior is
defined by the new state.
            wake-up event detected
   Mode  Sleep Mode                                       Stand-by Mode
                        tMode_Change    tToggle       tToggle       tToggle          tToggle
    RxD
                                                                                                         70% VIO
                                                                                                          30% VIO
                                                                                                             t
Figure 22   RxD toggling behavior after wake-up event
             wake-up event detected
    Mode   Sleep Mode                                      Stand-by Mode
                         tMode_Change    tToggle       tToggle       tToggle          tToggle                 t
     RxD
                                                                                                          70% VIO
                                                                                                          30% VIO
                                                                                                              t
Figure 23   RxD toggling behavior after wake-up event (permanently supplied VIO)
Data Sheet                                            30                                      Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
6              Fail Safe Functions
6.1            Short Circuit Protection
The CANH and CANL bus pins are proven to cope with a short circuit fault to GND and to the supply voltages.
A current limiting circuit protects the transceiver from damage.
6.2            Undervoltage detection
The TLE9255W has independent undervoltage detection on VBAT, VCC and VIO. Undervoltage events at these
pins may have impact on the functionality of the device and also may change the mode of operation.
6.2.1          Undervoltage detection on VBAT
If the power supply VBAT < VBAT_UV for more than the glitch filter time tVBAT_filter, then an undervoltage is detected.
On detection of undervoltage the TLE9255W performs the following actions:
•    disable Local wake-up
•    Set the bit VBAT_UV in the SPI register TRANS_UV_STAT to “1”. After the completion of a Power on Reset
     or after a transition from Sleep Mode to Stand-by Mode the VBAT supply stabilization period must be
     completed before an undervoltage notification can be recorded in the VBAT_UV bit. The undervoltage
     notification is only possible once the VBAT supply has exceeded the threshold VBAT_UV, that is VBAT > VBAT_UV.
     Figure 25 shows this scenario.
Only an SPI command can reset the undervoltage bit VBAT_UV (see Chapter 8.2). The glitch filter is
implemented in order to prevent an undervoltage detection due to short voltage transients on VBAT. Figure 24
shows the effect of glitch filter time in different undervoltage scenarios.
                    VIO and VCC are within the functional range
                         VBAT
                      VBAT_UV
                                                tVBAT_filter     tVBAT_filter
                                                                                                     t
                  Status Bit:
                                                             „0"                  „1"
                  VBAT_UV
Figure 24      Undervoltage detection VBAT
Data Sheet                                                       31                               Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
                VIO and VCC are within the functional range
                     VBAT
                   VBAT_UV
                                                                tVBAT_filter
                                                                                      t
              Status Bit:     Notification
                                                            „0"              „1"
              VBAT_UV           disabled
Figure 25   Undervoltage detection VBAT during VBAT supply stabilization period
After power up the application can set the VBAT_CON to “0” in the SPI Register SUPPLY_CTRL in order to
disable undervoltage detection.
Data Sheet                                                       32                Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
6.2.2          Short-term Undervoltage detection on VCC
If the power supply VCC < VCC_UV for more than the glitch filter time tVCC_filter, then a short-term undervoltage on
VCC is detected. The glitch filter prevents an undervoltage detection due to short voltage transients on VCC. On
detection of short-term undervoltage the TLE9255W performs the following actions:
•    Set short-term undervoltage bit VCC_STUV to “1” in the SPI register TRANS_UV_STAT. Only after the
     completion of a Power on Reset, the VCC supply stabilization period must be completed before an
     undervoltage notification can be recorded in the VCC_STUV bit. After Power on Reset the undervoltage
     notification is only possible once the VCC supply has exceeded the threshold VCC_UV, that is VCC > VCC_UV.
     Figure 27 shows this scenario.
•    disable the transmitter
An SPI command can reset the undervoltage bit VCC_STUV. If VCC > VCC_UV for more than the glitch filter time
tVCC_filter AND if the transmitter recovery time tVCC_recovery has expired, then the transmitter is re-enabled.
                      VIO and VBAT are within the functional range
                               VCC
                            VCC_UV
                                                      tVCC_filter             tVCC_filter  tVCC_filter tVCC_recovery
                                                                                                                               t
                      Transmitter:                             enabled                    disabled                   enabled
                     Status Bit
                                                                  „0"                                 „1"
                     VCC_STUV:
Figure 26      VCC undervoltage detection
                      VIO and VBAT are within the functional range
                            VCC
                         VCC_UV
                                                                           tVCC_filter
                                                                                                                                 t
                     Status Bit:     Notification
                                                                       „0"                            „1"
                    VCC_STUV          disabled
Figure 27      Undervoltage detection VCC during VCC supply stabilization period after Power on Reset
Data Sheet                                                                 33                                                Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
6.2.3         Long-term undervoltage detection on VCC
If VCC < VCC_UV for more than the glitch filter time tVCC_filter, then the undervoltage detection timer is started. If
tVCC_UV_T has expired, then a long-term undervoltage is detected and the bit VCC_LTUV is set to “1”. Besides, if
the SPI bit STTS_EN = 1 (default value) AND if tSilence has expired, then a state transition to Sleep WUP Sub-
Mode is triggered. If VCC > VCC_UV for more than the glitch filter time tVCC_filter, then the timer tVCC_UV_T is stopped
and reset. Only an SPI command can reset the undervoltage bit VCC_LTUV. The tVCC_UV_T can be configured in
the SPI register SUPPLY_CTRL.
                                      VBAT is in the functional range
                              VCC
                            VCC_UV
                                                                                   tVCC_filter                    tVCC_UV_T
                                                                                                                                                              t
                       Status Bit:
                                                                                         „0"                                                     „1"
                      VCC_LTUV
                             Mode
                                                       POR                                           Stand-by Mode                       Sleep WUP Sub-Mode1
                 (SPI Bit STTS = 1)
                                                       POR                                                            Stand-by Mode
                                     1) State transition will be performed if the tSilence timer has expired (no CAN bus communication)
Figure 28      VCC long-term undervoltage detection after power up
                                     VIO and VBAT are within the functional range
                                               VCC
                                           VCC_UV
                                                                                 tVCC_filter                tVCC_UV_T
                                                                                                                                                 t
                                   Status Bit
                                                                                               „0"                                      „1"
                                   VCC_LTUV:
Figure 29     VCC long-term undervoltage detection during operation
6.2.4         Short-term Undervoltage detection on VIO
If the power supply VIO < VIO_UV for more than the glitch filter time tVIO_filter, then short-term undervoltage on VIO
is detected. The glitch filter prevents an undervoltage detection due to short voltage transients on VIO. On
detection of short-term undervoltage the TLE9255W performs the following actions:
Data Sheet                                                                                        34                                                      Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
•  Set the short-term undervoltage bit VIO_STUV to “1” in the SPI register TRANS_UV_STAT. After the
   completion of a Power on Reset, the VIO supply stabilization period must be completed before an
   undervoltage notification can be recorded in the VIO_STUV bit. After Power on Reset the undervoltage
   notification is only be possible once the VIO supply has exceeded the threshold VIO_UV, that is VIO > VIO_UV.
   Figure 31 shows this scenario.
•  set the RxD pin to “low”
•  disable SPI communication by switching the MISO pin to high impedance
•  TLE9255W ignores all signals on the input TxD pin
Only an SPI command can reset the undervoltage bit VIO_STUV. If VIO has recovered (VIO > VIO_UV) for more than
the glitch filter time tVIO_filter AND if the tVIO_recovery time has expired, then the RxD pin returns to normal
functionality depending on the mode of operation and the SPI communication is restored.
           VCC OR VBAT are within the functional range
                 VIO
              VIO_UV
                                       tVIO_filter               tVIO_filter              tVIO_filter tVIO_recovery
                                                                                                                                                   t
                       RxD pin normal functional depending on mode of                                                  RxD pin normal functional
         RxD pin:                                                                    Logical „low“
                                               operation                                                            depending on mode of operation
                                                                             No SPI communication (High
         MISO:                        SPI Communicaiton                                                                   SPI Communicaiton
                                                                                      impedance)
         TxD pin:                 Any signal will be processed                 Any signal will be ignored             Any signal will be processed
         Status Bit
                                                   „0"                                                          „1"
         VIO_STUV:
Figure 30       VIO short-term undervoltage detection
Data Sheet                                                                   35                                                          Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
                     VCC and VBAT are within the functional range
                           VIO
                        VIO_UV
                                                                                                         tVIO_filter
                                                                                                                                                                    t
                   Status Bit:       Notification
                                                                                    „0"                                                       „1"
                     VIO_UV           disabled
Figure 31      Undervoltage detection VIO during VIO supply stabilization period after Power on Reset
6.2.5          Long-term Undervoltage detection on VIO
If VIO < VIO_UV for more than the glitch filter time tVIO_filter, then the undervoltage detection timer is started. If
tVIO_UV_T expires, then a long-term undervoltage is detected. On detection of long-term undervoltage the
TLE9255W performs the following actions:
•    set the bit VIO_LTUV to “1”
•    perform a mode change to Sleep WUP Sub-Mode only after tSilence has expired (no bus communication)
If VIO > VIO_UV for more than the glitch filter time tVIO_filter, then the timer tVIO_UV_T is stopped and reset. Only an
SPI command can reset the undervoltage bit VIO_LTUV. The tVIO_UV_T is configurable in the SPI Register
SUPPLY_CTRL.
                                          VBAT OR VCC is in the functional range
                                     VIO
                                  VIO_UV
                                                                                        tVIO_filter                   tVIO_UV_T
                                                                                                                                                                  t
                            Status Bit:
                                                                                               „0"                                                   „1"
                               VIO_UV
                                 Mode                       POR                                            Stand-by Mode                     Sleep WUP Sub-Mode1
                                          1) State transition will be performed if the tSilence timer has expired (no CAN bus communication)
Figure 32      VIO long-term undervoltage detection after power up
Data Sheet                                                                                             36                                                        Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
                                 VBAT OR VCC is in the functional range
                             VIO
                          VIO_UV
                                                                 tVIO_filter                           tVIO_UV_T
                                                                                                                                                          t
                    Status Bit:
                                                                                      „0"                                                   „1"
                      VIO_UV
                         Mode                      POR                                            Stand-by Mode                     Sleep WUP Sub-Mode1
                                 1) State transition will be performed if the tSilence timer has expired (no CAN bus communication)
Figure 33     VIO long-term undervoltage detection during operation
6.3           Unconnected Logic Pins
If the input pins are not connected and floating, the integrated pull-up and pull-down resistors at the digital
input pins force the TLE9255W into fail safe behavior (see Table 3).
Table 3       Logical Inputs when unconnected
Input Signal                                       Default State                                                                  Comment
TxD                                                “high”                                                                         pull-up current source to VIO
MOSI                                               “low”                                                                          pull-down current source to GND
SCLK                                               “low”                                                                          pull-down current source to GND
CSN                                                “high”                                                                         pull-up current source to VIO
Data Sheet                                                                                     37                                                     Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
6.4           TxD Time-out Function
If the logical signal on the TxD pin is permanently “low”, then the TxD time-out feature protects the CAN bus
from blocked communication due to this errant logic signal on TxD. A permanent “low” signal on the TxD pin
can occur due to a locked-up microcontroller or in a short circuit on the printed circuit board, for example. In
Normal-operating Mode, a “low” signal on the TxD pin for the time t > tTXD_TO enables the TxD time-out feature
and the TLE9255W disables the transmitter (see Figure 34) and sets the TXD_TO bit in the register
TRANS_STAT. The timer tTXD_TO is configurable in SPI register TXD_TO_CTRL. The receiver is still active and
the RxD output pin continues monitoring data on the bus.
    TxD
                                                                                                           t
                                     t > tTXD_TO                                     TxD time–out released
                                                           TxD time-out
    CANH
    CANL
                                                                                                           t
    RxD
                                                                                                           t
Figure 34     TxD time-out function
Figure 34 shows how the transmitter is deactivated and re-activated.To release the transmitter after a TxD
time-out event, the TLE9255W requires a signal change on the TxD input pin from “low” to “high”.
Data Sheet                                             38                                   Rev. 1.03 2018-10-25


TLE9255W
Fail Safe Functions
6.5            Overtemperature Protection
Integrated overtemperature detection protects the TLE9255W from thermal overstress of the transmitter. The
overtemperature protection is active in Normal-operating Mode only. The temperature sensor provides the
temperature threshold TJSD. If the junction temperature exceeds the upper threshold TJSD, then the TLE9255W
disables the transmitter and sets the bit TSD, indicating that a critical temperature situation is reached. After
the device cools down the transmitter is re-enabled. Only an SPI command can reset the TSD bit. A hysteresis
is implemented within the temperature sensor.
                             TJSD (shut down temperature)        cool down
        TJ                  ΔT
                                                                  switch-on transmitter
                                                                                                         t
    CANH
    CANL
                                                                                                         t
       TxD
                                                                                                         t
      RxD
                                                                                                         t
Figure 35      Overtemperature protection
6.6            Delay Time for Mode Change
The TLE9255W performs mode changes within the time window tMode_Change. During mode changes
(tMode_Change) the RxD output pin is permanently set to “high” and does not reflect the status on the CANH and
CANL input pins. After the mode change is completed, the TLE9255W releases the RxD output pin.
Data Sheet                                                39                               Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
7             CAN Partial Networking
Partial networking allows to exclude nodes from the CAN communication in a CAN network. If the TLE9255W
is in the Selective Wake Sub-Mode, then a CAN frame can wake-up the TLE9255W. This feature is called
selective wake and the CAN frame is called wake-up frame (WUF). The selective wake unit implements the
selective wake feature.
7.1           Wake-up frame evaluation
For a WUF detection the TLE9255W evaluates, whether a received CAN frame is a valid wake-up frame. This
wake-up frame evaluation consists of the following parts:
•    CAN ID evaluation
•    Frame data length code (DLC) and data field evaluation
If both parts are evaluated successfully AND if the CRC of the CAN Frame is valid, then a valid wake-up frame
is detected (see Figure 36). The following chapter describes the process in more detail.
                                           CAN Frame
                                                 CRC Field      ACK        EOF
                                                     Wake-up detected
Figure 36     WUF detection
7.1.1         Wake-up frame identifier evaluation
If all relevant CAN ID bits of a CAN frame match the configured CAN ID bits in the TLE9255W, then a valid WUF
CAN ID is received. The CAN ID mask excludes CAN ID bits from the evaluation. The CAN ID bits of a received
CAN frame are compared bit by bit with the CAN ID configured in register SWK_ID0_CTRL to SWK_ID3_CTRL.
If the received CAN ID is equal to the configured CAN ID, then the wake-up frame identifier evaluation is
successful. The CAN ID mask (registers SWK_MASK_ID0_CTRL to SWK_MASK_ID3_CTRL) defines which bits
the comparison considers. Figure 37 shows an example of the CAN ID evaluation (11 bit CAN ID). The green
background color defines the CAN ID bits which are not considered in the comparison.
Data Sheet                                             40                                 Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
                         Configured CAN ID           1 0     0 1 0 1 1 1 0 1 0
                         CAN ID mask                 1 1     1 1 1 1 1 1 1 1 0
                         1st valid WUF CAN ID        1 0     0 1 0 1 1 1 0 1 0
                         2nd valid WUF CAN ID        1 0     0 1 0 1 1 1 0 1 1
                         Example of an invalid       1 0     0 1 0 1 1 0 0 1 1
                         WUF CAN ID
Figure 37       CAN ID and CAN ID mask
The registers SWK_ID0_CTRL, SWK_ID1_CTRL, SWK_ID2_CTRL and SWK_ID3_CTRL configure the CAN ID.
The IDE bit defines the CAN ID format (11 bit or 29 bit identifier).
The        registers    SWK_MASK_ID0_CTRL,            SWK_MASK_ID1_CTRL,             SWK_MASK_ID2_CTRL         and
SWK_MASK_ID3_CTRL configure the CAN-ID mask.
7.1.2           DLC and data field evaluation
If all of the following conditions are fulfilled, then the DLC and data field evaluation is successful:
•    the DLC of the received CAN frame is equal to the DLC configured in the DLC field of the register
     SWK_DLC_CTRL
•    At least one bit within the data field of the received CAN frame is “1” and matches to a bit (“1”) of the
     configured data field. If one bit matches, then the evaluation is stopped. The registers SWK_DATA0_CTRL,
     SWK_DATA1_CTRL, SWK_DATA2_CTRL, SWK_DATA3_CTRL, SWK_DATA4_CTRL, SWK_DATA5_CTRL,
     SWK_DATA6_CTRL and SWK_DATA7_CTRL configure the data field.
Figure 38 shows an example for the data field evaluation. The DLC in this example is 1.
                                                               Data byte 0
                     Configured data mask               0 0 1 1 1 0 1 1
                      Received CAN data bytes           1 0 1 0 0 1 1 0
                                                                    These bits can be
                                                                        ignored
                                                         Data matches.
                                                         The evaluation
                                                         process can be
                                                            stopped
                                                                                         time
Figure 38       Data field evaluation
Data Sheet                                                41                                  Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
7.2         Activation of Selective Wake
Figure 39 shows the recommended way to activate the selective wake function in the TLE9255W.
                 Power on Reset
             SWK Unit is not enabled
                                             The selective wake unit will acquire CAN
            Set Baudrate for the SWK         bus synchronization within 4 classical
                        unit                 CAN frames. On the first successfully
                                             synchronized classical CAN frame the
                                             SYNC bit is set to 1.
             Enable Selective Wake
                  (SWK_EN = 1)
            Set SWK wake data. e.g.                 Any mode
               ID, ID_Mask, DATA               SWK Unit is enabled
           Confirm SWK configuration     SWK configuration must be
                 (CFG_VAL = 1)                 checked by MC
                                                         Yes
                                                                             Frame could not be detected
                                    1                               No
                                                    SWK                      by the selective wake unit. MC
                      Check
                                                 Config Error                must make a diagnosis to find
                     SYSERR
                                               (CFG_VAL = 0)                 the reason (e.g. wrong
                                                                             baudrate).
                             0
                                      WUP, LWU or WUF
                      Check                pending
                    WK_STAT                                MC decides how to procceed
                      register
                                                                           MC still wants to change
                             No WUP, LWU or WUF pending                       into Sleep Mode
              Change into the Sleep
                                                           Clear WK_STAT register
            Mode by a SPI command
            Transceiver enters Sleep
                       Mode
Figure 39   Activation of selective wake function
Data Sheet                                              42                                       Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
7.3            Frame Error Counter
The frame error counter indicates, whether received classical CAN frames are valid. CAN FD frames are not
evaluated and therefore CAN FD frame errors do not affect the frame error counter. If the selective wake unit
detects a classical CAN frame error, then the frame error counter is increased by 1. If the selective wake unit
detects a valid classical CAN frame, then the error counter is decreased by 1. The following types of errors
cause invalid classical CAN Frames:
•    Bit stuffing error
•    CRC error
•    CRC delimiter error
If the SPI bit SWK_EN = 1, then the frame error counter is active in any mode of operation. The error counter
value can be read via SPI (register SWK_ECNT_STAT). Each time that the Selective Wake Unit is enabled
(SWK_EN = 1) OR if the tsilence timer has expired, then the error counter is reset to zero.
If the TLE9255W repeatedly receives invalid classical CAN frames in the Selective Wake Sub-Mode, then the
frame error counter ensures that a wake-up is performed. If the TLE9255W is in the Selective Wake Sub-Mode
and the error counter reaches the value 32, then a wake-up is performed.
7.4            Selective Wake Configuration Error
After the microcontroller has confirmed the configuration (CFG_VAL = 1), writing the following registers
generates a selective wake configuration error:
•    Baudrate control register (SWK_CTRL_2)
•    Identifier control registers (SWK_ID3_CTRL, SWK_ID2_CTRL, SWK_ID1_CTRL and SWK_ID0_CTRL)
•    Mask identifier control registers (SWK_MASK_ID3_CTRL, SWK_MASK_ID2_CTRL, SWK_MASK_ID1_CTRL
     and SWK_MASK_ID0_CTRL)
•    Data Length control register (SWK_DLC_CTRL)
•    Data control registers (SWK_DATA7_CTRL, SWK_DATA6_CTRL, SWK_DATA5_CTRL, SWK_DATA4_CTRL,
     SWK_DATA3_CTRL, SWK_DATA2_CTRL, SWK_DATA1_CTRL and SWK_DATA0_CTRL)
Data Sheet                                              43                                  Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
The following figure shows a selective wake configuration error.
                                   Power on Reset
                               SWK Unit is not enabled
                             Set Baudrate for the SWK
                                         unit
                               Enable Selective Wake
                                    (SWK_EN = 1)
                              Set SWK wake data. e.g.              Any mode
                                ID, ID_Mask, DATA              SWK Unit is enabled
                             Confirm SWK configuration
                                   (CFG_VAL = 1)
                              Write operation to a SWK
                              configuration Register will
                               cause a selective wake
                                 configuration error!
Figure 40     Selective wake configuration Error
7.5           CAN Flexible Data Rate (CAN FD) Tolerant Feature
The CAN FD tolerant feature means that selective wake unit ignores CAN FD frames. Therefore it is not possible
to configure a CAN FD frame for wake-up frame (WUF) detection.
At the completion of a detected CAN FD frame, that is, the End of Frame (EOF) is detected, the selective wake
unit is ready for detecting the next available classical CAN frame. If at least 6 recessive bits and at most 10
recessive bits are received, then EOF detection is successful. The FDF Bit of the Control Field of a CAN FD frame
identifies the type of CAN frame:
•   FDF bit = 1:
    CAN FD frame recognized, decoding stops
•   FDF bit = 0:
    classical CAN frame recognized, processing of the frame continues
In this way it is possible to send mixed CAN frame formats without affecting the selective wake functionality
by error counter increment and a misleading wake-up. The CAN FD data phase baud rate must be configured
in the SPI field BR_RATIO of the register SWK_CTRL_2 to enable detection of CAN FD frames.
Data Sheet                                                44                                 Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
7.6          Selective wake SPI flags
7.6.1        SysErr Flag
The SysErr flag in the register SWK_STAT indicates an error condition in the selective wake unit of the
TLE9255W. Only if the SPI bit SWK_EN = 1, then the SysErr flag is set . The SysErr flag does not prevent
entering the Sleep Mode by an SPI command. However, the SysErr flag determines, whether the TLE9255W
enters the Selective Wake Sub-Mode (SysErr = 0) or Sleep WUP Mode (SysErr = 1). Figure 41 shows this
scenario.
                           Change into the Sleep
                         Mode by a SPI command
                                                 0
                                  Check                             Enter Selective Wake
                                 SYSERR                                    Sub-Mode
                                         1
                             Enter Sleep WUP                            WUF detected
                                Sub-Mode                             WUF Flag will be set
                                                                Tranceiver perfom the
                                                                following actions:
                                                                 - CFG_VAL will be cleared
                              WUP detected
                                                                 - Switch to the Stand by
                           WUP Flag will be set
                                                                   Mode
                                                                 - Inhibit will be switch on if
                                                                   configured.
Figure 41    Impact of SysErr flag if a mode change SPI command to Sleep Mode has been sent
The SysErr flag is set under any of the following conditions:
•  Selective wake configuration error is detected (see Chapter 7.4).
•  The frame error counter value is greater than 31.
Only if no configuration error (CFG_VAL = 1) exists AND if the error counter is less than 32, then the TLE9255W
resets the SysErr flag.
7.6.2        SYNC Flag
The SYNC flag in the register SWK_STAT indicates that a classical CAN frame is detected correctly by the
selective wake unit. The SYNC flag works, if all of the following conditions are fulfilled:
•  Selective Wake is enabled (SWK_EN Bit = 1)
•  After Power on Reset the configuration is confirmed (CFG_VAL Bit = 1) at least once.
Data Sheet                                              45                                      Rev. 1.03 2018-10-25


TLE9255W
CAN Partial Networking
If the selective wake unit detects an invalid classical CAN frame, then the SYNC flag is reset. The SYNC flag has
no influence on the transition to the Sleep Mode by an SPI command. After power up SYNC = 0. The SYNC flag
is not valid in the Selective Sleep Sub-Mode.
7.6.3          CANTO Flag
The CANTO flag in the register SWK_STAT indicates that the TLE9255W has entered Selective Sleep Mode (no
bus communication) at least once. Only if the SPI bit SWK_EN = 1, then the CANTO flag can be set. If the
TLE9255W is in the Selective Sleep Mode AND if the tSilence timer expires, then the CANTO flag is set . Only an
SPI command can reset the CANTO flag .
7.6.4          CANSIL Flag
The CANSIL flag in the register SWK_STAT indicates that there is no communication on the CAN bus (tSilence
timer has expired). Figure 15 defines the restart conditions for the tSilence timer.
7.6.5          SWK_ACTIVE Flag
The SWK_ACTIVE flag in the register SWK_STAT indicates that the TLE9255W is in Selective Wake Sub-Mode.
If the TLE9255W enters the Selective Wake Sub-Mode, then the SWK_ACTIVE flag is set. If the TLE9255W exits
Sleep Mode, then it resets the SWK_ACTIVE flag.
7.6.6          CFG_VAL Flag
The microcontroller sets the CFG_VAL flag in the register SWK_CTRL_1 to confirm the selective wake
configuration. This confirmation must be performed each time before a mode change to Sleep Mode by an SPI
command (Selective Wake Sub-Mode) is sent. The TLE9255W resets the CFG_VAL bit under any of the
following conditions:
•    If a mode change from Selective Wake Sub-Mode to Stand-by Mode is performed.
•    If a mode change from Selective Sleep Sub-Mode to Stand-by Mode is performed.
•    If a selective wake configuration error is detected (Chapter 7.4).
Data Sheet                                               46                                 Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8             Serial Peripheral Interface
The communication between the microcontroller and the transceiver is implemented via Serial Peripheral
Interface (SPI). This communication is configured as a full duplex multi slave data transfer. A valid SPI
command consists of 16 bits.
Only if VIO > VIO_UV AND if VBAT OR VCC is within the functional range, then SPI communication between the
microcontroller and the transceiver can be established. The SPI uses four interface signals for synchronization
and data transfer:
•   CSN: SPI chip select (active low)
•   SCLK: SPI clock
•   MOSI: SPI data input
•   MISO: SPI data output
Figure 42 shows the SPI data transfer.
              CSN high to low: MISO is enabled (low impedance).                           Min. CSN high-time to
              Status information transferred to output shift register                     be ensured
    CSN
                                                                                                                      time
                     CSN low to high: data from shift register is transferred to output functions
    SCLK
                 Data will be   Bit sampling will                                                                     time
                 shifted in     be performed            Actual data                                           New data
    MOSI                   15 14 13 12 11 10 9           8   7    6   5    4   3    2   1     0                 15 14
                                                                                                                      time
                Data will be    Bit sampling will
                shifted out     be performed                                                                   New status
                                                       Actual status
    MISO             Err 15 14 13 12 11 10 9             8   7    6   5    4   3   2    1     0            Err 15 14
Figure 42     SPI Data Transfer
The SPI command transmission cycle begins when the transceiver is selected by the CSN pin (active low).
When the signal of the CSN input pin returns from “low” to “high”, the TLE9255W decodes the data that was
shifted in on the MOSI. The data of MOSI and MISO is shifted in and out (MSB comes first) on every rising edge
of SCLK. The bit sampling is performed on every falling edge of SCLK. If the CSN input pin is “high”, then the
MISO pin has a high impedance. The SPI of the transceiver does not support TLE9255W daisy chaining.
The MISO pin signals invalid SPI commands (Chapter 8.5) or SPI failures (Chapter 8.4). If an invalid SPI
Data Sheet                                                      47                                        Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
command OR an SPI failure occurs, then the MISO pin is “high” after the CSN pin is “low” and before a clock
starts. Chapter 8.4 defines the conditions for an SPI Error.
8.1           SPI command format
An SPI command consists of:
•   MOSI request format
•   MISO response format
Figure 43 shows the SPI command format.
                  MSB                                                                           LSB
                   15 14 13 12 11 10               9    8     7    6   5     4    3    2     1    0
          MOSI R/W              Address Bits                               Data Bits
          MISO            Status Information Field                         Data Bits
Figure 43     Command Format of the MOSI and MISO register
MOSI Format Frame
The MOSI format frame consists of address bits (Bits 14-8) and data bits (Bits 7-0). The R/W bit (Bit15) defines
a write operation (R/W = 1) or a read (R/W = 0) operation to the addressed register. For read operations the data
bits are not relevant.
MISO Format Frame
The MISO format frame consists of the status information field (Bits 15-8) and the data bits (Bits 7-0). The data
bits contain the data of the addressed register. The status information field contains compressed information
about the Status Register (Chapter 8.3).
Data Sheet                                              48                                   Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.2          Control and Status Register
There are two types of registers:
•  Control registers:
   Control the behavior of the TLE9255W, for example mode change and selective wake configuration.
•  Status registers:
   Status registers represent the status of the TLE9255W, for example wake events and failures. The
   TLE9255W controls the bits of the status register. However, the microcontroller must reset some of these
   bits. Writing “1” clears the register (w1c). In case of reading the register the address bits for the register
   must be set, the R/W bit must be set to 0 and the data bits are not relevant. Writing a “1” to the specific bits
   in the status register resets the status bits in the status register. Figure 44 shows this scenario.
                              R/W           Address Bits                               Data Bits
         Status Register        -    0    0    1     1     0    0    1     1   1     1   1     0    1     1    1
          SPI Command          1     0    0    1     1     0    0    1     0   1     1   0     0    0     0    0
          Status Register
          after SPI            -     0    0    1     1     0    0    1     1   0     0   1     0    1     1    1
          Command
Figure 44    Read and clear command
Data Sheet                                               49                                  Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.3          Status Information Field
The Status Information Field informs the microcontroller that status register bits have changed. The Status
Information Field is returned during each SPI write or read command in the MISO format frame. Each bit of the
Status Information Field represents an OR operation of some bits of a specific status register. If an SPI access
occurs while the status register is being updated due to an event, the content of the Status Information Field
may not reflect the latest state of the status registers. Table 4 defines the content of the Status Information
Field.
Table 4      Status Information Field
Name                                   Bit Position        Reflected Bits
Reserved                               0                   -
TRANS_UV_STAT (Transceiver             1                   VBAT_UV OR VCC_LTUV OR VCC_STUV OR
undervoltage status)                                       VIO_LTUV OR VIO_STUV
TEMP_STAT (Temperature status)         2                   TSD OR Reserved
WAKE_STAT (Wake-up status)             3                   LWU OR WUP OR WUF
TXD_TO (TxD timeout)                   4                   TXD_TO
CANSIL (CAN Silence)                   5                   CANSIL
POR (Power on Reset)                   6                   POR
ERR_STAT (Error status)                7                   CMD_ERR or COM_ERR
The ERR_STAT is flagged on the MISO pin.
8.4          SPI Failure
The SPI bit COM_ERR signals an SPI failure. Any of the following conditions define the SPI failure:
•   Register address does not exist
•   Number of received SPI clocks is neither 0 nor 16
On SPI failure SPI commands are ignored.
8.5          Invalid SPI Command
Any attempt to write undefined bit combinations to one of the following SPI registers is an invalid SPI
command.
•   Mode of the register MODE_CTRL
•   TXD_TO of the register TXD_TO_CTRL
•   BR_RATIO of the register SWK_CTRL_2
•   BR of the register SWK_CTRL_2
•   VIO_UV_T of the register SUPPLY_CTRL
•   VCC_UV_T of the register SUPPLY_CTRL
An invalid SPI command is ignored and the CMD_ERR bit is set and signalled on the MISO pin. Only the
microcontroller can reset the CMD_ERR bit.
Data Sheet                                              50                                 Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.6         CSN Timeout
The CSN timeout (tCSN_TO) prevents the SPI communication from disturbance. After the CSN pin of the
TLE9255W is set to “low” (start of the SPI communication and tCSN_TO) the communication must be finished
and the CSN pin must be set to “high” within tCSN_TO. If the tCSN_TO timeout occurs, then the TLE9255W sets the
MISO pin to high impedance. If the CSN pin is set to “high”, then the tCSN_TO is reset. Figure 45 shows this
scenario.
                  tCSN_TO starts                tCSN_TO occures                tCSN_TO starts
            CSN
                                                                                                    time
           SCLK
                                                                                                    time
                                                                High impedance
            MISO                            15 14 13                                      15 14 13
                                                                                                    time
Figure 45   CSN Timeout
8.7         SPI Register
The following figure gives an overview of the SPI register.
Data Sheet                                             51                                     Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
                                                   7            6            5                 4          3            2              1            0           15         14…8
                         Register Short Name                                          Data Bit 15…8                                                          Access      Address
                                                   D7          D6           D5               D4          D3            D2            D1            D0         Mode       A14…A8
                                                                                   CONTROL REGISTERS
                            MODE_CTRL            reserved     reserved     reserved       reserved                            Mode                          read/write   0000001
                             HW_CTRL            STTS_EN      LWU_NEG      LWU_POS         reserved      reserved     reserved      WAKE_TOG     VBAT_CON    read/write   0000010
                           TXD_TO_CTRL           reserved     reserved     reserved       reserved      reserved    TXD_TO_2       TXD_TO_1     TXD_TO_0    read/write   0000011
                           SUPPLY_CTRL         VIO_UV_T_3   VIO_UV_T_2   VIO_UV_T_1     VIO_UV_T_0    VCC_UV_T_3   VCC_UV_T_2     VCC_UV_T_1   VCC_UV_T_0   read/write   0000100
                                                                                 SELECTIVE WAKE REGISTERS
                            SWK_CTRL_1           reserved     reserved     reserved        reserved     reserved     reserved       reserved    CFG_VAL     read/write   0000101
                            SWK_CTRL_2           SWK_EN       reserved   BR_RATIO_1     BR_RATIO_0      reserved       BR_2           BR_1         BR_0     read/write   0000110
                           SWK_ID3_CTRL          reserved     reserved        IDE        IDE28/ID10    IDE27/ID9    IDE26/ID8      IDE25/ID7    IDE24/ID6   read/write   0000111
     Control Registers
                           SWK_ID2_CTRL         IDE23/ID5    IDE22/ID4    IDE21/ID3       IDE20/ID2    IDE19/ID1    IDE18/ID0        IDE17        IDE16     read/write   0001000
                           SWK_ID1_CTRL           IDE15        IDE14        IDE13           IDE12        IDE11        IDE10           IDE9         IDE8     read/write   0001001
                           SWK_ID0_CTRL            IDE7         IDE6         IDE5            IDE4         IDE3         IDE2           IDE1         IDE0     read/write   0001010
                         SWK_MASK_ID3_CTRL       reserved     reserved     reserved     MASK_ID28     MASK_ID27    MASK_ID26      MASK_ID25    MASK_ID24    read/write   0001011
                         SWK_MASK_ID2_CTRL     MASK_ID23    MASK_ID22    MASK_ID21      MASK_ID20     MASK_ID19    MASK_ID18      MASK_ID17    MASK_ID16    read/write   0001100
                         SWK_MASK_ID1_CTRL     MASK_ID15    MASK_ID14    MASK_ID13      MASK_ID12     MASK_ID11    MASK_ID10      MASK_ID9     MASK_ID8     read/write   0001101
                         SWK_MASK_ID0_CTRL     MASK_ID7     MASK_ID6      MASK_ID5       MASK_ID4     MASK_ID3     MASK_ID2       MASK_ID1     MASK_ID0     read/write   0001110
                           SWK_DLC_CTRL          reserved     reserved     reserved        reserved      DLC_3        DLC_2          DLC_1        DLC_0     read/write   0001111
                          SWK_DATA7_CTRL        DATA7_7      DATA7_6      DATA7_5         DATA7_4      DATA7_3      DATA7_2        DATA7_1       DATA7_0    read/write   0010000
                          SWK_DATA6_CTRL        DATA6_7      DATA6_6      DATA6_5         DATA6_4      DATA6_3      DATA6_2        DATA6_1       DATA6_0    read/write   0010001
                          SWK_DATA5_CTRL        DATA5_7      DATA5_6      DATA5_5         DATA5_4      DATA5_3      DATA5_2        DATA5_1       DATA5_0    read/write   0010010
                          SWK_DATA4_CTRL        DATA4_7      DATA4_6      DATA4_5         DATA4_4      DATA4_3      DATA4_2        DATA4_1       DATA4_0    read/write   0010011
                          SWK_DATA3_CTRL        DATA3_7      DATA3_6      DATA3_5         DATA3_4      DATA3_3      DATA3_2        DATA3_1       DATA3_0    read/write   0010100
                          SWK_DATA2_CTRL        DATA2_7      DATA2_6      DATA2_5         DATA2_4      DATA2_3      DATA2_2        DATA2_1       DATA2_0    read/write   0010101
                          SWK_DATA1_CTRL        DATA1_7      DATA1_6      DATA1_5         DATA1_4      DATA1_3      DATA1_2        DATA1_1       DATA1_0    read/write   0010110
                          SWK_DATA0_CTRL        DATA0_7      DATA0_6      DATA0_5         DATA0_4      DATA0_3      DATA0_2        DATA0_1       DATA0_0    read/write   0010111
                                                                                      STATUS REGISTERS
     Status Registers
                            TRANS_STAT             POR       reserved     reserved        reserved     reserved     TXD_TO           TSD         reserved   read/clear   0011000
                           TRANS_UV_STAT        VBAT_UV      reserved    VCC_LTUV        VCC_STUV      reserved     reserved      VIO_LTUV      VIO_STUV    read/clear   0011001
                             ERR_STAT            reserved    reserved     reserved        reserved     reserved     reserved      COM_ERR       CMD_ERR     read/clear   0011010
                            WAKE_STAT           reserved     reserved     reserved  reserved LWU_DIR     LWU                        WUP           WUF       read/clear   0011011
                                                                         SELECTIVE WAKE STATUS REGISTERS
                             SWK_STAT           reserved     reserved     reserved  SYSERR    SYNC      CANTO                      CANSIL      SWK_ACTIVE     read       0011100
                          SWK_ECNT_STAT         reserved     reserved     ECNT_5          ECNT_4       ECNT_3        ECNT_2        ECNT_1        ECNT_0       read       0011101
Figure 46                  Register overview
Data Sheet                                                                              52                                                     Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.7.1         Mode Control Register
MODE_CTRL
Mode Control                                               (01H)                                      Reset Value:0002H
       7              6               5              4               3              2               1             0
                          Reserved                                                      Mode
                             rw                                                            rw
Field               Bits         Type      Description
Reserved            7:4          rw        Reserved
Mode                3:0          rw        Mode1)2)
                                           0001B, Sleep Mode
                                           0010B, Standby Mode
                                           0100B, Receive Only Mode
                                           1000B, Normal Operation Mode
1) Internal state transitions have higher priority than mode change SPI commands
2) The Mode bits are a reflection of the state of the transceiver which includes internal state transitions
HW_CTRL
Hardware Control                                           (02H)                                      Reset Value:00E1H
       7              6               5              4               3              2               1             0
  STTS_EN        LWU_NEG         LWU_POS                        Reserved                      WAKE_TOG       VBAT_CON
      rw             rw              rw                             rw                             rw            rw
Field               Bits         Type      Description
STTS_EN             7            rw        State transition to Sleep WUP Sub-Mode if a VCC < VCC_UV AND
                                           t > tVCC_UV_T AND tSilence has expired
                                           0B , State transition will not be performed
                                           1B , State transition will be performed
LWU_NEG             6            rw        Local wake-up direction
                                           0B , Local wake-up will not be performed on the negative edge
                                           1B , Local wake-up will be performed on the negative edge
LWU_POS             5            rw        Local wake-up direction
                                           0B , Local wake-up will not be performed on the positive edge
                                           1B , Local wake-up will be performed on the positive edge
Reserved            4:2          rw        Reserved
WAKE_TOG            1            rw        Toggle RxD Pin if a wake-up event is detected
                                           0B , The RxD Pin will be constant “low”
                                           1B , The RxD Pin will toggle between “low” and “high”
Data Sheet                                                   53                                     Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
Field            Bits       Type Description
VBAT_CON         0          rw   Transceiver is connected with the battery
                                 0B , INH pin will not be switched off by entering the sleep mode,
                                      VBAT_UV is disabled
                                      LWU is disabled
                                 1B , INH pin will be switched off by entering the sleep mode
                                      VBAT_UV is enabled
                                      LWU is enabled
Data Sheet                                       54                                Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
TXD_TO_CTRL
TXD Timeout Control                                (03H)                           Reset Value:0001H
      7            6            5             4          3          2            1            0
                            Reserved                                         TXD_TO
                               rw                                               rw
Field            Bits       Type    Description
Reserved         7:3        rw      Reserved
TXD_TO           2:0        rw      TXD Timeout (min - max)
                                    001B , 1 - 4 ms
                                    010B , 2 - 8 ms
                                    011B , 5 - 10 ms
                                    100B , disabled
SUPPLY_CTRL
Supply Control                                     (04H)                           Reset Value:00CCH
      7            6            5             4          3          2            1            0
                      VIO_UV_T                                         VCC_UV_T
                         rw                                               rw
Field            Bits       Type    Description
VIO_UV_T         7:4        rw      VIO Undervoltage Detection Timer1)
                                    0001B, 100 ms
                                    0010B, 200 ms
                                    0011B, 300 ms
                                    0100B, 400 ms
                                    0101B, 500 ms
                                    0110B, 600 ms
                                    0111B, 700 ms
                                    1000B, 800 ms
                                    1001B, 900 ms
                                    1010B, 1000 ms
                                    1011B, 1100 ms
                                    1100B, 1200 ms
                                    1101B, 1300 ms
                                    1110B, 1400 ms
                                    1111B, 1500 ms
Data Sheet                                           55                          Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
Field              Bits         Type      Description
VCC_UV_T           3:0          rw        VCC Undervoltage Detection Timer1)
                                          0001B, 100 ms
                                          0010B, 200 ms
                                          0011B, 300 ms
                                          0100B, 400 ms
                                          0101B, 500 ms
                                          0110B, 600 ms
                                          0111B, 700 ms
                                          1000B, 800 ms
                                          1001B, 900 ms
                                          1010B, 1000 ms
                                          1011B, 1100 ms
                                          1100B, 1200 ms
                                          1101B, 1300 ms
                                          1110B, 1400 ms
                                          1111B, 1500 ms
1) The derivation of the value can be +/- 40%
Data Sheet                                               56                  Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.7.2       Selective Wake Control Register
SWK_CTRL_1
Selective Wake Control                        (05H)                   Reset Value:0000H
      7            6           5          4          3            2 1             0
                                      Reserved                                CFG_VAL
                                         rw                                      rw
Field            Bits       Type Description
Reserved         7:1        rw   Reserved
CFG_VAL          0          rw   Selective Wake Configuration valid
                                 0B , Invalid
                                 1B , Valid
Data Sheet                                      57                  Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_CTRL_2
Baudrate Control                                           (06H)                              Reset Value:0004H
       7                6               5             4              3         2            1            0
   SWK_EN          Reserved                BR_RATIO              Reserved                  BR
      rw               rw                       rw                  rw                     rw
Field                Bits          Type      Description
SWK_EN               7             rw        Selective Wake Unit
                                             0B , Disabled
                                             1B , Enabled
Reserved             6             rw        Reserved
BR_RATIO             5:4           rw        Baudrate ratio from arbitration phase to CAN FD data phase
                                             00B , Ratio <= 4
                                             01B , Ratio <= 10
Reserved             3             rw        Reserved
BR                   2:0           rw        Selective Wake Unit Baudrate
                                             010B , 125 kbit/s1)
                                             011B , 250 kbit/s
                                             100B , 500 kbit/s
                                             101B , 1 Mbit/s
1) Glitch filter time is 300 ns in case of ratio 4
Data Sheet                                                   58                             Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_ID3_CTRL
Identifier 3 Control                              (07H)                                    Reset Value:001FH
      7             6            5          4            3                2              1               0
         Reserved              IDE                                    ID28_24
             rw                 rw                                       rw
Field              Bits     Type   Description
Reserved           7:6      rw     Reserved
IDE                5        rw     Identifier Type
                                   0B , Normal Identifier
                                   1B , Extended Identifier
ID28_24            4:0      rw     Wake-up frame Identifier
                                   Note: If a normal Identifier is configured (IDE = 0) the bits ID28 - ID24
                                          define the normal identifier bits ID10 - ID6
SWK_ID2_CTRL
Identifier 2 Control                              (08H)                                    Reset Value:00FFH
      7             6            5          4            3                2              1               0
                                                ID23_16
                                                    rw
Field              Bits     Type   Description
ID23_16            7:0      rw     Wake-up frame Identifier
                                   Note: If a normal Identifier is configured (IDE = 0) the bits ID23 - ID18
                                          define the normal identifier bits ID5 - ID0
SWK_ID1_CTRL
Identifier 1 Control                              (09H)                                    Reset Value:00FFH
      7             6            5          4            3                2              1               0
                                                 ID15_8
                                                    rw
Field              Bits     Type   Description
ID15_8             7:0      rw     Wake-up frame Identifier
Data Sheet                                          59                                   Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_ID0_CTRL
Identifier 0 Control                          (0AH)                      Reset Value:00FFH
      7             6          5         4           3          2      1            0
                                              ID7_0
                                                rw
Field              Bits     Type Description
ID7_0              7:0      rw   Wake-up frame Identifier
SWK_MASK_ID3_CTRL
Mask Identifier 3 Control                     (0BH)                      Reset Value:0000H
      7             6          5         4           3          2      1            0
                Reserved                                  Mask_ID28_24
                   rw                                          rw
Field              Bits     Type Description
Reserved           7:5      rw   Reserved
Mask_ID28_24       4:0      rw   Mask Identifier
SWK_MASK_ID2_CTRL
Mask Identifier 2 Control                     (0CH)                      Reset Value:0000H
      7             6          5         4           3          2      1            0
                                          MASK_ID23_16
                                                rw
Field              Bits     Type Description
MASK_ID23_16       7:0      rw   Mask Identifier
SWK_MASK_ID1_CTRL
Mask Identifier 1 Control                     (0DH)                      Reset Value:0000H
      7             6          5         4           3          2      1            0
                                          MASK_ID15_8
                                                rw
Field              Bits     Type Description
MASK_ID15_8        7:0      rw   Mask Identifier
Data Sheet                                      60                     Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_MASK_ID0_CTRL
Mask Identifier 0 Control                      (0EH)              Reset Value:0000H
      7             6           5          4            3 2     1            0
                                             MASK_ID7_0
                                                 rw
Field              Bits      Type Description
MASK_ID7_0         7:0       rw   Mask Identifier
SWK_DLC_CTRL
Data Length Code Control                       (0FH)              Reset Value:0000H
      7             6           5          4            3 2     1            0
                       Reserved                             DLC
                          rw                                 rw
Field              Bits      Type Description
Reserved           7:4       rw   Reserved
DLC                3:0       rw   Data Length Code
                                  0000B, 0 Data Bytes
                                  0001B, 1 Data Bytes
                                  0010B, 2 Data Bytes
                                  0011B, 3 Data Bytes
                                  0100B, 4 Data Bytes
                                  0101B, 5 Data Bytes
                                  0110B, 6 Data Bytes
                                  0111B, 7 Data Bytes
                                  1000B, 8 Data Bytes
                                  1001B, 8 Data Bytes
                                  1010B, 8 Data Bytes
                                  1011B, 8 Data Bytes
                                  1100B, 8 Data Bytes
                                  1101B, 8 Data Bytes
                                  1110B, 8 Data Bytes
                                  1111B, 8 Data Bytes
Data Sheet                                       61             Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_DATA7_CTRL
Data 7 Control                               (10H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA7
                                               rw
Field              Bits     Type Description
DATA7              7:0      rw   Data Byte 7
SWK_DATA6_CTRL
Data 6 Control                               (11H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA6
                                               rw
Field              Bits     Type Description
DATA6              7:0      rw   Data Byte 6
SWK_DATA5_CTRL
Data 5 Control                               (12H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA5
                                               rw
Field              Bits     Type Description
DATA5              7:0      rw   Data Byte 5
SWK_DATA4_CTRL
Data 4 Control                               (13H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA4
                                               rw
Field              Bits     Type Description
DATA4              7:0      rw   Data Byte 4
Data Sheet                                     62      Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_DATA3_CTRL
Data 3 Control                               (14H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA3
                                               rw
Field              Bits     Type Description
DATA3              7:0      rw   Data Byte 3
SWK_DATA2_CTRL
Data 2 Control                               (15H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA2
                                               rw
Field              Bits     Type Description
DATA2              7:0      rw   Data Byte 2
SWK_DATA1_CTRL
Data 1 Control                               (16H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA1
                                               rw
Field              Bits     Type Description
DATA1              7:0      rw   Data Byte 1
SWK_DATA0_CTRL
Data 0 Control                               (17H)       Reset Value:0000H
      7             6          5         4         3 2 1            0
                                             DATA0
                                               rw
Field              Bits     Type Description
DATA0              7:0      rw   Data Byte 0
Data Sheet                                     63      Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
8.7.3       Status Register
TRANS_STAT
Transceiver Status                              (18H)                              Reset Value:0000H
      7            6            5           4           3            2           1            0
     POR                          Reserved                       TXD_TO         TSD       Reserved
     w1c                             w1c                           w1c          w1c          w1c
Field            Bits       Type   Description
POR              7          w1c    Power On Reset
                                   0B , No POR occurred
                                   1B , POR occurred
Reserved         6:3        w1c    Reserved
TXD_TO           2          w1c    TxD Timeout
                                   0B , No TxD timeout detected
                                   1B , TxD timeout detected
TSD              1          w1c    CAN Thermal Shut Down
                                   0B , No Thermal Shut Down detected
                                   1B , Thermal Shut Down detected
Reserved         0          w1c    Reserved
TRANS_UV_STAT
Transceiver Undervoltage Status                 (19H)                              Reset Value:0000H
      7            6            5           4           3            2           1            0
  VBAT_UV      Reserved     VCC_LTUV    VCC_STUV          Reserved           VIO_LTUV     VIO_STUV
     w1c          w1c         w1c          w1c               w1c                w1c          w1c
Field            Bits       Type   Description
VBAT_UV          7          w1c    Battery Undervoltage detected
                                   0B , No battery undervoltage detected
                                   1B , Battery undervoltage detected
Reserved         6          w1c    Reserved
VCC_LTUV         5          w1c    VCC long-term undervoltage detection
                                   0B , No VCC long-term undervoltage detected
                                   1B , VCC long-term undervoltage detected
VCC_STUV         4          w1c    VCC short-term undervoltage detection
                                   0B , No VCC short-term undervoltage detected
                                   1B , VCC short-term undervoltage detected
Reserved         3:2        w1c    Reserved
Data Sheet                                        64                             Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
Field            Bits        Type   Description
VIO_LTUV         1           w1c    VIO long-term undervoltage detection
                                    0B , No VIO long-term undervoltage detected
                                    1B , VIO long-term undervoltage detected
VIO_STUV         0           w1c    VIO short-term undervoltage detection
                                    0B , No VIO short-term undervoltage detected
                                    1B , VIO short-term undervoltage detected
ERR_STAT
Error Status                                      (1AH)                             Reset Value:0000H
      7            6             5           4            3            2          1            0
                                   Reserved                                    COM_ERR     CMD_ERR
                                     w1c                                         w1c          w1c
Field            Bits        Type   Description
Reserved         7:2         w1c    Reserved
COM_ERR          1           w1c    SPI failure detected (Chapter 8.4)
                                    0B , No SPI failure detected
                                    1B , SPI failure detected
CMD_ERR          0           w1c    Invalid SPI Command (Chapter 8.5)
                                    0B , No invalid SPI command received
                                    1B , Invalid SPI command received
WAKE_STAT
Wake Status                                       (1BH)                             Reset Value:0000H
      7            6             5           4            3            2          1            0
                      Reserved                         LWU_DIR       LWU         WUP          WUF
                         w1c                              r           w1c        w1c          w1c
Field            Bits        Type   Description
Reserved         7:4         w1c    Reserved
LWU_DIR          3           r      Local Wake-Up Direction
                                    0B , Local Wake-Up has been performed by the falling edge
                                    1B , Local Wake-Up has been performed by the rising edge
LWU              2           w1c    Local Wake-Up
                                    0B , No Local Wake-Up performed
                                    1B , Local Wake-Up performed
WUP              1           w1c    Wake-Up Pattern
                                    0B , No Wake-Up Pattern detected
                                    1B , Wake-Up Pattern detected
Data Sheet                                          65                            Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
Field            Bits       Type Description
WUF              0          w1c  Wake-Up Frame
                                 0B , No Wake-Up Frame detected
                                 1B , Wake-Up Frame detected
Data Sheet                                   66                 Rev. 1.03 2018-10-25


TLE9255W
Serial Peripheral Interface
SWK_STAT
Selective Wake Status                          (1CH)                                 Reset Value:0002H
      7            6            5         4             3             2            1             0
               Reserved                 SysErr        SYNC         CANTO         CANSIL     SWK_ACTIVE
                  w1c                      r            r            w1c           r             r
Field            Bits       Type  Description
Reserved         7:5        w1c   Reserved
SysErr           4          r     System Error
                                  0B , No System Error detected
                                  1B , System Error detected
SYNC             3          r     Synchronisation of the Selective Wake Unit
                                  0B , SWK Unit is not synchronous to the CAN bit stream
                                  1B , SWK Unit is synchronous to the CAN bit stream
CANTO            2          w1c   CAN Timeout
                                  0B , Transceiver has not entered the Selective Sleep Sub-Mode
                                  1B , Transceiver has entered the Selective Sleep Sub-Mode at least
                                       once in Sleep Mode
CANSIL           1          r     CAN Silence
                                  0B , Transceiver is not in the Selective Sleep Mode
                                  1B , Transceiver is in the Selective Sleep Mode (No CAN bus
                                       communication)
SWK_ACTIVE       0          r     Selective Wake
                                  0B , Transceiver is not in the Selective Wake Mode
                                  1B , Transceiver is in the Selective Wake Mode
SWK_ECNT_STAT
Error Counter Status                           (1DH)                                 Reset Value:0000H
      7            6            5         4             3             2            1             0
         Reserved                                            ECNT
             r                                                 r
Field            Bits       Type  Description
Reserved         7:6        r     Reserved
ECNT             5:0        r     Error Counter Value
Data Sheet                                       67                                 Rev. 1.03 2018-10-25


TLE9255W
General Product Characteristics
9             General Product Characteristics
9.1           Absolute Maximum Ratings
Table 5       Absolute Maximum Ratings1)
All voltages with respect to ground, positive current flowing into pin
 (unless otherwise specified)
Parameter                       Symbol                  Values          Unit Note or           Number
                                              Min.      Typ.    Max.         Test Condition
Voltages
Battery supply voltage           VBAT         -0.3      –       40      V    –                 P_9.1.1
Transmitter supply voltage       VCC          -0.3      –       6.0     V    –                 P_9.1.2
Digital voltage reference        VIO          -0.3      –       6.0     V    –                 P_9.1.3
CANH DC voltage versus GND       VCANH        -40       –       40      V    –                 P_9.1.4
CANL DC voltage versus GND       VCANL        -40       –       40      V    –                 P_9.1.5
Differential voltage between     VCAN_DIFF    -40       –       40      V    –                 P_9.1.6
CANH and CANL
Voltage at pin WAKE              VWAKE        -27       –       40      V    –                 P_9.1.7
Voltage at pin INH               VINH         -0.3      –       VBAT +0 V    –                 P_9.1.8
                                                                .3
Voltage at pin digital input     VMax_In      -0.3      –       VIO +   V    –                 P_9.1.9
pins: CSN, SCLK, MOSI, TxD                                      0.3
Voltage at pin digital output    VMax_Out     -0.3      –       VIO +   V    –                 P_9.1.10
pins: MISO, RxD                                                 0.3
Currents
Maximum output current on        IINH_Max     -1.0      –       –       mA   –                 P_9.1.11
INH
Maximum output current on IOut_Max            -20       –       20      mA   –                 P_9.1.12
digital output pins: MISO, RxD
Temperatures
Junction Temperature             Tj           -40       –       150     °C   –                 P_9.1.13
Storage Temperature              Tstg         -55       –       150     °C   –                 P_9.1.14
Data Sheet                                             68                             Rev. 1.03 2018-10-25


TLE9255W
General Product Characteristics
Table 5      Absolute Maximum Ratings1) (cont’d)
All voltages with respect to ground, positive current flowing into pin
(unless otherwise specified)
Parameter                         Symbol                Values           Unit    Note or            Number
                                                 Min.   Typ.     Max.            Test Condition
ESD Resistivity
ESD immunity at CANH, CANL, VESD_HBM_CAN -10            –        10      kV      HBM2)              P_9.1.15
WAKE and VBAT versus to GND
ESD immunity at all other pins VESD_HBM          -4     –        4       kV      HBM2)              P_9.1.16
ESD immunity at corner pins       VESD_CDM_CP    -750   –        750     V       CDM3)              P_9.1.17
ESD immunity at any pin           VESD_CDM_OP -500      –        500     V       CDM3)              P_9.1.18
1) Not subject to production test, specified by design.
2) ESD susceptibility, Human Body Model “HBM” according to ANSI/ESDA/JEDEC JS001 (1.5k Ω, 100 pF.)
3) ESD susceptibility, Charged Device Model “CDM” according to EIA/JESD22-C101 or ESDA STM 5.3.1.
Notes
1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute
    maximum rating conditions for extended periods may affect device reliability.
2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the
    data sheet. Fault conditions are considered as “outside” normal operating range. Protection functions are
    not designed for continuous repetitive operation.
Data Sheet                                              69                                 Rev. 1.03 2018-10-25


TLE9255W
General Product Characteristics
9.2          Functional Range
Table 6      Functional range
Parameter                      Symbol                   Values                Unit    Note or               Numbe
                                         Min.         Typ.       Max.                 Test Condition        r
Supply Voltages
Transceiver battery supply VBAT          5.5          –          40           V       –                     P_9.2.1
voltage
Transmitter supply voltage VCC           4.75         –          5.25         V       –                     P_9.2.2
Digital voltage reference      VIO       3.0          –          5.5          V       –                     P_9.2.3
Thermal Parameters
Junction Temperature           Tj        -40          –          150          °C      –                     P_9.2.4
Note: Within the functional or operating range, the IC operates as described in the circuit description. The
        electrical characteristics are specified within the conditions given in the Electrical Characteristics table.
Data Sheet                                                70                                    Rev. 1.03 2018-10-25


TLE9255W
General Product Characteristics
9.3          Thermal Resistance
Note: This thermal data was generated in accordance with JEDEC JESD51 standards. For more information
        please visit www.jedec.org.
Table 7      Thermal resistance1)
Parameter                        Symbol                  Values            Unit     Note or                  Numbe
                                                Min.    Typ.      Max.              Test Condition           r
Thermal Resistance
                                                                                    2)
Junction to ambient              RthJA_DSO14    –       130       –        K/W                               P_9.3.1
Thermal Shutdown Junction Temperature
Thermal shut-down                TJSD           170     180       190      °C       –                        P_9.3.3
temperature
Thermal shutdown                 ∆T             5       10        20       K        –                        P_9.3.4
hysteresis
1) Not subject to production test, specified by design
2) Specified RthJA value is according to Jedec JESD51-2,-7 at natural convection on FR4 2s2p board; The Product
   (Chip + Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70 mm Cu, 2 × 35 mm
   Cu).
Data Sheet                                                71                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10            Electrical Characteristics
10.1          General Timing Parameter
Table 8       General Timing Parameter
Parameter                         Symbol                   Values              Unit   Note or               Number
                                                 Min.      Typ.      Max.             Test Condition
Power up delay time               tPON           –         –         1         ms     –                     P_10.1.1
Delay time for mode change tMode_Change          –         –         20        µs     –                     P_10.1.2
CAN Bus Silence timeout           tSilence       0.6       –         1.2       s      –                     P_10.1.3
10.2          Power Supply Interface
10.2.1        Current Consumption
Table 9       Current Consumption
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or             Number
                                                 Min.      Typ.      Max.             Test Condition
Normal-operating Mode
VBAT supply current               IBAT_NM        –         0.8       1.3       mA     INH = not           P_10.2.1
                                                                                      connected;
VCC supply current                ICC_NM_D       –         35        45        mA     –                   P_10.2.2
dominant bus signal
VCC supply current                ICC_NM_R       –         0.9       4.0       mA     –                   P_10.2.3
recessive bus signal
VIO supply current                IIO_NM         –         0.2       0.5       mA     –                   P_10.2.4
Receive-only Mode
VBAT and VCC supply current       IBAT_CC_ROM    –         0.9       1.3       mA     INH = not           P_10.2.5
IBAT_CC_ROM = IBAT + ICC                                                              connected;
VCC supply current                ICC_ROM        –         0.8       1.3       mA     VBAT = not          P_10.2.6
                                                                                      connected;
VIO supply current                IIO_ROM        –         2         20        µA     –                   P_10.2.7
Data Sheet                                                   72                                  Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 9        Current Consumption (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or                Number
                                                 Min.      Typ.      Max.             Test Condition
Stand-by Mode
VBAT and VCC supply current       IBAT_CC_STB    –         260       320       µA     TJ = 85°,              P_10.2.8
IBAT_CC_STB = IBAT + ICC                                                              INH = not
                                                                                      connected,
                                                                                      WAKE pin = GND,
                                                                                      SPI Bit SWK_EN =
                                                                                      “0”,
                                                                                      No CAN Bus
                                                                                      communication;
VBAT and VCC supply current       IBAT_CC_STB    –         300       365       µA     INH = not              P_10.2.21
IBAT_CC_STB = IBAT + ICC                                                              connected,
                                                                                      WAKE pin = GND,
                                                                                      SPI Bit SWK_EN =
                                                                                      “0”,
                                                                                      No CAN Bus
                                                                                      communication;
VCC supply current                ICC_STB        –         260       320       µA     TJ = 85°,              P_10.2.9
                                                                                      VBAT = not
                                                                                      connected,
                                                                                      WAKE pin = GND,
                                                                                      SPI Bit SWK_EN =
                                                                                      “0”,
                                                                                      No CAN Bus
                                                                                      communication;
VCC supply current                ICC_STB        –         300       365       µA     VBAT = not             P_10.2.38
                                                                                      connected,
                                                                                      WAKE pin = GND,
                                                                                      SPI Bit SWK_EN =
                                                                                      “0”,
                                                                                      No CAN Bus
                                                                                      communication;
VIO supply current                IIO_STB        –         2.0       5.0       µA     –                      P_10.2.10
Sleep WUP Sub-Mode
Selective-sleep Sub-Mode
VBAT supply current               IBAT_SLP       –         18.0      30.0      µA     VCC = VIO = 0 V,       P_10.2.11
                                                                                      bus biasing = GND,
                                                                                      INH = not
                                                                                      connected,
                                                                                      5.5 V < VBAT < 18 V,
                                                                                      -40°C < TJ < 150°C;
Data Sheet                                                   73                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 9       Current Consumption (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or                Number
                                                 Min.      Typ.      Max.             Test Condition
VBAT supply current               IBAT_SLP       –         12.0      20.0      µA     VCC = VIO = 0 V,       P_10.2.35
                                                                                      bus biasing = GND,
                                                                                      INH = not
                                                                                      connected,
                                                                                      5.5 V < VBAT < 18 V,
                                                                                      -40°C < TJ < 125°C;
VCC supply current                ICC_SLP        –         0.3       5.0       µA     CSN, TxD= VIO,         P_10.2.12
                                                                                      MOSI, SCLK = GND,
                                                                                      VBAT = 12 V;
VIO supply current                IIO_SLP        –         2.0       5.0       µA     CSN, TxD= VIO,         P_10.2.13
                                                                                      MOSI, SCLK = GND;
Data Sheet                                                   74                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 9       Current Consumption (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or                Number
                                                 Min.      Typ.      Max.             Test Condition
Selective-wake mode
VBAT supply current               IBAT_SEL_WK    –         590       705       µA     VCC = VIO = 0 V,       P_10.2.14
                                                                                      INH = not
                                                                                      connected,
                                                                                      500 kbit/s with
                                                                                      100% bus load,
                                                                                      Classical CAN
                                                                                      Frame:
                                                                                      Id = 0x4C7
                                                                                      DLC = 3
                                                                                      Data = 0xC7, 0x8E,
                                                                                      0x68;
VBAT supply current               IBAT_SEL_WK    –         550       650       µA     VCC = VIO = 0 V,       P_10.2.39
                                                                                      TJ = 85°C,
                                                                                      INH = not
                                                                                      connected,
                                                                                      500 kbit/s with
                                                                                      100% bus load,
                                                                                      Classical CAN
                                                                                      Frame:
                                                                                      Id = 0x4C7
                                                                                      DLC = 3
                                                                                      Data = 0xC7, 0x8E,
                                                                                      0x68;
VCC supply current                ICC_SEL_WK     –         0.4       5.0       µA     CSN, TxD= VIO,         P_10.2.16
                                                                                      MOSI, SCLK = GND,
                                                                                      VBAT = 12 V;
VIO supply current                IIO_SEL_WK     –         2.0       5.0       µA     CSN, TxD= VIO,         P_10.2.17
                                                                                      MOSI, SCLK = GND;
Data Sheet                                                   75                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.2.2        Undervoltage Detection
Table 10      Undervoltage Detection
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or            Number
                                                 Min.      Typ.      Max.             Test Condition
Undervoltage Detection VBAT
                                                                                      1)
Undervoltage detection            VBAT_UV        4.2       5.0       5.5       V                         P_10.2.18
threshold
                                                                                      1)
Power down threshold              VBAT_POD       3         4.0       4.4       V         ,               P_10.2.20
                                                                                      falling edge,
                                                                                      VCC = 0 V;
Undervoltage glitch filter        tVBAT_filter   1         –         400       µs     (see Figure 24)    P_10.2.22
Undervoltage Detection VCC
Undervoltage detection            VCC_UV         4.5       4.65      4.75      V      –                  P_10.2.23
threshold
Power down threshold              VCC_POD        2.5       3         4.0       V      falling edge,      P_10.2.25
                                                                                      VBAT = 0 V;
Undervoltage glitch filter        tVCC_filter    1         –         10        µs     (see Figure 26)    P_10.2.27
Transmitter recovery time         tVCC_recovery                      20        µs     (see Figure 26)    P_10.2.36
Response time VCC for             tVCC_UV_T      0.6 x     –         1.4 x            Adjustable by SPI P_10.2.28
long-term undervoltage                           VCC_UV_T            VCC_UV_          bit VCC_UV_T
detection                                                            T                (see Figure 28
                                                                                      and Figure 29)
Undervoltage Detection VIO
Undervoltage detection            VIO_UV         2.4       2.6       3.0       V      –                  P_10.2.29
threshold
Undervoltage glitch filter        tVIO_filter    1         –         10        µs     (see Figure 30)    P_10.2.31
Transmitter recovery time         tVIO_recovery                      20        µs     (see Figure 30)    P_10.2.37
Response time VIO for             tVIO_UV_T      0.6 x     –         1.4 x            Adjustable by SPI P_10.2.32
long-term undervoltage                           VIO_UV_T            VIO_UV_T         field VIO_UV_T
detection                                                                             (see Figure 32
                                                                                      and Figure 33)
1) The design of the TLE9255W guarantees that the VBat powerdown threshold is below the VBat undervoltage threshold
Data Sheet                                                   76                                   Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.2.3        INH Output
Table 11      INH Output
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values               Unit     Note or                  Number
                                                 Min.      Typ.      Max.                Test Condition
Analog Output INH
Output voltage INH enabled VINH                  VBAT -    –         –          V        IINH = -0.2 mA,          P_10.2.33
                                                 0.8                                     Normal-operating
                                                                                         Mode
                                                                                         Receive-only Mode
                                                                                         Stand-by Mode;
Absolute leakage current          IINH_Leak      –5.0      –         –          µA       VINH = 0 V,              P_10.2.34
                                                                                         Sleep Mode;
10.3          CAN Controller Interface
Table 12      CAN Controller Interface
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; tBit(min) = 500 ns; tBit(Flash) = 200 ns;
-40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values               Unit     Note or                  Number
                                                 Min.      Typ.      Max.                Test Condition
Receiver Output RxD
“high” level output current       IRxD_H         –         -1.8      -1.0       mA       VRxD = VIO -0.4 V,       P_10.3.1
                                                                                         VDiff < 0.5V;
“low” level output current        IRxD_L         1.0       1.8       –          mA       VRxD = 0.4 V,            P_10.3.2
                                                                                         VDiff > 0.9V;
RxD toggling time after           tToggle        6         -         14         ms       see Chapter 5.8.2 P_10.3.6
wake-up event
Transmitter Input TxD
“high” level input voltage        VTxD_H         –         0.5 x     0.7 x      V        recessive state;         P_10.3.7
threshold                                                  VIO       VIO
“low” level input voltage         VTxD_L         0.3 x     0.4 x     -          V        dominant state;          P_10.3.8
threshold                                        VIO       VIO
“high” level input current        ITxD_H         -2.0      –         2.0        µA       VTxD = VIO;              P_10.3.10
“low” level input current         ITxD_L         -220      –         -20.0      µA       VTxD = 0 V;              P_10.3.11
Data Sheet                                                   77                                          Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 12      CAN Controller Interface (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; tBit(min) = 500 ns; tBit(Flash) = 200 ns;
-40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values               Unit     Note or                  Number
                                                 Min.      Typ.      Max.                Test Condition
TxD permanent dominant            tTxD_TO        1         –         4          ms       Default value is         P_10.3.12
timeout                                                                                  001B in
                                                                                         TXD_TO_CTRL
                                                                                         Adjustable by SPI
                                                                                         register
                                                                                         TXD_TO_CTRL
                                                                                         1)
Input capacitance                 CTxD           –         –         10         pF                                P_10.3.13
1) Not subject to production test, specified by design.
Data Sheet                                                   78                                          Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.4            Transmitter and Receiver
10.4.1          Transmitter
Table 13        Transmitter
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                    Values            Unit Note or                   Number
                                                  Min.      Typ.     Max.           Test Condition
Bus Transmitter
CANH, CANL recessive              VCANL/H         2.0       2.5      3.0      V     Normal-operating         P_10.4.1
output voltage                                                                      Mode,
                                                                                    Receive-only Mode,
                                                                                    Selective Wake Sub-
                                                                                    Mode;
CANH, CANL recessive              VDiff_R_NM =    -500      -        50       mV     VTxD = VIO,             P_10.4.2
output voltage difference         VCANH - VCANL                                      no load;
CANH dominant output              VCANH           2.75      –        4.5      V     VTxD = 0 V,              P_10.4.3
voltage                                                                             50 Ω < RL < 65 Ω;
Normal-operating Mode
CANL dominant output              VCANL           0.5       –        2.25     V     VTxD = 0 V,              P_10.4.4
voltage                                                                             50 Ω < RL < 65 Ω;
Normal-operating Mode
CANH dominant output              VDiff_D         1.5       2.0      3.0      V     VTxD = 0 V,              P_10.4.5
voltage difference:                                                                 50 Ω < RL < 65 Ω;
VDiff_D = VCANH - VCANL
Normal-operating Mode
CANH dominant output              VDiff_D_EXT_BL  1.4       –        3.3      V     VTxD = 0 V,              P_10.4.6
voltage difference                                                                  RL = 45 Ω < RL < 70 Ω
extended bus load
VDiff_D = VCANH - VCANL
Normal-operating Mode
CANH, CANL dominant               VDiff_D_HEXT_BL 1.5       –        5.0      V     VTxD = 0 V,              P_10.4.7
output voltage difference                                                           RL = 2240 Ω1);
high extended bus load
Normal-operating mode
VDiff = VCANH - VCANL
Data Sheet                                                   79                                    Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 13       Transmitter (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                           Symbol                   Values             Unit Note or                    Number
                                                   Min.      Typ.     Max.            Test Condition
CANH, CANL recessive                VCANL_H        -0.1      –        0.1       V     no load;                  P_10.4.10
output voltage
Sleep WUP Sub-Mode,
Selective sleep Sub-Mode
CANH, CANL recessive                VDiff_SLP      -0.2      –        0.2       V     no load;                  P_10.4.11
output voltage difference
Sleep WUP Sub-Mode,
Selective sleep Sub-Mode
Driver symmetry                     VSYM           0.9 x     1.0 x    1.1 x     V     Split termination,        P_10.4.12
VSYM = VCANH + VCANL                               VCC       VCC      VCC             RL = 60 Ohm,
                                                                                      C = 4.7 nF,
                                                                                      1)2)
CANH short circuit current          ICANHSC        115       -        -115      mA    -3 =< VCAN =< 18 V,       P_10.4.13
                                                                                      t < TXD_TO,
                                                                                      VTxD = 0 V;
CANL short circuit current          ICANLSC        -115      -        115       mA    -3 =< VCAN =< 18 V,       P_10.4.14
                                                                                      t < TXD_TO,
                                                                                      VTxD = 0 V;
Leakage current CANH                ICANH_Ik       -5        –        5         µA    VCC= VIO= VBAT= 0 V3),    P_10.4.16
                                                                                      0 V < VCANH <5 V;
                                                                                      VCANH = VCANL;
Leakage current CANL                ICANL_Ik       -5        –        5         µA    VCC= VIO= VBAT= 0 V3),    P_10.4.17
                                                                                      0 V < VCANL <5 V;
                                                                                      VCANH = VCANL;
1) Not subject to production test, specified by design
2) VSYM shall be observed during dominant and recessive state and also during the transition from dominant to recessive
    and vice versa, while TxD is stimulated by a square wave signal with a frequency of 62,5 kHz (125 kbit/s), 125 kHz (250
    kbit/s), 250 kHz (500 kbit/s), 500 kHz (1 Mbit/s), 1 MHz (2 Mbit/s), 2,5 MHz (5 Mbit/s)
3) Additional requirement VIO = VCC connected via 47 kΩ to GND
Data Sheet                                                    80                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.4.2        Receiver
Table 14      Receiver
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit Note or                   Number
                                                 Min.      Typ.      Max.           Test Condition
Bus Receiver
Common Mode Range                 VCMR           -12       –         12        V    –                         P_10.4.18
Differential range dominant VDiff_D_Range        0.9       –         8.0       V    VCMR                      P_10.4.21
Normal-operating Mode                                                               Bus Biasing on,
                                                                                    1)
Receive-only Mode                                                                      ;
Selective Wake SUB-Mode
Differential range recessive      VDiff_R_Range  -3.0      –         0.5       V    VCMR                      P_10.4.23
Normal-operating Mode,                                                              Bus Biasing on,
                                                                                    1)
Receive-only Mode                                                                      ;
Selective Wake SUB-Mode
Single ended internal             RCAN_H,        6         37        50        kΩ   -2V ≤ VCAN_H ≤ 7 V,       P_10.4.25
resistance                        RCAN_L                                            -2V ≤ VCAN_L ≤ 7 V,
                                                                                    recessive state;
Input resistance deviation        ∆Ri            -3.0      –         3.0       %    VCAN_L = VCAN_H = 5 V,    P_10.4.26
between CANH and CANL                                                               VCC = 5 V,
                                                                                    recessive state;
Differential internal             RDiff          12        75        100       kΩ   -2V ≤ VCAN_H ≤ 7 V,       P_10.4.27
resistance                                                                          -2V ≤ VCAN_L ≤ 7 V,
                                                                                    recessive state;
                                                                                    1)
Input capacitance CANH,           CIn            –         -         40        pF                             P_10.4.28
CANL versus GND
                                                                                    1)
Differential input                CInDiff        –         -         20        pF                             P_10.4.29
capacitance
1) Not subject to production test, specified by design.
Data Sheet                                                   81                                    Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.4.3        Dynamic Transceiver Parameter
Table 15      Propagation Delay
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit Note or                  Number
                                                 Min.      Typ.      Max.           Test Condition
Propagation Delay Characteristic
Propagation delay,                tLoop          80        160       255       ns   CL = 100 pF,             P_10.4.30
TxD to RxD                                                                          CRxD = 15 pF; (see
                                                                                    Figure 48)
Propagation delay,                tLoop_150      80        –         330       ns   CL = 100 pF,             P_10.4.31
increased load,                                                                     CRxD = 15 pF,
TxD to RxD                                                                          RL = 150 Ω; (see
                                                                                    Figure 48)
Propagation delay,                td(L),T        30        85        140       ns   CL = 100 pF,             P_10.4.32
TxD to bus                                                                          CRxD = 15 pF; (see
(“low” to dominant)                                                                 Figure 48)
Propagation delay,                td(H),T        30        90        140       ns   CL = 100 pF,             P_10.4.33
TxD to bus                                                                          CRxD = 15 pF; (see
(“high” to recessive)                                                               Figure 48)
Propagation delay,                td(L),R        30        75        140       ns   CRxD = 15 pF;            P_10.4.34
bus to RxD                                                                          (see Figure 48)
(dominant to “low”)
Propagation delay,                td(H),R        30        105       140       ns   CRxD = 15 pF;            P_10.4.35
bus to RxD                                                                          (see Figure 48)
(recessive to “high”)
Data Sheet                                                   82                                    Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 16       CAN FD
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values             Unit Note or                     Number
                                                 Min.      Typ.     Max.            Test Condition
CAN FD Characteristics
Received recessive bit width tBit(RxD)_2M        400       500      550       ns    CL = 100 pF,               P_10.4.36
at 2 MBit/s                                                                         CRxD = 15 pF,
                                                                                    tBit = 500 ns,;
                                                                                    (see Figure 49);
Received recessive bit width tBit(RxD)_5M        120       200      220       ns    CL = 100 pF,               P_10.4.37
at 5 MBit/s                                                                         CRxD = 15 pF,
                                                                                    tBit = 200 ns;
                                                                                    (see Figure 49);
Transmitted recessive bit         tBit(Bus)_2M   435       500      530       ns    CL = 100 pF,               P_10.4.38
width at 2 MBit/s                                                                   CRxD = 15 pF,
                                                                                    tBit = 500 ns;
                                                                                    (see Figure 49);
Transmitted recessive bit         tBit(Bus)_5M   155       200      210       ns    CL = 100 pF,               P_10.4.39
width at 5 MBit/s                                                                   CRxD = 15 pF,
                                                                                    tBit = 200 ns;
                                                                                    (see Figure 49);
Receiver timing symmetry at ∆tRec_2M             -65       –        40        ns    CL = 100 pF,               P_10.4.40
2 MBit/s                                                                            CRxD = 15 pF,
∆tRec_2M = tBit(RxD)_2M -                                                           tBit = 500 ns,
tBit(Bus)_2M                                                                        (see Figure 49);
Receiver timing symmetry at ∆tRec_5M             -45       –        15        ns    CL = 100 pF,               P_10.4.41
5 MBit/s                                                                            CRxD = 15 pF,
∆tRec_5M = tBit(RxD)_5M -                                                           tBit = 200 ns,
tBit(Bus)_5M                                                                        (see Figure 49);
Data Sheet                                                   83                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
                                                           VCC            VIO
                                                  100 nF                           100 nF
                                                                TLE9255W
                                                           INH           TxD
                                                   RINH
                                                                         RxD
                                                           VBAT               CRxD
                                                  100 nF                SCN
                                                                       MOSI
                                                           CANH                     SPI Control
                                CL            RL                       MISO
                                                           CANL        SCLK
                                                                       WAKE
                                                                  GND
Figure 47   Test Circuit for dynamic characteristics
   TxD
                                                                                    0.7 x VIO
                    0.3 x VIO
                                                                                                                               t
                     td(L),T
                                                                                    td(H),T
    VDiff
                                        0.9 V
                                                                                                       0.5 V
                                                                                                                               t
                                        td(L),R                                                        td(H),R
                             tLoop(H,L)                                                     tLoop(L,H)
   RxD
                                                                                                                     0.7 x VIO
                                                 0.3 x VIO
                                                                                                                               t
Figure 48   Timing diagrams for dynamic characteristics
Data Sheet                                                        84                                           Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
   TxD
                                                    0.7 x VIO
          0.3 x VIO                                                          0.3 x VIO
                                                                                                                                  t
                                  5 x tBit               tBit                          tLoop(H,L)
          VDiff = VCANH - VCANL                                        tBit(Bus)
    VDiff
                                                                                         0.9 V
                                                     0.5 V
                                                                                                                                  t
                                                              tLoop(L,H)                          tBit(RxD)
   RxD
                                                                                            0.7 x VIO
                                                                                                            0.3 x VIO
                                                                                                                                  t
Figure 49        Recessive bit time for five dominant bits followed by one recessive bit
Data Sheet                                                85                                                        Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.5          Selective Wake Parameter
10.5.1        General Timings
Table 17      Electrical Characteristics: CAN FD
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values             Unit Note or                   Number
                                                 Min.      Typ.      Max.           Test Condition
Network propagation delay tNet_Prop_125          -400      –         5450     ns    Baudrate =               P_10.5.1
                                                                                    125 kBit/sec;
Network propagation delay tNet_Prop_250          -200      –         2675     ns    Baudrate =               P_10.5.2
                                                                                    250 kBit/sec;
Network propagation delay tNet_Prop_500          -100      –         1350     ns    Baudrate =               P_10.5.3
                                                                                    500 kBit/sec;
Network propagation delay tNet_Prop_1000 -50               –         550      ns    Baudrate = 1 MBit/sec; P_10.5.4
Data Sheet                                                   86                                   Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.5.2       CAN FD Tolerance
Table 18     Electrical Characteristics: CAN FD
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                     Values             Unit Note or                 Number
                                                 Min.        Typ.   Max.             Test Condition
dominant signal which must tFD_Glitch_4          0           –      0.05 x           Ratio ≤ 4,              P_10.5.5
be ignored and interpreted                                          tarbitratio      up to 2MBit/s;
as a glitch                                                         n
dominant signal which must tFD_DOM_4             tarbitratio –      –                Ratio ≤ 4,              P_10.5.7
be detected as a data bit                        n                                   up to 2MBit/s;
after the FDF bit and before                     x 0.175
EOF bit
Data Sheet                                                     87                                 Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.6          Wake-Up
10.6.1        General Timings
Table 19      General Timings
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit Note or                  Number
                                                 Min.      Typ.      Max.            Test Condition
INH wake-up delay time            tWU_INH        –         –         30.0      µs    VBAT = 14.0V,           P_10.6.1
                                                                                     RINH = 100kΩ;
                                                                                     see Figure 50
Bias reaction time                tRW_Bias       –         –         100       µs    VCANL/H = 0.5 V;        P_10.6.2
                                                                                     see Figure 51
                                    Wake-up detected caused
                                       by WUP, LWU or WUF
                   VBAT
   INH pin
                                                                             70% of VBAT
                                                                                                                    t
                                                            tWU_INH
Figure 50     INH wake-up delay time
                                            Wake-up detected caused
                                                        by WUP
                                                                        tRW_Bias
        Bus Biasing                                    Bias off                                 Bias on
Figure 51     Bias reaction time
Data Sheet                                                   88                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.6.2        WUP detection Characteristics
Table 20      WUP detection
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values             Unit Note or                 Number
                                                 Min.      Typ.      Max.            Test Condition
Differential range dominant VDiff_D_SLP_Ra 1.05            –         8.0      V      VCMR,                 P_10.6.3
low power modes                   nge                                                Bus Biasing off
                                                                                     1)
                                                                                        ;
Differential range recessive      VDiff_R_SLP_Ra -3.0      –         0.45     V      VCMR,                 P_10.6.5
low power modes                   nge                                                Bus Biasing off
                                                                                     1)
                                                                                        ;
CAN activity filter time          tFilter        0.5       –         1.8      µs     –                     P_10.6.8
Bus wake-up timeout               tWAKE          0.8       –         10.0     ms     –                     P_10.6.9
1) Not subject to production test, specified by design.
Data Sheet                                                   89                                   Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
10.6.3        Local Wake-Up
Table 21      Local Wake-Up
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or               Number
                                                 Min.      Typ.      Max.             Test Condition
Local wake-up detection           VWAKE_TH       0.35 x    0.5 x     0.65 x    V      5.5 < VBAT < 32V      P_10.6.10
threshold                                        VBAT      VBAT      VBAT
Local wake-up detection           VWAKE_TH       0.25 x    0.5 x     0.75 x    V      32 < VBAT < 40V       P_10.6.15
threshold                                        VBAT      VBAT      VBAT
“high” level input current        IWAKE_H        -20       -         -         µA                           P_10.6.12
“low” level input current         IWAKE_L        -         -         20        µA                           P_10.6.13
Wake pulse filter time            tWAKE_Filter   10        -         50        µs     Figure 18 and         P_10.6.14
                                                                                      Figure 19
10.7          SPI
Table 22      SPI
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or               Number
                                                 Min.      Typ.      Max.             Test Condition
SPI Clock Frequency
SPI clock frequency               fSPI           0.01      –         4.0       MHz    –                     P_10.7.1
Logic Input MOSI, SCLK
“high” level input voltage        VH             -         0.5 x     0.7 x     V      –                     P_10.7.2
threshold                                                  VIO       VIO
“low” level input voltage         VL             0.3 x     0.4 x     -         V      –                     P_10.7.3
threshold                                        VIO       VIO
“high” level input current        IH             20        –         220       µA     VMOSI = VIO,          P_10.7.5
                                                                                      VSCLK = VIO,
                                                                                      pull-down;
“low” level input current         IL             -2.0      –         2.0       µA     VMOSI = 0 V,          P_10.7.6
                                                                                      VSCLK = 0V;
                                                                                      1)
Input capacitance                 CIN            –         –         10        pF                           P_10.7.7
Data Sheet                                                   90                                    Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 22      SPI (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                         Symbol                   Values              Unit   Note or                Number
                                                 Min.      Typ.      Max.             Test Condition
Logic Input CSN
“high” level input voltage        VH             -         0.5 x     0.7 x     V      –                      P_10.7.21
threshold                                                  VIO       VIO
“low” level input voltage         VL             0.3 x     0.4 x     -         V      –                      P_10.7.31
threshold                                        VIO       VIO
“high” level input current        IH             -2.0      –         2.0       µA     VCSN = VIO,            P_10.7.33
                                                                                      pull-down;
“low” level input current         IL             -200      –         -20       µA     VCSN = 0 V;            P_10.7.34
                                                                                      1)
Input capacitance                 CIN            –         –         10        pF                            P_10.7.35
Logic Output: MISO
“high” level output current       IMISO_H        –         -         -1.0      mA     VMISO = VIO - 0.4 V;   P_10.7.8
“low” level output current        IMISO_L        1         -         –         mA     VMISO = 0.4 V;         P_10.7.9
Rise time                         tMISO_R        –         -         80.0      ns     30% - 70% of VIO,      P_10.7.10
                                                                                      CMISO = 100 pF;
Fall time                         tMISO_F        –         -         80.0      ns     70% - 30% of VIO,      P_10.7.11
                                                                                      CMISO = 100 pF;
Difference of rise and fall       |tMISO_R -     –         -         10.0      ns     CMISO = 100 pF;        P_10.7.12
time                              tMISO_F|
“tri-state” leakage current       IMISO_Tri      -10.0     –         10.0      µA     0 < VMISO < VIO;       P_10.7.13
                                                                                      1)
“tri-state” Input capacitance CIN_MISO           –         –         10        pF                            P_10.7.14
SPI data timing1)
Clock “high” period               tSCLK_H        125       –         –         ns     –                      P_10.7.15
Clock “low” period                tSCLK_L        125       –         –         ns     –                      P_10.7.16
Clock “low” before CSN            tbef           125       –         –         ns     –                      P_10.7.17
“low”
CSN setup time                    tlead_NM       1         –         –         µs     Normal-operating P_10.7.18
                                                                                      Mode, Stand-by
                                                                                      Mode, Receive-
                                                                                      only Mode;
CSN setup time                    tlead_SP       6.0       –         –         µs     Selective Wake         P_10.7.19
                                                                                      Sub-Mode,
                                                                                      Selective Sleep
                                                                                      Sub-Mode, Sleep
                                                                                      WUP Mode;
SCLK setup time                   tlag           250       –         –         ns     –                      P_10.7.20
MOSI setup time                   tMOSI_SU       25        –         –         ns     –                      P_10.7.22
Data Sheet                                                   91                                     Rev. 1.03 2018-10-25


TLE9255W
Electrical Characteristics
Table 22      SPI (cont’d)
4.75 V < VCC < 5.25 V; 3.0 V < VIO < 5.5 V; 5.5V < VBAT < 40V; RL = 60 Ω; -40 °C < TJ < 150 °C;
all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)
Parameter                                  Symbol                                Values               Unit Note or                 Number
                                                                     Min.       Typ.             Max.      Test Condition
MOSI hold time                             tMOSI_HO                  50         –                –    ns   –                       P_10.7.23
CSN “high” time                            tCSN_H                    3.0        –                –    µs   –                       P_10.7.24
Maximum signal rise time on tR_max                                   –          –                50   ns   –                       P_10.7.25
SPI inputs: MOSI, SCLK and
CSN
Maximum signal fall time on tF_max                                   –          –                50   ns   –                       P_10.7.26
SPI inputs: MOSI, SCLK and
CSN
MISO enable time                           tMISO_EN                  –          –                120  ns   –                       P_10.7.27
MISO enable time in Sleep                  tMISO_EN_SLP              –          –                5.5  µs   –                       P_10.7.36
Mode
MISO disable time                          tMISO_DIS                 –          –                50   ns   –                       P_10.7.28
MISO valid time                            tMISO_VAL                 –          –                100  ns   –                       P_10.7.29
CSN Timeout                                tCSN_TO                   2.1        –                4    ms   –                       P_10.7.30
1) Not subject to production test, specified by design.
   CSN                                                                                                                               tCSN_H
 70% VIO
 30% VIO
  SCLK          tbef  tlead_NM or tlead_SL              tSPI_CLK_H                       tSPI_CLK_L                     tlag
 70% VIO
 30% VIO
  MOSI                                                             tMOSI_SU     tMOSI_HO
 70% VIO
                        not defined                                    MSB (data in)                             LSB (data in)
 30% VIO
                      tMISO_EN or
  MISO               tMISO_EN_SLP             tMISO_VAL                                                                             tMISO_DIS
 70% VIO
                                           Error                      MSB (data out)                            LSB (data out)
 30% VIO
Figure 52     SPI timings
Data Sheet                                                                         92                                     Rev. 1.03 2018-10-25


TLE9255W
Application Information
11           Application Information
11.1         ESD Robustness according to IEC 61000-4-2
Tests for ESD robustness according to IEC61000-4-2 “Gun test” (150 pF, 330 Ω) have been performed. The
results and test conditions are available in a separate test report.
Table 23     ESD robustness according to IEC61000-4-2
Performed Test                                          Result     Unit     Remarks
                                                                            2)
Electrostatic discharge voltage at pin VBAT,          ≥ +10        kV          Positive pulse
CANH, CANL and WAKE1) versus GND
                                                                            2)
Electrostatic discharge voltage at pin VBAT,          ≤ -10        kV          Negative pulse
CANH, CANL and WAKE1) versus GND
1) 10 nF capacitor and 3.3 kΩ resistor required (see Figure 53).
2) ESD susceptibility “ESD GUN” according to GIFT / ICT paper: “EMC Evaluation of CAN Transceivers, IEC TS 62228”,
   section 4.3. (DIN EN 61000-4-2)
   Tested by external test facility (IBEE Zwickau, EMC test report).
Data Sheet                                                 93                                 Rev. 1.03 2018-10-25


TLE9255W
Application Information
11.2        Application Example
    VBAT
                                  I             Q1
                                                                  22 uF
                                      TLE4476D            100 nF
       CANH   CANL               EN     GND     Q2
                                                                                             100 nF
                                              22 uF    3                5     100 nF
          120                                          VCC            VIO
          Ohm
                                                           TLE9255W                        VCC
                                                     7                     1
                                                        INH         TxD              Out
                                                                           4
                                                                    RxD              In
                                                    10                     14
                                                        VBAT
                                                                    SCN              Out
                                                                           11
                                                    13             MOSI              Out Microcontroller
                                                        CANH
                                                                           6              e.g. AURIX
                                                                   MISO              In
                                                                                             TC29X
                                                    12                     8
                                                        CANL       SCLK              Out
                                 optional:                                    3.3k                GND
                                 common mode choke                         9  Ohm
                                                              GND WAKE
                                                               2               10 nF      1k
                                                                                         Ohm
                                  I             Q1
                                                                  22 uF
                                      TLE4476D            100 nF
                                 EN     GND     Q2
                                                                                             100 nF
                                              22 uF    3                5     100 nF
                                                       VCC            VIO
                                                           TLE9255W                        VCC
                                                     7                     1
                                                        INH         TxD              Out
                                                                           4
                                                                    RxD              In
                                                    10                     14
                                                        VBAT
                                                                    SCN              Out
                                                                           11
                                                    13             MOSI              Out Microcontroller
                                                        CANH
                                                                           6              e.g. AURIX
                                                                   MISO              In
                                                                                             TC29X
                                                    12                     8
                                                        CANL       SCLK              Out
                                 optional:                                    3.3k                GND
                                 common mode choke                WAKE      9 Ohm
          120                                                 GND
          Ohm                                                  2        10 nF             1k
                                                                               10 nF
                                                                                         Ohm
      CANH   CANL      example ECU design
Figure 53   Application circuit
Data Sheet                                          94                                   Rev. 1.03 2018-10-25


TLE9255W
Application Information
11.3         Voltage Adaption to the Microcontroller Supply
To adapt the digital input and output levels of the TLE9255W to the I/O levels of the microcontroller, connect
the power supply pin VIO to the microcontroller voltage supply (see Figure 53).
Note: In case the digital supply voltage VIO is not required in the application, connect the digital supply voltage
       VIO to the transmitter supply VCC.
11.4         Further Application Information
•  Please contact us for information regarding the pin FMEA.
•  For further information you may visit: www.infineon.com/automotive-transceiver
Data Sheet                                              95                                    Rev. 1.03 2018-10-25


TLE9255W
Package Outlines
12           Package Outlines
                                                                                   0.33±0.08x 45˚
                                                                              4 -0.21)
                                                             1.75 MAX.
                                                  0.1 MIN.
                                                                                                  0.2+0.05
                                                                                                       -0.01
                                                                                                               8˚MAX.
                                                  (1.5)
                               1.27                                       C
                                                   0.1                                            0.64±0.25
                         0.41+0.1
                             -0.06
                                            0.2M A C 14x                                 6 ±0.2
                                     14      8
                                     1        7
                                     8.75-0.21)
                                                     A
                          Index Marking
                          1)
                            Does not include plastic or metal protrusion of 0
Figure 54    PG-DSO-14
Data Sheet                                                               96                                             Rev. 1.03 2018-10-25


TLE9255W
Package Outlines
                                        
                                        67$1'2))   s
                                                                                                      s
                         s                                                              s                         s
                                                                                                                         s
                                                                          s
                                                                                       s
         s
                    ,1'(; 0$5.,1*             0,1                                                              ,1'(;
                                                                                       s
                                                                                                                        0$5.,1*
                                                                                                       s
                                                                                                             s
         $// ',0(16,216 $5( ,1 81,76 00
         7+( '5$:,1* ,6 ,1 &203/,$1&( :,7+ ,62                   352-(&7,21 0(7+2'  >         @
Figure 55        PG-TSON-14
Green Product (RoHS compliant)
To meet the world-wide customer requirements for environmentally friendly products and to be compliant
with government regulations the device is available as a green product. Green products are RoHS-Compliant
(i.e Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).
For further information on alternative packages, please visit our website:
http://www.infineon.com/packages.                                                                                 Dimensions in mm
Data Sheet                                                          97                                        Rev. 1.03 2018-10-25


TLE9255W
Terminology
DLC         Data Length Code
LWU         Local Wake Up
SPI         Serial Peripheral Interface
WUF         Wake-up Frame
WUP         Wake-up Pattern
Data Sheet                              98 Rev. 1.03 2018-10-25


TLE9255W
Revision History
13          Revision History
Revision Date         Changes
1.00       2016-09-15 Data Sheet Rev. 1.0 created
1.01       2017-02-27 •  SWK_ACTIVE bit description changed in register SWK_STAT
                      •  Internal state transitions have higher priority than mode change SPI commands
                      •  tFD_Glitch_10 and tFD_DOM_10 removed (Chapter 10.5.2)
1.02       2018-02-02 •  ESD immunity at CANH, CANL, WAKE and VBAT versus to GND set from +-8 kV to
                         +-10 kV
                      •  ESD immunity at all other pins set from +-2kV to +-4 kV
                      •  ESD robustness according to IEC 61000-4-2 changed form +-8 kV to +-10 kV
                      •  Tightening of limits for VBAT and VCC supply current at Receive-only Mode
                         (P_10.2.5)
                      •  Tightening of limits for VIO supply current at Normal-operating Mode (P_10.2.4)
                      •  Tightening of limits for VCC supply current dominant bus signal at Normal-
                         operating Mode (P_10.2.2)
                      •  Tightening of limits for VBAT supply current at Normal-operating Mode (P_10.2.1)
                      •  Tightening of limits for VIO supply current at Receive-only Mode (P_10.2.7)
                      •  Pin configuration for TSON Package added (Figure 2)
                      •  Test condition for the Parameter Absolute current on CAN_L (P_10.04.14)
                         compliant to ISO 11898-2 (2016).
                      •  Test condition for the Parameter Absolute current on CAN_H (P_10.04.13)
                         compliant to ISO 11898-2 (2016)
                      •  Test condition for the Parameter Driver Symmetry (P_10.04.12) compliant to
                         ISO 11898-2 (2016).
                      •  Test condition for the Parameter Input resistance deviation between CANH and
                         CANL(P_10.04.26) compliant to ISO 11898-2 (2016).
1.03       2018-10-25 •  Package outline for TSON changed
Data Sheet                                           99                               Rev. 1.03 2018-10-25


Trademarks
All referenced product or service names and trademarks are the property of their respective owners.
                                          IMPORTANT NOTICE
Edition 2018-10-25                        The information given in this document shall in no       For further information on technology, delivery terms
                                          event be regarded as a guarantee of conditions or        and conditions and prices, please contact the nearest
Published by
                                          characteristics ("Beschaffenheitsgarantie").             Infineon Technologies Office (www.infineon.com).
Infineon Technologies AG                  With respect to any examples, hints or any typical
81726 Munich, Germany                     values stated herein and/or any information regarding
                                          the application of the product, Infineon Technologies    WARNINGS
                                          hereby disclaims any and all warranties and liabilities
© 2018 Infineon Technologies AG.          of any kind, including without limitation warranties of  Due to technical requirements products may contain
All Rights Reserved.                      non-infringement of intellectual property rights of any  dangerous substances. For information on the types
                                          third party.                                             in question please contact your nearest Infineon
                                          In addition, any information given in this document is   Technologies office.
Do you have a question about any          subject to customer's compliance with its obligations
aspect of this document?                  stated in this document and any applicable legal         Except as otherwise explicitly approved by Infineon
Email: erratum@infineon.com               requirements, norms and standards concerning             Technologies in a written document signed by
                                          customer's products and any use of the product of        authorized representatives of Infineon Technologies,
                                          Infineon Technologies in customer's applications.        Infineon Technologies’ products may not be used in
                                          The data contained in this document is exclusively       any applications where a failure of the product or any
Document reference                                                                                 consequences of the use thereof can reasonably be
                                          intended for technically trained staff. It is the
Z8F53542536                               responsibility of customer's technical departments to    expected to result in personal injury.
                                          evaluate the suitability of the product for the intended
                                          application and the completeness of the product
                                          information given in this document with respect to
                                          such application.


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
Infineon:
 TLE9255WSKXUMA2 TLE9255WLCXUMA1
