$date
	Fri Jun 13 21:00:54 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module eje4_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ reset $end
$var reg 1 % set $end
$scope module UUT $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ reset $end
$var wire 1 % set $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#5000
1#
#10000
1!
1"
#13000
0#
#14000
0"
#19000
0!
1$
#24000
0$
#29000
1!
1%
#34000
0%
#39000
0!
1"
#44000
0"
#46000
1#
#49000
1!
1"
#54000
0!
1%
1$
#59000
0$
#69000
