// Seed: 1141248710
module module_0 (
    id_1
);
  input wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  wire id_5 = id_3;
  module_0(
      id_4
  ); id_6 :
  assert property (@(*) id_3) if (1) if (1) disable id_7[1'b0];
endmodule
module module_2 ();
  uwire id_1, id_2;
  reg id_3, id_4, id_5;
  wire id_6;
  uwire id_7, id_8, id_9, id_10, id_11, id_12 = 1;
  wire id_13, id_14;
  wire id_15;
  assign id_6 = id_14;
  always id_3 <= id_5;
  assign id_1 = id_11;
  module_0(
      id_8
  );
  wire id_16;
  wire id_17;
endmodule
