$comment
	File created using the following command:
		vcd file GateDemo.msim.vcd -direction
$end
$date
	Sun Nov 15 20:41:03 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module GateDemo_vlg_vec_tst $end
$var reg 1 ! inPort0 $end
$var reg 1 " inPort1 $end
$var reg 1 # inPort2 $end
$var reg 1 $ inPort3 $end
$var wire 1 % outPort $end
$var wire 1 & outPort1 $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - outPort~output_o $end
$var wire 1 . outPort1~output_o $end
$var wire 1 / inPort0~input_o $end
$var wire 1 0 inPort1~input_o $end
$var wire 1 1 AND2_1~combout $end
$var wire 1 2 inPort3~input_o $end
$var wire 1 3 inPort2~input_o $end
$var wire 1 4 NAND2_1~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
0%
1&
0'
1(
x)
1*
1+
1,
0-
1.
0/
00
01
02
03
04
$end
#100000
1!
1#
1/
13
#125000
1"
1$
10
12
14
11
1-
0.
0&
1%
#200000
0!
0#
0/
03
04
01
0-
1.
1&
0%
#250000
0"
0$
00
02
#300000
1!
1#
1/
13
#375000
1"
1$
10
12
14
11
1-
0.
0&
1%
#400000
0!
0#
0/
03
04
01
0-
1.
1&
0%
#500000
0"
0$
1!
1#
00
02
1/
13
#600000
0!
0#
0/
03
#625000
1"
1$
10
12
#700000
1!
1#
1/
13
14
11
1-
0.
0&
1%
#750000
0"
0$
00
02
04
01
0-
1.
1&
0%
#800000
0!
0#
0/
03
#875000
1"
1$
10
12
#900000
1!
1#
1/
13
14
11
1-
0.
0&
1%
#1000000
