	component Rom_Check0 is
		port (
			address : in  std_logic_vector(7 downto 0)  := (others => 'X'); -- address
			clock   : in  std_logic                     := 'X';             -- clk
			rden    : in  std_logic                     := 'X';             -- rden
			q       : out std_logic_vector(31 downto 0)                     -- dataout
		);
	end component Rom_Check0;

