# ğŸ§  MEM_CTRL Verification using UVM

![Build Status](https://img.shields.io/badge/Build-Passing-brightgreen)
![Language](https://img.shields.io/badge/Language-SystemVerilog-blue)
![Methodology](https://img.shields.io/badge/Methodology-UVM%201.2-orange)
![Coverage](https://img.shields.io/badge/Coverage-Pending-yellow)
![Simulator](https://img.shields.io/badge/Simulator-VCS%2F%20Xcelium-purple)

---

## ğŸ“˜ Overview

This repository contains the **SystemVerilog UVM-based verification environment** for the **Memory Controller (MEM_CTRL)** IP.  
The MEM_CTRL design supports **FLASH**, **SDRAM**, and **SSRAM** memory types and includes advanced features like **dynamic bus sizing**, **write protection**, and **low-power (sleep) modes**.

This UVM testbench ensures:
- âœ… Functional correctness across all modes  
- ğŸ§© Protocol compliance and timing accuracy  
- ğŸ§  Reusability through parameterized components  

---

## ğŸ§© Verification Architecture

Developed using **UVM 1.2**, the environment features:
- **Drivers / Sequencers / Monitors** for Wishbone and Memory interfaces  
- **Agents** for interface abstraction  
- **mc_env** â€“ environment integrating all UVM components  
- **Test Library** for scenario-based validation  
- **Scoreboard (Pending)** â€“ for data verification  
- **Coverage (Pending)** â€“ for scenario completion metrics  

---

## ğŸ§ª Test Summary

| **Test Name** | **Description** | **Status** |
|----------------|-----------------|-------------|
| `mc_reset_test` | Validates controller reset and default register state. | âœ… DONE |
| `mc_reg_access_test` | Verifies register access over bus interface. | âœ… DONE |
| `mc_flash_access_test` | Tests FLASH read/write transaction flow. | âœ… DONE |
| `mc_flash_wr_protect_test` | Validates FLASH write protection enforcement. | âœ… DONE |
| `mc_flash_sleep_test` | Checks sleep and wake-up functionality. | âœ… DONE |
| `mc_poc_test` | Power-On Configuration test. | âŒ NOT DONE |
| `mc_flash_vpen_test` | Tests write-enable (VPEN) control signal behavior. | âœ… DONE |
| `mc_flash_ready_test` | FLASH ready signal check (invalid scenario). | âš ï¸ INVALID |
| `mc_flash_dyn_bus_size_8_bit_test` | Verifies 8-bit dynamic bus configuration. | âœ… DONE |
| `mc_flash_dyn_bus_size_16_bit_test` | Verifies 16-bit dynamic bus configuration. | âœ… DONE |
| `mc_flash_wr_protect_exp_err_test` | Expected error case for write-protection violation. | âŒ NOT DONE |

---

## ğŸ§± Pending Work

### Memory Type Verification
- [ ] **SDRAM** verification  
- [ ] **SSRAM** verification  

### Environment Enhancements
- [ ] Implement **Scoreboard**  
- [ ] Add **Functional Coverage**  
- [ ] Improve **Monitor** observability  

---

## ğŸ§° Tools & Setup

| **Category** | **Tool / Version** |
|---------------|------------------|
| Simulator | Synopsys VCS / Cadence Xcelium |
| Methodology | UVM 1.2 |
| Language | SystemVerilog |
| OS | Linux (RHEL / Ubuntu) |
| Version Control | Git |

---

## ğŸ“‚ Repository Structure

```
MEM_CTRL/
â”‚
â”œâ”€â”€ design/
â”‚   â””â”€â”€ rtl/verilog/
â”‚       â”œâ”€â”€ mc_top.v
â”‚       â”œâ”€â”€ mc_mem_if.v
â”‚       â”œâ”€â”€ mc_defines.v
â”‚       â”œâ”€â”€ timescale.v
â”‚       â””â”€â”€ rtl_file_list.svh
â”‚
â”œâ”€â”€ MemoryModels/
â”‚   â”œâ”€â”€ 160b3ver/               # FLASH models
â”‚   â”œâ”€â”€ sdram_models/           # Micron SDRAM variants
â”‚   â”œâ”€â”€ sram_models/            # IDT / Micron SRAM models
â”‚   â””â”€â”€ SyncCS/                 # Sync chip-select models
â”‚
â”œâ”€â”€ UVM_TB_GENERATOR/
â”‚   â”œâ”€â”€ UVM_Tb_generator.py
â”‚   â”œâ”€â”€ UVM_TB_PARAMS.csv
â”‚   â”œâ”€â”€ tb_config.xlsx
â”‚   â””â”€â”€ Makefile
â”‚
â”œâ”€â”€ verif/
â”‚   â”œâ”€â”€ TOP/
â”‚   â”‚   â”œâ”€â”€ top.sv
â”‚   â”‚   â”œâ”€â”€ mc_common.sv
â”‚   â”‚   â”œâ”€â”€ flash_mem_inst.sv
â”‚   â”‚   â”œâ”€â”€ flash_mem_bw8_inst.sv
â”‚   â”‚   â”œâ”€â”€ flash_mem_bw16_inst.sv
â”‚   â”‚   â””â”€â”€ sdram_mem_inst.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ TEST_LIB/
â”‚   â”‚   â”œâ”€â”€ mc_base_test.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_access_test.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_sleep_test.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_vpen_test.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_dyn_bus_size_test.sv
â”‚   â”‚   â””â”€â”€ mc_flash_dyn_bus_size_16_bit_test.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ SEQ_LIB/
â”‚   â”‚   â”œâ”€â”€ mc_base_seq.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_access_seq.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_sleep_seq.sv
â”‚   â”‚   â”œâ”€â”€ mc_flash_vpen_seq.sv
â”‚   â”‚   â””â”€â”€ mc_flash_dyn_bus_size_seq.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ ENV/
â”‚   â”‚   â”œâ”€â”€ mc_env.sv
â”‚   â”‚   â””â”€â”€ AGENTS/
â”‚   â”‚       â”œâ”€â”€ wb/
â”‚   â”‚       â”‚   â”œâ”€â”€ wb_if.sv
â”‚   â”‚       â”‚   â”œâ”€â”€ wb_drv.sv
â”‚   â”‚       â”‚   â”œâ”€â”€ wb_mon.sv
â”‚   â”‚       â”‚   â”œâ”€â”€ wb_sqr.sv
â”‚   â”‚       â”‚   â””â”€â”€ wb_agent.sv
â”‚   â”‚       â””â”€â”€ mc_mem/
â”‚   â”‚           â”œâ”€â”€ mc_mem_if.sv
â”‚   â”‚           â”œâ”€â”€ mc_mem_drv.sv
â”‚   â”‚           â”œâ”€â”€ mc_mem_mon.sv
â”‚   â”‚           â”œâ”€â”€ mc_mem_sqr.sv
â”‚   â”‚           â””â”€â”€ mc_mem_agent.sv
â”‚   â”‚
â”‚   â”œâ”€â”€ RAL/                     # Register model (planned)
â”‚   â”‚
â”‚   â””â”€â”€ SIM/
â”‚       â”œâ”€â”€ Makefile
â”‚       â”œâ”€â”€ run.sh
â”‚       â”œâ”€â”€ file_list.f
â”‚       â”œâ”€â”€ wave_mc.rc
â”‚       â”œâ”€â”€ flash_dyn_bus_size_bw_8.rc
â”‚       â”œâ”€â”€ flash_dyn_bus_size_bw_16.rc
â”‚       â”œâ”€â”€ image_0.hex ... image_3.hex
â”‚       â””â”€â”€ TB_README.txt
â”‚
â””â”€â”€ DEMO/
    â”œâ”€â”€ top.sv
    â””â”€â”€ mc_common.sv
```

---

## âš¡ Quick Start

### 1ï¸âƒ£ Clone Repository
```bash
git clone https://github.com/<your-username>/MEM_CTRL.git
cd MEM_CTRL/verif/SIM
```

### 2ï¸âƒ£ Compile Testbench
```bash
make compile
```

### 3ï¸âƒ£ Run Test
```bash
make run TEST=mc_flash_access_test
```

### 4ï¸âƒ£ View Waveform
```bash
verdi -ssf wave_mc.rc &
```

---

## ğŸ“Š Verification Progress

| **Category** | **Progress** |
|---------------|--------------|
| FLASH Interface | âœ… 90% Complete |
| SDRAM / SSRAM | âš™ï¸ Pending |
| Scoreboard & Coverage | âš™ï¸ Pending |
| Overall Verification | ğŸŸ© ~70% Completed |

---

## ğŸ‘¤ Author

**Name:** Koushik Shridhar  
**Date:** October 2025  
**Version:** v1.0  

---
