--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Jun 01 15:33:10 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     lauflicht
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets D14_c]
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.066ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count4bit_36__i0  (from \Clock/i339 +)
   Destination:    FD1S3AX    D              count4bit_36__i3  (to \Clock/i339 +)

   Delay:                   4.774ns  (30.0% logic, 70.0% route), 3 logic levels.

 Constraint Details:

      4.774ns data_path count4bit_36__i0 to count4bit_36__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.066ns

 Path Details: count4bit_36__i0 to count4bit_36__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count4bit_36__i0 (from \Clock/i339)
Route         5   e 1.462                                  LED_c
LUT4        ---     0.493              B to Z              i201_4_lut_3_lut_rep_4
Route         1   e 0.941                                  n394
LUT4        ---     0.493              D to Z              n96_bdd_4_lut
Route         1   e 0.941                                  n386
                  --------
                    4.774  (30.0% logic, 70.0% route), 3 logic levels.


Passed:  The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count4bit_36__i1  (from \Clock/i339 +)
   Destination:    FD1S3AX    D              count4bit_36__i3  (to \Clock/i339 +)

   Delay:                   4.710ns  (30.4% logic, 69.6% route), 3 logic levels.

 Constraint Details:

      4.710ns data_path count4bit_36__i1 to count4bit_36__i3 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 0.130ns

 Path Details: count4bit_36__i1 to count4bit_36__i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count4bit_36__i1 (from \Clock/i339)
Route         4   e 1.398                                  n98
LUT4        ---     0.493              A to Z              i201_4_lut_3_lut_rep_4
Route         1   e 0.941                                  n394
LUT4        ---     0.493              D to Z              n96_bdd_4_lut
Route         1   e 0.941                                  n386
                  --------
                    4.710  (30.4% logic, 69.6% route), 3 logic levels.


Passed:  The following path meets requirements by 1.500ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             count4bit_36__i0  (from \Clock/i339 +)
   Destination:    FD1S3AX    D              count4bit_36__i0  (to \Clock/i339 +)

   Delay:                   3.340ns  (28.1% logic, 71.9% route), 2 logic levels.

 Constraint Details:

      3.340ns data_path count4bit_36__i0 to count4bit_36__i0 meets
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.500ns

 Path Details: count4bit_36__i0 to count4bit_36__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              count4bit_36__i0 (from \Clock/i339)
Route         5   e 1.462                                  LED_c
LUT4        ---     0.493              A to Z              i194_1_lut
Route         1   e 0.941                                  n26
                  --------
                    3.340  (28.1% logic, 71.9% route), 2 logic levels.

Report: 4.934 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \Clock/Clk200Hz]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets D14_c]                   |     5.000 ns|     4.934 ns|     3  
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \Clock/Clk200Hz]         |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  10 paths, 10 nets, and 19 connections (10.2% coverage)


Peak memory: 125747200 bytes, TRCE: 6479872 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
