#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Oct 26 12:12:29 2022
# Process ID: 16982
# Current directory: /home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.runs/synth_1
# Command line: vivado -log ethernet_transmitter.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ethernet_transmitter.tcl
# Log file: /home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.runs/synth_1/ethernet_transmitter.vds
# Journal file: /home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source ethernet_transmitter.tcl -notrace
Command: synth_design -top ethernet_transmitter -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17008 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 1882 ; free virtual = 13779
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ethernet_transmitter' [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:43]
	Parameter SFD bound to: 8'b10101011 
	Parameter EFD bound to: 8'b01010100 
	Parameter NOADDRI bound to: 48'b110011001100110011001100110011001100110011001100 
WARNING: [Synth 8-3848] Net TDONEP in module/entity ethernet_transmitter does not have driver. [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:37]
WARNING: [Synth 8-3848] Net TREADDP in module/entity ethernet_transmitter does not have driver. [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:37]
WARNING: [Synth 8-3848] Net TRNSMTP in module/entity ethernet_transmitter does not have driver. [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:37]
WARNING: [Synth 8-3848] Net TSTARTP in module/entity ethernet_transmitter does not have driver. [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ethernet_transmitter' (1#1) [/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.srcs/sources_1/new/transmitter.vhd:43]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDONEP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TREADDP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TRNSMTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TSTARTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TFINISHP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TLASTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[7]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[6]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[5]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[4]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[3]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[2]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[1]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 1889 ; free virtual = 13786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 1888 ; free virtual = 13786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.902 ; gain = 136.457 ; free physical = 1888 ; free virtual = 13786
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1315.910 ; gain = 144.465 ; free physical = 1885 ; free virtual = 13783
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ethernet_transmitter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDONEP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TREADDP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TRNSMTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TSTARTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TFINISHP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TLASTP
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[7]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[6]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[5]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[4]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[3]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[2]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[1]
WARNING: [Synth 8-3331] design ethernet_transmitter has unconnected port TDATAI[0]
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[0]' (FDSE) to 'CURRENT_DATA_reg[1]'
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[1]' (FDSE) to 'CURRENT_DATA_reg[3]'
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[2]' (FDRE) to 'CURRENT_DATA_reg[4]'
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[3]' (FDSE) to 'CURRENT_DATA_reg[5]'
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[4]' (FDRE) to 'CURRENT_DATA_reg[6]'
INFO: [Synth 8-3886] merging instance 'CURRENT_DATA_reg[5]' (FDSE) to 'CURRENT_DATA_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\CURRENT_DATA_reg[6] )
WARNING: [Synth 8-3332] Sequential element (CURRENT_DATA_reg[6]) is unused and will be removed from module ethernet_transmitter.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1424.004 ; gain = 252.559 ; free physical = 1694 ; free virtual = 13613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1424.004 ; gain = 252.559 ; free physical = 1694 ; free virtual = 13613
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT4  |     3|
|3     |LUT5  |     1|
|4     |LUT6  |     1|
|5     |FDRE  |     3|
|6     |FDSE  |     1|
|7     |IBUF  |     4|
|8     |OBUF  |     8|
|9     |OBUFT |     4|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    26|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1692 ; free virtual = 13611
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.020 ; gain = 262.574 ; free physical = 1700 ; free virtual = 13618
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1434.027 ; gain = 262.574 ; free physical = 1715 ; free virtual = 13634
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 1531.031 ; gain = 371.211 ; free physical = 1659 ; free virtual = 13591
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/holmes/Bureau/VHDL/VHDL_Ethernet/ethernet/ethernet.runs/synth_1/ethernet_transmitter.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ethernet_transmitter_utilization_synth.rpt -pb ethernet_transmitter_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1555.043 ; gain = 0.000 ; free physical = 1656 ; free virtual = 13589
INFO: [Common 17-206] Exiting Vivado at Wed Oct 26 12:12:59 2022...
