

================================================================
== Vivado HLS Report for 'CCLabel_firstPass'
================================================================
* Date:           Fri Mar 03 22:38:03 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.47|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -|    64|    no    |
        | + Loop 1.1  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        | + Loop 1.2  |    ?|    ?|         2|          2|          1|     ?|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    726|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      4|       0|      0|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    354|
|Register         |        -|      -|     444|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      4|     444|   1080|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+---+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |CCLabel_mul_32s_4ns_32_3_U1  |CCLabel_mul_32s_4ns_32_3  |        0|      2|  0|   0|
    |CCLabel_mul_32s_4ns_32_3_U2  |CCLabel_mul_32s_4ns_32_3  |        0|      2|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+
    |Total                        |                          |        0|      4|  0|   0|
    +-----------------------------+--------------------------+---------+-------+---+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i2_fu_360_p2                   |     +    |      0|  0|   4|           4|           1|
    |indvar_flatten_next_fu_340_p2  |     +    |      0|  0|   7|           7|           1|
    |j_fu_598_p2                    |     +    |      0|  0|   4|           4|           1|
    |label_fu_606_p2                |     +    |      0|  0|  32|          32|           1|
    |setCount_fu_623_p2             |     +    |      0|  0|  32|          32|           1|
    |tmp5_fu_439_p2                 |     +    |      0|  0|   4|           4|           2|
    |tmp_10_fu_448_p2               |     +    |      0|  0|   7|           7|           7|
    |tmp_25_fu_579_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_27_fu_586_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_29_fu_592_p2               |     +    |      0|  0|  32|          32|          32|
    |tmp_3_fu_424_p2                |     +    |      0|  0|   7|           7|           7|
    |tmp_9_fu_390_p2                |     +    |      0|  0|   6|           6|           6|
    |i1_mid2_fu_366_p3              |  Select  |      0|  0|   4|           1|           4|
    |j2_mid2_fu_352_p3              |  Select  |      0|  0|   4|           1|           1|
    |max_fu_531_p3                  |  Select  |      0|  0|  32|           1|          32|
    |prevAbove_fu_468_p3            |  Select  |      0|  0|  32|           1|          10|
    |prevLeft_fu_493_p3             |  Select  |      0|  0|  32|           1|          10|
    |temp_4_fu_521_p3               |  Select  |      0|  0|  32|           1|          32|
    |or_cond_fu_511_p2              |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_346_p2            |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_flatten_fu_334_p2     |   icmp   |      0|  0|   8|           7|           8|
    |grp_fu_299_p2                  |   icmp   |      0|  0|  40|          32|           1|
    |tmp_12_fu_481_p2               |   icmp   |      0|  0|  40|          32|           1|
    |tmp_13_fu_501_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_14_fu_506_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_18_fu_517_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_19_fu_527_p2               |   icmp   |      0|  0|  40|          32|          32|
    |tmp_20_fu_537_p2               |   icmp   |      0|  0|  40|          32|          10|
    |tmp_6_fu_476_p2                |   icmp   |      0|  0|   4|           4|           1|
    |tmp_6_i8_fu_573_p2             |   icmp   |      0|  0|  40|          32|          32|
    |tmp_6_i_fu_548_p2              |   icmp   |      0|  0|  40|          32|          32|
    |tmp_7_fu_407_p2                |   icmp   |      0|  0|   4|           4|           1|
    |sel_tmp2_fu_487_p2             |    or    |      0|  0|   1|           1|           1|
    |sel_tmp_fu_463_p2              |    or    |      0|  0|   1|           1|           1|
    |tmp4_fu_415_p2                 |    xor   |      0|  0|   7|           4|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 726|         519|         395|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |Image_r_Addr_A_orig      |  32|          3|   32|         96|
    |ap_NS_fsm                |  15|         18|    1|         18|
    |i1_reg_251               |   4|          2|    4|          8|
    |indvar_flatten_reg_240   |   7|          2|    7|         14|
    |j2_reg_262               |   4|          2|    4|          8|
    |label_1_fu_66            |  32|          2|   32|         64|
    |lbImage_address0         |   6|          4|    6|         24|
    |lbImage_address1         |   6|          3|    6|         18|
    |setCount_1_fu_70         |  32|          2|   32|         64|
    |set_address0             |   6|          6|    6|         36|
    |set_d0                   |  32|          4|   32|        128|
    |temp_i4_reg_284          |  32|          2|   32|         64|
    |temp_i_reg_273           |  32|          2|   32|         64|
    |totalIntensity_address0  |   6|          4|    6|         24|
    |totalIntensity_d0        |  32|          3|   32|         96|
    |x_r_address0             |   6|          3|    6|         18|
    |x_r_d0                   |  32|          3|   32|         96|
    |y_r_address0             |   6|          3|    6|         18|
    |y_r_d0                   |  32|          3|   32|         96|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 354|         71|  340|        954|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |  17|   0|   17|          0|
    |i1_cast9_reg_694               |   4|   0|   32|         28|
    |i1_mid2_reg_670                |   4|   0|    4|          0|
    |i1_reg_251                     |   4|   0|    4|          0|
    |indvar_flatten_next_reg_656    |   7|   0|    7|          0|
    |indvar_flatten_reg_240         |   7|   0|    7|          0|
    |j2_cast7_reg_704               |   4|   0|   32|         28|
    |j2_mid2_reg_661                |   4|   0|    4|          0|
    |j2_reg_262                     |   4|   0|    4|          0|
    |label_1_fu_66                  |  32|   0|   32|          0|
    |lbImage_addr_reg_688           |   6|   0|    6|          0|
    |max_reg_754                    |  32|   0|   32|          0|
    |or_cond_reg_741                |   1|   0|    1|          0|
    |prevAbove_reg_723              |  32|   0|   32|          0|
    |prevLeft_reg_732               |  32|   0|   32|          0|
    |reg_317                        |  32|   0|   32|          0|
    |setCount_1_fu_70               |  32|   0|   32|          0|
    |temp_4_reg_745                 |  32|   0|   32|          0|
    |temp_i4_reg_284                |  32|   0|   32|          0|
    |temp_i_reg_273                 |  32|   0|   32|          0|
    |tmp_1_reg_709                  |   1|   0|    1|          0|
    |tmp_20_reg_759                 |   1|   0|    1|          0|
    |tmp_26_reg_814                 |  32|   0|   32|          0|
    |tmp_28_reg_819                 |  32|   0|   32|          0|
    |tmp_7_reg_699                  |   1|   0|    1|          0|
    |tmp_reg_677                    |   3|   0|    6|          3|
    |tmp_s_reg_682                  |   6|   0|   64|         58|
    |totalIntensity_addr_1_reg_786  |   6|   0|    6|          0|
    |x_addr_1_reg_791               |   6|   0|    6|          0|
    |y_addr_1_reg_796               |   6|   0|    6|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 444|   0|  561|        117|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------------+-----+-----+------------+-------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_done                  | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | CCLabel_firstPass | return value |
|ap_return                | out |   32| ap_ctrl_hs | CCLabel_firstPass | return value |
|Image_r_Addr_A           | out |   32|    bram    |      Image_r      |     array    |
|Image_r_EN_A             | out |    1|    bram    |      Image_r      |     array    |
|Image_r_WEN_A            | out |    4|    bram    |      Image_r      |     array    |
|Image_r_Din_A            | out |   32|    bram    |      Image_r      |     array    |
|Image_r_Dout_A           |  in |   32|    bram    |      Image_r      |     array    |
|lbImage_address0         | out |    6|  ap_memory |      lbImage      |     array    |
|lbImage_ce0              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_we0              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_d0               | out |   32|  ap_memory |      lbImage      |     array    |
|lbImage_q0               |  in |   32|  ap_memory |      lbImage      |     array    |
|lbImage_address1         | out |    6|  ap_memory |      lbImage      |     array    |
|lbImage_ce1              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_we1              | out |    1|  ap_memory |      lbImage      |     array    |
|lbImage_d1               | out |   32|  ap_memory |      lbImage      |     array    |
|lbImage_q1               |  in |   32|  ap_memory |      lbImage      |     array    |
|set_address0             | out |    6|  ap_memory |        set        |     array    |
|set_ce0                  | out |    1|  ap_memory |        set        |     array    |
|set_we0                  | out |    1|  ap_memory |        set        |     array    |
|set_d0                   | out |   32|  ap_memory |        set        |     array    |
|set_q0                   |  in |   32|  ap_memory |        set        |     array    |
|status_address0          | out |    6|  ap_memory |       status      |     array    |
|status_ce0               | out |    1|  ap_memory |       status      |     array    |
|status_we0               | out |    1|  ap_memory |       status      |     array    |
|status_d0                | out |    1|  ap_memory |       status      |     array    |
|totalIntensity_address0  | out |    6|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_ce0       | out |    1|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_we0       | out |    1|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_d0        | out |   32|  ap_memory |   totalIntensity  |     array    |
|totalIntensity_q0        |  in |   32|  ap_memory |   totalIntensity  |     array    |
|x_r_address0             | out |    6|  ap_memory |        x_r        |     array    |
|x_r_ce0                  | out |    1|  ap_memory |        x_r        |     array    |
|x_r_we0                  | out |    1|  ap_memory |        x_r        |     array    |
|x_r_d0                   | out |   32|  ap_memory |        x_r        |     array    |
|x_r_q0                   |  in |   32|  ap_memory |        x_r        |     array    |
|y_r_address0             | out |    6|  ap_memory |        y_r        |     array    |
|y_r_ce0                  | out |    1|  ap_memory |        y_r        |     array    |
|y_r_we0                  | out |    1|  ap_memory |        y_r        |     array    |
|y_r_d0                   | out |   32|  ap_memory |        y_r        |     array    |
|y_r_q0                   |  in |   32|  ap_memory |        y_r        |     array    |
+-------------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2
  * Pipeline-1: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 17
* Pipeline: 2
  Pipeline-0: II = 2, D = 2, States = { 6 7 }
  Pipeline-1: II = 2, D = 2, States = { 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond_flatten)
3 --> 
	4  / (!tmp_1)
	14  / (tmp_1)
4 --> 
	5  / true
5 --> 
	15  / (or_cond)
	6  / (!or_cond & !tmp_20)
	9  / (!or_cond & tmp_20)
6 --> 
	7  / true
7 --> 
	8  / (tmp_6_i)
	6  / (!tmp_6_i)
8 --> 
	11  / true
9 --> 
	10  / true
10 --> 
	8  / (tmp_6_i8)
	9  / (!tmp_6_i8)
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	2  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	14  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: label_1 [1/1] 0.00ns
:0  %label_1 = alloca i32, align 4

ST_1: setCount_1 [1/1] 0.00ns
:1  %setCount_1 = alloca i32, align 4

ST_1: stg_20 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecInterface([64 x i32]* %Image_r, [5 x i8]* @p_str8, i32 0, i32 0, i32 0, i32 0, [6 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 1.57ns
:3  store i32 1, i32* %setCount_1, align 4

ST_1: stg_22 [1/1] 1.57ns
:4  store i32 0, i32* %label_1, align 4

ST_1: stg_23 [1/1] 1.57ns
:5  br label %.preheader


 <State 2>: 7.36ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i7 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge ]

ST_2: i1 [1/1] 0.00ns
.preheader:1  %i1 = phi i4 [ 0, %0 ], [ %i1_mid2, %._crit_edge ]

ST_2: j2 [1/1] 0.00ns
.preheader:2  %j2 = phi i4 [ 0, %0 ], [ %j, %._crit_edge ]

ST_2: exitcond_flatten [1/1] 1.97ns
.preheader:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

ST_2: indvar_flatten_next [1/1] 1.72ns
.preheader:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

ST_2: stg_29 [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %6, label %.preheader.preheader

ST_2: exitcond4 [1/1] 1.88ns
.preheader.preheader:1  %exitcond4 = icmp eq i4 %j2, -8

ST_2: j2_mid2 [1/1] 1.37ns
.preheader.preheader:2  %j2_mid2 = select i1 %exitcond4, i4 0, i4 %j2

ST_2: i2 [1/1] 0.80ns
.preheader.preheader:3  %i2 = add i4 %i1, 1

ST_2: i1_mid2 [1/1] 1.37ns
.preheader.preheader:4  %i1_mid2 = select i1 %exitcond4, i4 %i2, i4 %i1

ST_2: tmp_30 [1/1] 0.00ns
.preheader.preheader:6  %tmp_30 = trunc i4 %i1_mid2 to i3

ST_2: tmp [1/1] 0.00ns
.preheader.preheader:7  %tmp = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %tmp_30, i3 0)

ST_2: j2_cast6 [1/1] 0.00ns
.preheader.preheader:11  %j2_cast6 = zext i4 %j2_mid2 to i6

ST_2: tmp_9 [1/1] 1.72ns
.preheader.preheader:14  %tmp_9 = add i6 %j2_cast6, %tmp

ST_2: tmp_s [1/1] 0.00ns
.preheader.preheader:15  %tmp_s = zext i6 %tmp_9 to i64

ST_2: lbImage_addr [1/1] 0.00ns
.preheader.preheader:16  %lbImage_addr = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_s

ST_2: lbImage_load [2/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_2: setCount_1_load_1 [1/1] 0.00ns
:0  %setCount_1_load_1 = load i32* %setCount_1, align 4

ST_2: stg_42 [1/1] 0.00ns
:1  ret i32 %setCount_1_load_1


 <State 3>: 5.48ns
ST_3: empty_10 [1/1] 0.00ns
.preheader.preheader:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

ST_3: i1_cast9 [1/1] 0.00ns
.preheader.preheader:5  %i1_cast9 = zext i4 %i1_mid2 to i32

ST_3: tmp_cast [1/1] 0.00ns
.preheader.preheader:8  %tmp_cast = zext i6 %tmp to i7

ST_3: tmp_7 [1/1] 1.88ns
.preheader.preheader:9  %tmp_7 = icmp eq i4 %i1_mid2, 0

ST_3: j2_cast7 [1/1] 0.00ns
.preheader.preheader:10  %j2_cast7 = zext i4 %j2_mid2 to i32

ST_3: tmp_21 [1/1] 0.00ns
.preheader.preheader:12  %tmp_21 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)

ST_3: stg_49 [1/1] 0.00ns
.preheader.preheader:13  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: lbImage_load [1/2] 2.39ns
.preheader.preheader:17  %lbImage_load = load i32* %lbImage_addr, align 4

ST_3: tmp_1 [1/1] 2.52ns
.preheader.preheader:18  %tmp_1 = icmp eq i32 %lbImage_load, 0

ST_3: stg_52 [1/1] 0.00ns
.preheader.preheader:19  br i1 %tmp_1, label %._crit_edge, label %_ifconv

ST_3: tmp4 [1/1] 1.37ns
_ifconv:0  %tmp4 = xor i4 %j2_mid2, -8

ST_3: tmp4_cast [1/1] 0.00ns
_ifconv:1  %tmp4_cast = sext i4 %tmp4 to i7

ST_3: tmp_3 [1/1] 1.72ns
_ifconv:2  %tmp_3 = add i7 %tmp4_cast, %tmp_cast

ST_3: tmp_3_cast [1/1] 0.00ns
_ifconv:3  %tmp_3_cast = sext i7 %tmp_3 to i32

ST_3: tmp_4 [1/1] 0.00ns
_ifconv:4  %tmp_4 = zext i32 %tmp_3_cast to i64

ST_3: lbImage_addr_1 [1/1] 0.00ns
_ifconv:5  %lbImage_addr_1 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_4

ST_3: lbImage_load_1 [2/2] 2.39ns
_ifconv:6  %lbImage_load_1 = load i32* %lbImage_addr_1, align 4

ST_3: tmp5 [1/1] 0.80ns
_ifconv:11  %tmp5 = add i4 %j2_mid2, -1

ST_3: tmp5_cast [1/1] 0.00ns
_ifconv:12  %tmp5_cast = sext i4 %tmp5 to i7

ST_3: tmp_10 [1/1] 1.72ns
_ifconv:13  %tmp_10 = add i7 %tmp5_cast, %tmp_cast

ST_3: tmp_10_cast [1/1] 0.00ns
_ifconv:14  %tmp_10_cast = sext i7 %tmp_10 to i32

ST_3: tmp_11 [1/1] 0.00ns
_ifconv:15  %tmp_11 = zext i32 %tmp_10_cast to i64

ST_3: lbImage_addr_2 [1/1] 0.00ns
_ifconv:16  %lbImage_addr_2 = getelementptr inbounds [64 x i32]* @lbImage, i64 0, i64 %tmp_11

ST_3: lbImage_load_2 [2/2] 2.39ns
_ifconv:17  %lbImage_load_2 = load i32* %lbImage_addr_2, align 4


 <State 4>: 7.65ns
ST_4: lbImage_load_1 [1/2] 2.39ns
_ifconv:6  %lbImage_load_1 = load i32* %lbImage_addr_1, align 4

ST_4: tmp_5 [1/1] 2.52ns
_ifconv:7  %tmp_5 = icmp eq i32 %lbImage_load_1, 0

ST_4: sel_tmp [1/1] 1.37ns
_ifconv:8  %sel_tmp = or i1 %tmp_7, %tmp_5

ST_4: prevAbove [1/1] 1.37ns
_ifconv:9  %prevAbove = select i1 %sel_tmp, i32 999, i32 %lbImage_load_1

ST_4: tmp_6 [1/1] 1.88ns
_ifconv:10  %tmp_6 = icmp eq i4 %j2_mid2, 0

ST_4: lbImage_load_2 [1/2] 2.39ns
_ifconv:17  %lbImage_load_2 = load i32* %lbImage_addr_2, align 4

ST_4: tmp_12 [1/1] 2.52ns
_ifconv:18  %tmp_12 = icmp eq i32 %lbImage_load_2, 0

ST_4: sel_tmp2 [1/1] 1.37ns
_ifconv:19  %sel_tmp2 = or i1 %tmp_6, %tmp_12

ST_4: prevLeft [1/1] 1.37ns
_ifconv:20  %prevLeft = select i1 %sel_tmp2, i32 999, i32 %lbImage_load_2


 <State 5>: 7.98ns
ST_5: tmp_13 [1/1] 2.52ns
_ifconv:21  %tmp_13 = icmp eq i32 %prevAbove, 999

ST_5: tmp_14 [1/1] 2.52ns
_ifconv:22  %tmp_14 = icmp eq i32 %prevLeft, 999

ST_5: or_cond [1/1] 1.37ns
_ifconv:23  %or_cond = and i1 %tmp_13, %tmp_14

ST_5: stg_79 [1/1] 0.00ns
_ifconv:24  br i1 %or_cond, label %1, label %2

ST_5: tmp_18 [1/1] 2.52ns
:0  %tmp_18 = icmp ult i32 %prevAbove, %prevLeft

ST_5: temp_4 [1/1] 1.37ns
:1  %temp_4 = select i1 %tmp_18, i32 %prevAbove, i32 %prevLeft

ST_5: tmp_19 [1/1] 2.52ns
:2  %tmp_19 = icmp ugt i32 %prevAbove, %prevLeft

ST_5: max [1/1] 1.37ns
:3  %max = select i1 %tmp_19, i32 %prevAbove, i32 %prevLeft

ST_5: tmp_20 [1/1] 2.52ns
:4  %tmp_20 = icmp eq i32 %max, 999

ST_5: stg_85 [1/1] 1.57ns
:5  br i1 %tmp_20, label %.preheader11, label %.preheader12

ST_5: Image_addr [1/1] 0.00ns
:9  %Image_addr = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_5: Image_load [2/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4


 <State 6>: 2.39ns
ST_6: temp_i [1/1] 0.00ns
.preheader12:0  %temp_i = phi i32 [ %temp_3, %3 ], [ %temp_4, %2 ]

ST_6: tmp_i [1/1] 0.00ns
.preheader12:1  %tmp_i = sext i32 %temp_i to i64

ST_6: set_addr_4 [1/1] 0.00ns
.preheader12:2  %set_addr_4 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i

ST_6: temp_3 [2/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4


 <State 7>: 4.91ns
ST_7: temp_3 [1/2] 2.39ns
.preheader12:3  %temp_3 = load i32* %set_addr_4, align 4

ST_7: tmp_6_i [1/1] 2.52ns
.preheader12:4  %tmp_6_i = icmp eq i32 %temp_i, %temp_3

ST_7: stg_94 [1/1] 0.00ns
.preheader12:5  br i1 %tmp_6_i, label %find.exit, label %3

ST_7: tmp_1_i [1/1] 0.00ns
:0  %tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_7: stg_96 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_7: empty [1/1] 0.00ns
:2  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i) nounwind

ST_7: stg_98 [1/1] 0.00ns
:3  br label %.preheader12


 <State 8>: 2.39ns
ST_8: tmp_23 [1/1] 0.00ns
find.exit:0  %tmp_23 = zext i32 %max to i64

ST_8: set_addr_2 [1/1] 0.00ns
find.exit:1  %set_addr_2 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_23

ST_8: stg_101 [1/1] 2.39ns
find.exit:2  store i32 %temp_i, i32* %set_addr_2, align 4

ST_8: stg_102 [1/1] 0.00ns
find.exit:3  br label %5

ST_8: tmp_22 [1/1] 0.00ns
find.exit10:0  %tmp_22 = zext i32 %temp_4 to i64

ST_8: set_addr_1 [1/1] 0.00ns
find.exit10:1  %set_addr_1 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_22

ST_8: stg_105 [1/1] 2.39ns
find.exit10:2  store i32 %temp_i4, i32* %set_addr_1, align 4

ST_8: stg_106 [1/1] 0.00ns
find.exit10:3  br label %5

ST_8: stg_107 [1/1] 2.39ns
:0  store i32 %temp_4, i32* %lbImage_addr, align 4

ST_8: Image_addr_1 [1/1] 0.00ns
:1  %Image_addr_1 = getelementptr [64 x i32]* %Image_r, i64 0, i64 %tmp_s

ST_8: Image_load_1 [2/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_8: tmp_24 [1/1] 0.00ns
:3  %tmp_24 = zext i32 %temp_4 to i64

ST_8: totalIntensity_addr_1 [1/1] 0.00ns
:4  %totalIntensity_addr_1 = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_24

ST_8: totalIntensity_load [2/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_8: x_addr_1 [1/1] 0.00ns
:9  %x_addr_1 = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_24

ST_8: y_addr_1 [1/1] 0.00ns
:14  %y_addr_1 = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_24


 <State 9>: 2.39ns
ST_9: temp_i4 [1/1] 0.00ns
.preheader11:0  %temp_i4 = phi i32 [ %temp, %4 ], [ %temp_4, %2 ]

ST_9: tmp_i5 [1/1] 0.00ns
.preheader11:1  %tmp_i5 = sext i32 %temp_i4 to i64

ST_9: set_addr_3 [1/1] 0.00ns
.preheader11:2  %set_addr_3 = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_i5

ST_9: temp [2/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4


 <State 10>: 4.91ns
ST_10: temp [1/2] 2.39ns
.preheader11:3  %temp = load i32* %set_addr_3, align 4

ST_10: tmp_6_i8 [1/1] 2.52ns
.preheader11:4  %tmp_6_i8 = icmp eq i32 %temp_i4, %temp

ST_10: stg_121 [1/1] 0.00ns
.preheader11:5  br i1 %tmp_6_i8, label %find.exit10, label %4

ST_10: tmp_1_i9 [1/1] 0.00ns
:0  %tmp_1_i9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind

ST_10: stg_123 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_10: empty_8 [1/1] 0.00ns
:2  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp_1_i9) nounwind

ST_10: stg_125 [1/1] 0.00ns
:3  br label %.preheader11


 <State 11>: 8.47ns
ST_11: Image_load_1 [1/2] 2.39ns
:2  %Image_load_1 = load i32* %Image_addr_1, align 4

ST_11: totalIntensity_load [1/2] 2.39ns
:5  %totalIntensity_load = load i32* %totalIntensity_addr_1, align 4

ST_11: tmp_25 [1/1] 2.44ns
:6  %tmp_25 = add i32 %totalIntensity_load, %Image_load_1

ST_11: stg_129 [1/1] 2.39ns
:7  store i32 %tmp_25, i32* %totalIntensity_addr_1, align 4

ST_11: tmp_26 [3/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_11: tmp_28 [3/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 12>: 6.08ns
ST_12: tmp_26 [2/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_12: tmp_28 [2/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7


 <State 13>: 6.08ns
ST_13: tmp_26 [1/3] 6.08ns
:8  %tmp_26 = mul i32 %Image_load_1, %i1_cast9

ST_13: x_load [2/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_13: tmp_28 [1/3] 6.08ns
:13  %tmp_28 = mul i32 %Image_load_1, %j2_cast7

ST_13: y_load [2/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4


 <State 14>: 7.22ns
ST_14: x_load [1/2] 2.39ns
:10  %x_load = load i32* %x_addr_1, align 4

ST_14: tmp_27 [1/1] 2.44ns
:11  %tmp_27 = add i32 %x_load, %tmp_26

ST_14: stg_140 [1/1] 2.39ns
:12  store i32 %tmp_27, i32* %x_addr_1, align 4

ST_14: y_load [1/2] 2.39ns
:15  %y_load = load i32* %y_addr_1, align 4

ST_14: tmp_29 [1/1] 2.44ns
:16  %tmp_29 = add i32 %y_load, %tmp_28

ST_14: stg_143 [1/1] 2.39ns
:17  store i32 %tmp_29, i32* %y_addr_1, align 4

ST_14: stg_144 [1/1] 0.00ns
:18  br label %._crit_edge

ST_14: empty_9 [1/1] 0.00ns
._crit_edge:0  %empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_21)

ST_14: j [1/1] 0.80ns
._crit_edge:1  %j = add i4 %j2_mid2, 1

ST_14: stg_147 [1/1] 0.00ns
._crit_edge:2  br label %.preheader


 <State 15>: 8.47ns
ST_15: Image_load [1/2] 2.39ns
:10  %Image_load = load i32* %Image_addr, align 4

ST_15: tmp_16 [3/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_15: tmp_17 [3/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 16>: 6.08ns
ST_16: tmp_16 [2/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_16: tmp_17 [2/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7


 <State 17>: 8.47ns
ST_17: label_1_load [1/1] 0.00ns
:0  %label_1_load = load i32* %label_1, align 4

ST_17: setCount_1_load [1/1] 0.00ns
:1  %setCount_1_load = load i32* %setCount_1, align 4

ST_17: label [1/1] 2.44ns
:2  %label = add i32 %label_1_load, 1

ST_17: stg_156 [1/1] 2.39ns
:3  store i32 %label, i32* %lbImage_addr, align 4

ST_17: tmp_15 [1/1] 0.00ns
:4  %tmp_15 = zext i32 %setCount_1_load to i64

ST_17: set_addr [1/1] 0.00ns
:5  %set_addr = getelementptr inbounds [40 x i32]* @set, i64 0, i64 %tmp_15

ST_17: stg_159 [1/1] 2.39ns
:6  store i32 %label, i32* %set_addr, align 4

ST_17: status_addr [1/1] 0.00ns
:7  %status_addr = getelementptr inbounds [40 x i1]* @status, i64 0, i64 %tmp_15

ST_17: stg_161 [1/1] 2.39ns
:8  store i1 true, i1* %status_addr, align 1

ST_17: totalIntensity_addr [1/1] 0.00ns
:11  %totalIntensity_addr = getelementptr inbounds [40 x i32]* @totalIntensity, i64 0, i64 %tmp_15

ST_17: stg_163 [1/1] 2.39ns
:12  store i32 %Image_load, i32* %totalIntensity_addr, align 4

ST_17: tmp_16 [1/3] 6.08ns
:13  %tmp_16 = mul i32 %Image_load, %i1_cast9

ST_17: x_addr [1/1] 0.00ns
:14  %x_addr = getelementptr inbounds [40 x i32]* @x_r, i64 0, i64 %tmp_15

ST_17: stg_166 [1/1] 2.39ns
:15  store i32 %tmp_16, i32* %x_addr, align 4

ST_17: tmp_17 [1/3] 6.08ns
:16  %tmp_17 = mul i32 %Image_load, %j2_cast7

ST_17: y_addr [1/1] 0.00ns
:17  %y_addr = getelementptr inbounds [40 x i32]* @y_r, i64 0, i64 %tmp_15

ST_17: stg_169 [1/1] 2.39ns
:18  store i32 %tmp_17, i32* %y_addr, align 4

ST_17: setCount [1/1] 2.44ns
:19  %setCount = add i32 %setCount_1_load, 1

ST_17: stg_171 [1/1] 1.57ns
:20  store i32 %setCount, i32* %setCount_1, align 4

ST_17: stg_172 [1/1] 1.57ns
:21  store i32 %label, i32* %label_1, align 4

ST_17: stg_173 [1/1] 0.00ns
:22  br label %._crit_edge



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0xbf37d40; pingpong=0; private_global=0; MemPort=[13]; IO mode=bram:ce=0
Port [ lbImage]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xbf37cb0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ set]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xbf37c20; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ status]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=1; type=1; mode=0xbf37b90; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ totalIntensity]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xbf37b00; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ x_r]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xbf37a70; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ y_r]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=0; extern=0; dir=2; type=1; mode=0xbf379e0; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
label_1               (alloca           ) [ 011111111111111111]
setCount_1            (alloca           ) [ 011111111111111111]
stg_20                (specinterface    ) [ 000000000000000000]
stg_21                (store            ) [ 000000000000000000]
stg_22                (store            ) [ 000000000000000000]
stg_23                (br               ) [ 011111111111111111]
indvar_flatten        (phi              ) [ 001000000000000000]
i1                    (phi              ) [ 001000000000000000]
j2                    (phi              ) [ 001000000000000000]
exitcond_flatten      (icmp             ) [ 001111111111111111]
indvar_flatten_next   (add              ) [ 011111111111111111]
stg_29                (br               ) [ 000000000000000000]
exitcond4             (icmp             ) [ 000000000000000000]
j2_mid2               (select           ) [ 000111111111111111]
i2                    (add              ) [ 000000000000000000]
i1_mid2               (select           ) [ 011111111111111111]
tmp_30                (trunc            ) [ 000000000000000000]
tmp                   (bitconcatenate   ) [ 000100000000000000]
j2_cast6              (zext             ) [ 000000000000000000]
tmp_9                 (add              ) [ 000000000000000000]
tmp_s                 (zext             ) [ 000111111110000000]
lbImage_addr          (getelementptr    ) [ 000111111110000111]
setCount_1_load_1     (load             ) [ 000000000000000000]
stg_42                (ret              ) [ 000000000000000000]
empty_10              (speclooptripcount) [ 000000000000000000]
i1_cast9              (zext             ) [ 000011111111110111]
tmp_cast              (zext             ) [ 000000000000000000]
tmp_7                 (icmp             ) [ 000010000000000000]
j2_cast7              (zext             ) [ 000011111111110111]
tmp_21                (specregionbegin  ) [ 000011111111111111]
stg_49                (specpipeline     ) [ 000000000000000000]
lbImage_load          (load             ) [ 000000000000000000]
tmp_1                 (icmp             ) [ 001111111111111111]
stg_52                (br               ) [ 000000000000000000]
tmp4                  (xor              ) [ 000000000000000000]
tmp4_cast             (sext             ) [ 000000000000000000]
tmp_3                 (add              ) [ 000000000000000000]
tmp_3_cast            (sext             ) [ 000000000000000000]
tmp_4                 (zext             ) [ 000000000000000000]
lbImage_addr_1        (getelementptr    ) [ 000010000000000000]
tmp5                  (add              ) [ 000000000000000000]
tmp5_cast             (sext             ) [ 000000000000000000]
tmp_10                (add              ) [ 000000000000000000]
tmp_10_cast           (sext             ) [ 000000000000000000]
tmp_11                (zext             ) [ 000000000000000000]
lbImage_addr_2        (getelementptr    ) [ 000010000000000000]
lbImage_load_1        (load             ) [ 000000000000000000]
tmp_5                 (icmp             ) [ 000000000000000000]
sel_tmp               (or               ) [ 000000000000000000]
prevAbove             (select           ) [ 000001000000000000]
tmp_6                 (icmp             ) [ 000000000000000000]
lbImage_load_2        (load             ) [ 000000000000000000]
tmp_12                (icmp             ) [ 000000000000000000]
sel_tmp2              (or               ) [ 000000000000000000]
prevLeft              (select           ) [ 000001000000000000]
tmp_13                (icmp             ) [ 000000000000000000]
tmp_14                (icmp             ) [ 000000000000000000]
or_cond               (and              ) [ 001111111111111111]
stg_79                (br               ) [ 000000000000000000]
tmp_18                (icmp             ) [ 000000000000000000]
temp_4                (select           ) [ 001111111111111111]
tmp_19                (icmp             ) [ 000000000000000000]
max                   (select           ) [ 000000111110000000]
tmp_20                (icmp             ) [ 001111111111111111]
stg_85                (br               ) [ 001111111111111111]
Image_addr            (getelementptr    ) [ 000000000000000100]
temp_i                (phi              ) [ 000000111110000000]
tmp_i                 (sext             ) [ 000000000000000000]
set_addr_4            (getelementptr    ) [ 000000010000000000]
temp_3                (load             ) [ 001111111111111111]
tmp_6_i               (icmp             ) [ 001111111111111111]
stg_94                (br               ) [ 000000000000000000]
tmp_1_i               (specregionbegin  ) [ 000000000000000000]
stg_96                (specpipeline     ) [ 000000000000000000]
empty                 (specregionend    ) [ 000000000000000000]
stg_98                (br               ) [ 001111111111111111]
tmp_23                (zext             ) [ 000000000000000000]
set_addr_2            (getelementptr    ) [ 000000000000000000]
stg_101               (store            ) [ 000000000000000000]
stg_102               (br               ) [ 000000000000000000]
tmp_22                (zext             ) [ 000000000000000000]
set_addr_1            (getelementptr    ) [ 000000000000000000]
stg_105               (store            ) [ 000000000000000000]
stg_106               (br               ) [ 000000000000000000]
stg_107               (store            ) [ 000000000000000000]
Image_addr_1          (getelementptr    ) [ 000000000001000000]
tmp_24                (zext             ) [ 000000000000000000]
totalIntensity_addr_1 (getelementptr    ) [ 000000000001000000]
x_addr_1              (getelementptr    ) [ 001111000001111111]
y_addr_1              (getelementptr    ) [ 001111000001111111]
temp_i4               (phi              ) [ 000000111110000000]
tmp_i5                (sext             ) [ 000000000000000000]
set_addr_3            (getelementptr    ) [ 000000000010000000]
temp                  (load             ) [ 001111111111111111]
tmp_6_i8              (icmp             ) [ 001111111111111111]
stg_121               (br               ) [ 000000000000000000]
tmp_1_i9              (specregionbegin  ) [ 000000000000000000]
stg_123               (specpipeline     ) [ 000000000000000000]
empty_8               (specregionend    ) [ 000000000000000000]
stg_125               (br               ) [ 001111111111111111]
Image_load_1          (load             ) [ 000000000000110000]
totalIntensity_load   (load             ) [ 000000000000000000]
tmp_25                (add              ) [ 000000000000000000]
stg_129               (store            ) [ 000000000000000000]
tmp_26                (mul              ) [ 001111000000001111]
tmp_28                (mul              ) [ 001111000000001111]
x_load                (load             ) [ 000000000000000000]
tmp_27                (add              ) [ 000000000000000000]
stg_140               (store            ) [ 000000000000000000]
y_load                (load             ) [ 000000000000000000]
tmp_29                (add              ) [ 000000000000000000]
stg_143               (store            ) [ 000000000000000000]
stg_144               (br               ) [ 000000000000000000]
empty_9               (specregionend    ) [ 000000000000000000]
j                     (add              ) [ 011111111111111111]
stg_147               (br               ) [ 011111111111111111]
Image_load            (load             ) [ 000000000000000011]
label_1_load          (load             ) [ 000000000000000000]
setCount_1_load       (load             ) [ 000000000000000000]
label                 (add              ) [ 000000000000000000]
stg_156               (store            ) [ 000000000000000000]
tmp_15                (zext             ) [ 000000000000000000]
set_addr              (getelementptr    ) [ 000000000000000000]
stg_159               (store            ) [ 000000000000000000]
status_addr           (getelementptr    ) [ 000000000000000000]
stg_161               (store            ) [ 000000000000000000]
totalIntensity_addr   (getelementptr    ) [ 000000000000000000]
stg_163               (store            ) [ 000000000000000000]
tmp_16                (mul              ) [ 000000000000000000]
x_addr                (getelementptr    ) [ 000000000000000000]
stg_166               (store            ) [ 000000000000000000]
tmp_17                (mul              ) [ 000000000000000000]
y_addr                (getelementptr    ) [ 000000000000000000]
stg_169               (store            ) [ 000000000000000000]
setCount              (add              ) [ 000000000000000000]
stg_171               (store            ) [ 000000000000000000]
stg_172               (store            ) [ 000000000000000000]
stg_173               (br               ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Image_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbImage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbImage"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="set">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="status">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="status"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="totalIntensity">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="totalIntensity"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="x_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="y_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="label_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="label_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="setCount_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="setCount_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="lbImage_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="grp_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="6" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="3" bw="6" slack="0"/>
<pin id="102" dir="0" index="4" bw="32" slack="3"/>
<pin id="84" dir="1" index="2" bw="32" slack="0"/>
<pin id="103" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="lbImage_load/2 lbImage_load_1/3 lbImage_load_2/3 stg_107/8 stg_156/17 "/>
</bind>
</comp>

<comp id="86" class="1004" name="lbImage_addr_1_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr_1/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="lbImage_addr_2_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="32" slack="0"/>
<pin id="98" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbImage_addr_2/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="Image_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="6" slack="3"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Image_addr/5 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_access_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="6" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Image_load/5 Image_load_1/8 "/>
</bind>
</comp>

<comp id="117" class="1004" name="set_addr_4_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="32" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_4/6 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="temp_3/6 stg_101/8 stg_105/8 temp/9 stg_159/17 "/>
</bind>
</comp>

<comp id="129" class="1004" name="set_addr_2_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="32" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_2/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="set_addr_1_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_1/8 "/>
</bind>
</comp>

<comp id="145" class="1004" name="Image_addr_1_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="6" slack="6"/>
<pin id="149" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Image_addr_1/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="totalIntensity_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="32" slack="0"/>
<pin id="157" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="totalIntensity_addr_1/8 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="totalIntensity_load/8 stg_129/11 stg_163/17 "/>
</bind>
</comp>

<comp id="165" class="1004" name="x_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="0"/>
<pin id="169" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr_1/8 "/>
</bind>
</comp>

<comp id="172" class="1004" name="y_addr_1_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="32" slack="0"/>
<pin id="176" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr_1/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="set_addr_3_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr_3/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="x_load/13 stg_140/14 stg_166/17 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="y_load/13 stg_143/14 stg_169/17 "/>
</bind>
</comp>

<comp id="195" class="1004" name="set_addr_gep_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="32" slack="0"/>
<pin id="199" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="set_addr/17 "/>
</bind>
</comp>

<comp id="203" class="1004" name="status_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="32" slack="0"/>
<pin id="207" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="status_addr/17 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stg_161_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_161/17 "/>
</bind>
</comp>

<comp id="216" class="1004" name="totalIntensity_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="32" slack="0"/>
<pin id="220" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="totalIntensity_addr/17 "/>
</bind>
</comp>

<comp id="224" class="1004" name="x_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="32" slack="0"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_addr/17 "/>
</bind>
</comp>

<comp id="232" class="1004" name="y_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="32" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/17 "/>
</bind>
</comp>

<comp id="240" class="1005" name="indvar_flatten_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="1"/>
<pin id="242" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_phi_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="1"/>
<pin id="246" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="251" class="1005" name="i1_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="1"/>
<pin id="253" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="255" class="1004" name="i1_phi_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="1" slack="1"/>
<pin id="257" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="2" bw="4" slack="0"/>
<pin id="259" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/2 "/>
</bind>
</comp>

<comp id="262" class="1005" name="j2_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="1"/>
<pin id="264" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2 (phireg) "/>
</bind>
</comp>

<comp id="266" class="1004" name="j2_phi_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="1"/>
<pin id="268" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="269" dir="0" index="2" bw="4" slack="1"/>
<pin id="270" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="271" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j2/2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="temp_i_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i (phireg) "/>
</bind>
</comp>

<comp id="277" class="1004" name="temp_i_phi_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="32" slack="1"/>
<pin id="281" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_i/6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="temp_i4_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_i4 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="temp_i4_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="32" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="temp_i4/9 "/>
</bind>
</comp>

<comp id="296" class="1004" name="grp_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="1"/>
<pin id="298" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="setCount_1_load_1/2 setCount_1_load/17 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 tmp_5/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="4" slack="3"/>
<pin id="308" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_26/11 tmp_16/15 "/>
</bind>
</comp>

<comp id="311" class="1004" name="grp_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="0"/>
<pin id="313" dir="0" index="1" bw="4" slack="3"/>
<pin id="314" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_28/11 tmp_17/15 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="1"/>
<pin id="319" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Image_load_1 Image_load "/>
</bind>
</comp>

<comp id="324" class="1004" name="stg_21_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_21/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="stg_22_store_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_22/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="exitcond_flatten_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="indvar_flatten_next_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="0" index="1" bw="4" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j2_mid2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="4" slack="0"/>
<pin id="355" dir="0" index="2" bw="4" slack="0"/>
<pin id="356" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j2_mid2/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="i2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="4" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i2/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="i1_mid2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="4" slack="0"/>
<pin id="369" dir="0" index="2" bw="4" slack="0"/>
<pin id="370" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i1_mid2/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_30_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="6" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="j2_cast6_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast6/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_9_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="6" slack="0"/>
<pin id="393" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="tmp_s_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="6" slack="0"/>
<pin id="398" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="i1_cast9_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i1_cast9/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_cast_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="6" slack="1"/>
<pin id="406" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_7_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="4" slack="1"/>
<pin id="409" dir="0" index="1" bw="4" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="j2_cast7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="4" slack="1"/>
<pin id="414" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j2_cast7/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp4_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="4" slack="1"/>
<pin id="417" dir="0" index="1" bw="4" slack="0"/>
<pin id="418" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp4/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp4_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="4" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp4_cast/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_3_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="0" index="1" bw="6" slack="0"/>
<pin id="427" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_3_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tmp_4_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="7" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp5_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="4" slack="1"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/3 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp5_cast_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="4" slack="0"/>
<pin id="446" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp5_cast/3 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_10_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="4" slack="0"/>
<pin id="450" dir="0" index="1" bw="6" slack="0"/>
<pin id="451" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_10_cast_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="7" slack="0"/>
<pin id="456" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_11_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="sel_tmp_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="1"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="prevAbove_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="0"/>
<pin id="471" dir="0" index="2" bw="32" slack="0"/>
<pin id="472" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prevAbove/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_6_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="2"/>
<pin id="478" dir="0" index="1" bw="4" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_12_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sel_tmp2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp2/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="prevLeft_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="0"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prevLeft/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_13_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_14_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="511" class="1004" name="or_cond_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="517" class="1004" name="tmp_18_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="1"/>
<pin id="519" dir="0" index="1" bw="32" slack="1"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_18/5 "/>
</bind>
</comp>

<comp id="521" class="1004" name="temp_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="0"/>
<pin id="523" dir="0" index="1" bw="32" slack="1"/>
<pin id="524" dir="0" index="2" bw="32" slack="1"/>
<pin id="525" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="temp_4/5 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_19_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="0" index="1" bw="32" slack="1"/>
<pin id="530" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_19/5 "/>
</bind>
</comp>

<comp id="531" class="1004" name="max_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="32" slack="1"/>
<pin id="534" dir="0" index="2" bw="32" slack="1"/>
<pin id="535" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="max/5 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_20_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_i_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i/6 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_6_i_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="tmp_23_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="3"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/8 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_22_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="3"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_22/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_24_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="3"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_24/8 "/>
</bind>
</comp>

<comp id="568" class="1004" name="tmp_i5_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_i5/9 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_6_i8_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="0" index="1" bw="32" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6_i8/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_25_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="0" index="1" bw="32" slack="0"/>
<pin id="582" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/11 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_27_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="1"/>
<pin id="589" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_27/14 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_29_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_29/14 "/>
</bind>
</comp>

<comp id="598" class="1004" name="j_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="4" slack="10"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/14 "/>
</bind>
</comp>

<comp id="603" class="1004" name="label_1_load_load_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="7"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="label_1_load/17 "/>
</bind>
</comp>

<comp id="606" class="1004" name="label_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="label/17 "/>
</bind>
</comp>

<comp id="614" class="1004" name="tmp_15_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/17 "/>
</bind>
</comp>

<comp id="623" class="1004" name="setCount_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="setCount/17 "/>
</bind>
</comp>

<comp id="629" class="1004" name="stg_171_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="7"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_171/17 "/>
</bind>
</comp>

<comp id="634" class="1004" name="stg_172_store_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="7"/>
<pin id="637" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_172/17 "/>
</bind>
</comp>

<comp id="639" class="1005" name="label_1_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="32" slack="0"/>
<pin id="641" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="label_1 "/>
</bind>
</comp>

<comp id="646" class="1005" name="setCount_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="0"/>
<pin id="648" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="setCount_1 "/>
</bind>
</comp>

<comp id="656" class="1005" name="indvar_flatten_next_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="0"/>
<pin id="658" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="661" class="1005" name="j2_mid2_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="4" slack="1"/>
<pin id="663" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j2_mid2 "/>
</bind>
</comp>

<comp id="670" class="1005" name="i1_mid2_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i1_mid2 "/>
</bind>
</comp>

<comp id="677" class="1005" name="tmp_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="6" slack="1"/>
<pin id="679" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_s_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="3"/>
<pin id="684" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="688" class="1005" name="lbImage_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="1"/>
<pin id="690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="i1_cast9_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="3"/>
<pin id="696" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="i1_cast9 "/>
</bind>
</comp>

<comp id="699" class="1005" name="tmp_7_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="1" slack="1"/>
<pin id="701" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="704" class="1005" name="j2_cast7_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="3"/>
<pin id="706" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="j2_cast7 "/>
</bind>
</comp>

<comp id="709" class="1005" name="tmp_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="9"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="713" class="1005" name="lbImage_addr_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="1"/>
<pin id="715" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr_1 "/>
</bind>
</comp>

<comp id="718" class="1005" name="lbImage_addr_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="6" slack="1"/>
<pin id="720" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="lbImage_addr_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="prevAbove_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prevAbove "/>
</bind>
</comp>

<comp id="732" class="1005" name="prevLeft_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="prevLeft "/>
</bind>
</comp>

<comp id="741" class="1005" name="or_cond_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="1" slack="1"/>
<pin id="743" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="745" class="1005" name="temp_4_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_4 "/>
</bind>
</comp>

<comp id="754" class="1005" name="max_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="3"/>
<pin id="756" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="max "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_20_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_20 "/>
</bind>
</comp>

<comp id="763" class="1005" name="Image_addr_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="6" slack="1"/>
<pin id="765" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Image_addr "/>
</bind>
</comp>

<comp id="768" class="1005" name="set_addr_4_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="6" slack="1"/>
<pin id="770" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="set_addr_4 "/>
</bind>
</comp>

<comp id="773" class="1005" name="temp_3_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="32" slack="1"/>
<pin id="775" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_3 "/>
</bind>
</comp>

<comp id="781" class="1005" name="Image_addr_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="6" slack="1"/>
<pin id="783" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Image_addr_1 "/>
</bind>
</comp>

<comp id="786" class="1005" name="totalIntensity_addr_1_reg_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="6" slack="1"/>
<pin id="788" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="totalIntensity_addr_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="x_addr_1_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="6" slack="3"/>
<pin id="793" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="x_addr_1 "/>
</bind>
</comp>

<comp id="796" class="1005" name="y_addr_1_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="6" slack="3"/>
<pin id="798" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="y_addr_1 "/>
</bind>
</comp>

<comp id="801" class="1005" name="set_addr_3_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="1"/>
<pin id="803" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="set_addr_3 "/>
</bind>
</comp>

<comp id="806" class="1005" name="temp_reg_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="1"/>
<pin id="808" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_26_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_28_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="824" class="1005" name="j_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="4" slack="1"/>
<pin id="826" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="14" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="2" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="44" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="2" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="44" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="86" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="44" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="94" pin="3"/><net_sink comp="81" pin=3"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="44" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="44" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="129" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="142"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="44" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="137" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="44" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="145" pin="3"/><net_sink comp="112" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="44" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="44" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="44" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="4" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="179" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="200"><net_src comp="4" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="44" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="195" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="44" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="215"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="221"><net_src comp="8" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="44" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="237"><net_src comp="12" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="239"><net_src comp="232" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="243"><net_src comp="28" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="250"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="30" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="272"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="273" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="283"><net_src comp="277" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="294"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="81" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="20" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="112" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="305" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="315"><net_src comp="112" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="311" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="320"><net_src comp="112" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="321"><net_src comp="317" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="322"><net_src comp="317" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="323"><net_src comp="317" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="328"><net_src comp="26" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="333"><net_src comp="20" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="338"><net_src comp="244" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="244" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="34" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="266" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="36" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="266" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="255" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="38" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="371"><net_src comp="346" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="360" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="255" pin="4"/><net_sink comp="366" pin=2"/></net>

<net id="377"><net_src comp="366" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="40" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="42" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="352" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="386" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="378" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="399"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="411"><net_src comp="30" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="419"><net_src comp="36" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="423"><net_src comp="415" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="428"><net_src comp="420" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="404" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="424" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="430" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="443"><net_src comp="56" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="439" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="452"><net_src comp="444" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="404" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="454" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="467"><net_src comp="299" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="58" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="81" pin="2"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="30" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="81" pin="5"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="20" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="476" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="481" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="498"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="58" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="81" pin="5"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="58" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="58" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="501" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="506" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="526"><net_src comp="517" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="536"><net_src comp="527" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="541"><net_src comp="531" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="58" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="546"><net_src comp="277" pin="4"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="552"><net_src comp="273" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="124" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="561"><net_src comp="558" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="565"><net_src comp="562" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="571"><net_src comp="288" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="577"><net_src comp="284" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="124" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="160" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="112" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="585"><net_src comp="579" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="590"><net_src comp="187" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="586" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="596"><net_src comp="191" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="592" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="602"><net_src comp="38" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="610"><net_src comp="603" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="26" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="612"><net_src comp="606" pin="2"/><net_sink comp="81" pin=1"/></net>

<net id="613"><net_src comp="606" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="617"><net_src comp="296" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="621"><net_src comp="614" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="622"><net_src comp="614" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="627"><net_src comp="296" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="26" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="606" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="642"><net_src comp="66" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="649"><net_src comp="70" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="659"><net_src comp="340" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="664"><net_src comp="352" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="668"><net_src comp="661" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="669"><net_src comp="661" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="673"><net_src comp="366" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="255" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="680"><net_src comp="378" pin="3"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="685"><net_src comp="396" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="691"><net_src comp="74" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="697"><net_src comp="401" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="702"><net_src comp="407" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="707"><net_src comp="412" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="712"><net_src comp="299" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="86" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="721"><net_src comp="94" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="81" pin=3"/></net>

<net id="726"><net_src comp="468" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="729"><net_src comp="723" pin="1"/><net_sink comp="521" pin=1"/></net>

<net id="730"><net_src comp="723" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="731"><net_src comp="723" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="735"><net_src comp="493" pin="3"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="738"><net_src comp="732" pin="1"/><net_sink comp="521" pin=2"/></net>

<net id="739"><net_src comp="732" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="740"><net_src comp="732" pin="1"/><net_sink comp="531" pin=2"/></net>

<net id="744"><net_src comp="511" pin="2"/><net_sink comp="741" pin=0"/></net>

<net id="748"><net_src comp="521" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="750"><net_src comp="745" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="751"><net_src comp="745" pin="1"/><net_sink comp="81" pin=4"/></net>

<net id="752"><net_src comp="745" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="753"><net_src comp="745" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="757"><net_src comp="531" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="762"><net_src comp="537" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="105" pin="3"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="771"><net_src comp="117" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="776"><net_src comp="124" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="784"><net_src comp="145" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="789"><net_src comp="153" pin="3"/><net_sink comp="786" pin=0"/></net>

<net id="790"><net_src comp="786" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="794"><net_src comp="165" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="799"><net_src comp="172" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="804"><net_src comp="179" pin="3"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="809"><net_src comp="124" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="810"><net_src comp="806" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="817"><net_src comp="305" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="822"><net_src comp="311" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="827"><net_src comp="598" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="266" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Image_r | {}
	Port: lbImage | {}
	Port: set | {}
	Port: status | {}
	Port: totalIntensity | {}
	Port: x_r | {}
	Port: y_r | {}
  - Chain level:
	State 1
		stg_21 : 1
		stg_22 : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_29 : 2
		exitcond4 : 1
		j2_mid2 : 2
		i2 : 1
		i1_mid2 : 2
		tmp_30 : 3
		tmp : 4
		j2_cast6 : 3
		tmp_9 : 5
		tmp_s : 6
		lbImage_addr : 7
		lbImage_load : 8
		stg_42 : 1
	State 3
		tmp_1 : 1
		stg_52 : 2
		tmp_3 : 1
		tmp_3_cast : 2
		tmp_4 : 3
		lbImage_addr_1 : 4
		lbImage_load_1 : 5
		tmp5_cast : 1
		tmp_10 : 2
		tmp_10_cast : 3
		tmp_11 : 4
		lbImage_addr_2 : 5
		lbImage_load_2 : 6
	State 4
		tmp_5 : 1
		sel_tmp : 2
		prevAbove : 2
		tmp_12 : 1
		sel_tmp2 : 2
		prevLeft : 2
	State 5
		or_cond : 1
		stg_79 : 1
		temp_4 : 1
		max : 1
		tmp_20 : 2
		stg_85 : 3
		Image_load : 1
	State 6
		tmp_i : 1
		set_addr_4 : 2
		temp_3 : 3
	State 7
		tmp_6_i : 1
		stg_94 : 2
		empty : 1
	State 8
		set_addr_2 : 1
		stg_101 : 2
		set_addr_1 : 1
		stg_105 : 2
		Image_load_1 : 1
		totalIntensity_addr_1 : 1
		totalIntensity_load : 2
		x_addr_1 : 1
		y_addr_1 : 1
	State 9
		tmp_i5 : 1
		set_addr_3 : 2
		temp : 3
	State 10
		tmp_6_i8 : 1
		stg_121 : 2
		empty_8 : 1
	State 11
		tmp_25 : 1
		stg_129 : 2
		tmp_26 : 1
		tmp_28 : 1
	State 12
	State 13
	State 14
		tmp_27 : 1
		stg_140 : 2
		tmp_29 : 1
		stg_143 : 2
	State 15
		tmp_16 : 1
		tmp_17 : 1
	State 16
	State 17
		label : 1
		stg_156 : 2
		tmp_15 : 1
		set_addr : 2
		stg_159 : 3
		status_addr : 2
		stg_161 : 3
		totalIntensity_addr : 2
		stg_163 : 3
		x_addr : 2
		stg_166 : 3
		y_addr : 2
		stg_169 : 3
		setCount : 1
		stg_171 : 2
		stg_172 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_299         |    0    |    0    |    40   |
|          |   exitcond_flatten_fu_334  |    0    |    0    |    7    |
|          |      exitcond4_fu_346      |    0    |    0    |    4    |
|          |        tmp_7_fu_407        |    0    |    0    |    4    |
|          |        tmp_6_fu_476        |    0    |    0    |    4    |
|          |        tmp_12_fu_481       |    0    |    0    |    40   |
|   icmp   |        tmp_13_fu_501       |    0    |    0    |    40   |
|          |        tmp_14_fu_506       |    0    |    0    |    40   |
|          |        tmp_18_fu_517       |    0    |    0    |    40   |
|          |        tmp_19_fu_527       |    0    |    0    |    40   |
|          |        tmp_20_fu_537       |    0    |    0    |    40   |
|          |       tmp_6_i_fu_548       |    0    |    0    |    40   |
|          |       tmp_6_i8_fu_573      |    0    |    0    |    40   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_340 |    0    |    0    |    7    |
|          |          i2_fu_360         |    0    |    0    |    4    |
|          |        tmp_9_fu_390        |    0    |    0    |    6    |
|          |        tmp_3_fu_424        |    0    |    0    |    6    |
|          |         tmp5_fu_439        |    0    |    0    |    4    |
|    add   |        tmp_10_fu_448       |    0    |    0    |    6    |
|          |        tmp_25_fu_579       |    0    |    0    |    32   |
|          |        tmp_27_fu_586       |    0    |    0    |    32   |
|          |        tmp_29_fu_592       |    0    |    0    |    32   |
|          |          j_fu_598          |    0    |    0    |    4    |
|          |        label_fu_606        |    0    |    0    |    32   |
|          |       setCount_fu_623      |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|          |       j2_mid2_fu_352       |    0    |    0    |    4    |
|          |       i1_mid2_fu_366       |    0    |    0    |    4    |
|  select  |      prevAbove_fu_468      |    0    |    0    |    32   |
|          |       prevLeft_fu_493      |    0    |    0    |    32   |
|          |        temp_4_fu_521       |    0    |    0    |    32   |
|          |         max_fu_531         |    0    |    0    |    32   |
|----------|----------------------------|---------|---------|---------|
|    xor   |         tmp4_fu_415        |    0    |    0    |    7    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_305         |    2    |    0    |    0    |
|          |         grp_fu_311         |    2    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    or    |       sel_tmp_fu_463       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_487      |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    and   |       or_cond_fu_511       |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_30_fu_374       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_fu_378         |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       j2_cast6_fu_386      |    0    |    0    |    0    |
|          |        tmp_s_fu_396        |    0    |    0    |    0    |
|          |       i1_cast9_fu_401      |    0    |    0    |    0    |
|          |       tmp_cast_fu_404      |    0    |    0    |    0    |
|          |       j2_cast7_fu_412      |    0    |    0    |    0    |
|   zext   |        tmp_4_fu_434        |    0    |    0    |    0    |
|          |        tmp_11_fu_458       |    0    |    0    |    0    |
|          |        tmp_23_fu_554       |    0    |    0    |    0    |
|          |        tmp_22_fu_558       |    0    |    0    |    0    |
|          |        tmp_24_fu_562       |    0    |    0    |    0    |
|          |        tmp_15_fu_614       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      tmp4_cast_fu_420      |    0    |    0    |    0    |
|          |      tmp_3_cast_fu_430     |    0    |    0    |    0    |
|   sext   |      tmp5_cast_fu_444      |    0    |    0    |    0    |
|          |     tmp_10_cast_fu_454     |    0    |    0    |    0    |
|          |        tmp_i_fu_543        |    0    |    0    |    0    |
|          |        tmp_i5_fu_568       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |    0    |   722   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|     Image_addr_1_reg_781    |    6   |
|      Image_addr_reg_763     |    6   |
|       i1_cast9_reg_694      |   32   |
|       i1_mid2_reg_670       |    4   |
|          i1_reg_251         |    4   |
| indvar_flatten_next_reg_656 |    7   |
|    indvar_flatten_reg_240   |    7   |
|       j2_cast7_reg_704      |   32   |
|       j2_mid2_reg_661       |    4   |
|          j2_reg_262         |    4   |
|          j_reg_824          |    4   |
|       label_1_reg_639       |   32   |
|    lbImage_addr_1_reg_713   |    6   |
|    lbImage_addr_2_reg_718   |    6   |
|     lbImage_addr_reg_688    |    6   |
|         max_reg_754         |   32   |
|       or_cond_reg_741       |    1   |
|      prevAbove_reg_723      |   32   |
|       prevLeft_reg_732      |   32   |
|           reg_317           |   32   |
|      setCount_1_reg_646     |   32   |
|      set_addr_3_reg_801     |    6   |
|      set_addr_4_reg_768     |    6   |
|        temp_3_reg_773       |   32   |
|        temp_4_reg_745       |   32   |
|       temp_i4_reg_284       |   32   |
|        temp_i_reg_273       |   32   |
|         temp_reg_806        |   32   |
|        tmp_1_reg_709        |    1   |
|        tmp_20_reg_759       |    1   |
|        tmp_26_reg_814       |   32   |
|        tmp_28_reg_819       |   32   |
|        tmp_7_reg_699        |    1   |
|         tmp_reg_677         |    6   |
|        tmp_s_reg_682        |   64   |
|totalIntensity_addr_1_reg_786|    6   |
|       x_addr_1_reg_791      |    6   |
|       y_addr_1_reg_796      |    6   |
+-----------------------------+--------+
|            Total            |   648  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_81 |  p0  |   4  |   6  |   24   ||    6    |
|  grp_access_fu_81 |  p3  |   3  |   6  |   18   ||    6    |
| grp_access_fu_112 |  p0  |   4  |   6  |   24   ||    6    |
| grp_access_fu_124 |  p0  |   7  |   6  |   42   ||    6    |
| grp_access_fu_124 |  p1  |   3  |  32  |   96   ||    32   |
| grp_access_fu_160 |  p0  |   3  |   6  |   18   ||    6    |
| grp_access_fu_160 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_187 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_187 |  p1  |   2  |  32  |   64   ||    32   |
| grp_access_fu_191 |  p0  |   2  |   6  |   12   ||    6    |
| grp_access_fu_191 |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_305    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_311    |  p0  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   566  ||  20.791 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   722  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   234  |
|  Register |    -   |    -   |   648  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   20   |   648  |   956  |
+-----------+--------+--------+--------+--------+
