#! /opt/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20251012-44-g44611f830)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/va_math.vpi";
:vpi_module "/opt/oss-cad-suite/lib/ivl/v2009.vpi";
S_0x55557e6e6820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55557e6fb4c0 .scope module, "tb_spi_master_wb" "tb_spi_master_wb" 3 3;
 .timescale -9 -12;
P_0x55557e70f340 .param/l "ADDR_CR" 1 3 41, C4<00001000>;
P_0x55557e70f380 .param/l "ADDR_CR1" 1 3 45, C4<00011000>;
P_0x55557e70f3c0 .param/l "ADDR_CS" 1 3 42, C4<00001100>;
P_0x55557e70f400 .param/l "ADDR_DATA" 1 3 39, C4<00000000>;
P_0x55557e70f440 .param/l "ADDR_FIFO_CTRL" 1 3 43, C4<00010000>;
P_0x55557e70f480 .param/l "ADDR_FIFO_STAT" 1 3 44, C4<00010100>;
P_0x55557e70f4c0 .param/l "ADDR_SR" 1 3 40, C4<00000100>;
P_0x55557e70f500 .param/l "ADDR_WIDTH" 1 3 5, +C4<00000000000000000000000000100000>;
P_0x55557e70f540 .param/l "DATA_WIDTH" 1 3 6, +C4<00000000000000000000000000100000>;
L_0x55557e7577d0 .functor BUFZ 1, L_0x55557e7456e0, C4<0>, C4<0>, C4<0>;
v0x55557e742260_0 .var "dma_rx_ack", 0 0;
v0x55557e742320_0 .net "dma_rx_req", 0 0, L_0x55557e7450a0;  1 drivers
v0x55557e742410_0 .var "dma_tx_ack", 0 0;
v0x55557e7424b0_0 .net "dma_tx_req", 0 0, L_0x55557e744ee0;  1 drivers
v0x55557e7425a0_0 .net "intr", 0 0, L_0x55557e744e70;  1 drivers
v0x55557e7426e0_0 .net "spi_cs_n", 0 0, L_0x55557e744dd0;  1 drivers
v0x55557e7427d0_0 .net "spi_miso", 0 0, L_0x55557e7577d0;  1 drivers
v0x55557e7428c0_0 .net "spi_mosi", 0 0, L_0x55557e7456e0;  1 drivers
v0x55557e7429b0_0 .net "spi_sclk", 0 0, L_0x55557e745560;  1 drivers
v0x55557e742a50_0 .net "wb_ack_o", 0 0, v0x55557e723ce0_0;  1 drivers
v0x55557e742b40_0 .var "wb_adr_i", 31 0;
v0x55557e742c30_0 .var "wb_bte_i", 1 0;
v0x55557e742cd0_0 .var "wb_clk_i", 0 0;
v0x55557e742d70_0 .var "wb_cti_i", 2 0;
v0x55557e742e50_0 .var "wb_cyc_i", 0 0;
v0x55557e742f40_0 .var "wb_dat_i", 31 0;
v0x55557e743050_0 .net "wb_dat_o", 31 0, L_0x55557e6f6b50;  1 drivers
L_0x7b1fe4343018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557e743160_0 .net "wb_err_o", 0 0, L_0x7b1fe4343018;  1 drivers
v0x55557e743250_0 .var "wb_rst_i", 0 0;
v0x55557e743340_0 .var "wb_sel_i", 3 0;
v0x55557e743450_0 .var "wb_stb_i", 0 0;
v0x55557e743540_0 .var "wb_we_i", 0 0;
E_0x55557e68fe70 .event anyedge, v0x55557e73df90_0;
S_0x55557e6fc550 .scope begin, "$unm_blk_53" "$unm_blk_53" 3 123, 3 123 0, S_0x55557e6fb4c0;
 .timescale -9 -12;
v0x55557e6f6c60_0 .var "read_val", 31 0;
S_0x55557e6f8fd0 .scope module, "dut" "spi_master_wb" 3 52, 4 7 0, S_0x55557e6fb4c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "adr_i";
    .port_info 3 /INPUT 32 "dat_i";
    .port_info 4 /OUTPUT 32 "dat_o";
    .port_info 5 /INPUT 1 "we_i";
    .port_info 6 /INPUT 4 "sel_i";
    .port_info 7 /INPUT 1 "stb_i";
    .port_info 8 /INPUT 1 "cyc_i";
    .port_info 9 /OUTPUT 1 "ack_o";
    .port_info 10 /OUTPUT 1 "err_o";
    .port_info 11 /OUTPUT 1 "spi_sclk";
    .port_info 12 /OUTPUT 1 "spi_mosi";
    .port_info 13 /INPUT 1 "spi_miso";
    .port_info 14 /OUTPUT 1 "spi_cs_n";
    .port_info 15 /OUTPUT 1 "intr";
    .port_info 16 /OUTPUT 1 "dma_tx_req";
    .port_info 17 /INPUT 1 "dma_tx_ack";
    .port_info 18 /OUTPUT 1 "dma_rx_req";
    .port_info 19 /INPUT 1 "dma_rx_ack";
P_0x55557e723590 .param/l "ADDR_WIDTH" 0 4 8, +C4<00000000000000000000000000100000>;
P_0x55557e7235d0 .param/l "DATA_WIDTH" 0 4 9, +C4<00000000000000000000000000100000>;
P_0x55557e723610 .param/l "FIFO_DEPTH" 0 4 10, +C4<00000000000000000000000000000100>;
v0x55557e73f770_0 .net "ack_o", 0 0, v0x55557e723ce0_0;  alias, 1 drivers
v0x55557e73f830_0 .net "adr_i", 31 0, v0x55557e742b40_0;  1 drivers
v0x55557e73f8d0_0 .net "busy", 0 0, L_0x55557e7453b0;  1 drivers
v0x55557e73f9c0_0 .net "clk_div", 7 0, L_0x55557e743de0;  1 drivers
v0x55557e73fab0_0 .net "clk_i", 0 0, v0x55557e742cd0_0;  1 drivers
v0x55557e73fba0_0 .net "cpha", 0 0, L_0x55557e743d40;  1 drivers
v0x55557e73fc90_0 .net "cpol", 0 0, L_0x55557e743ca0;  1 drivers
v0x55557e73fd80_0 .net "cyc_i", 0 0, v0x55557e742e50_0;  1 drivers
v0x55557e73fe20_0 .net "dat_i", 31 0, v0x55557e742f40_0;  1 drivers
v0x55557e73fec0_0 .net "dat_o", 31 0, L_0x55557e6f6b50;  alias, 1 drivers
v0x55557e73ff60_0 .net "dma_rx_ack", 0 0, v0x55557e742260_0;  1 drivers
v0x55557e740000_0 .net "dma_rx_req", 0 0, L_0x55557e7450a0;  alias, 1 drivers
v0x55557e7400a0_0 .net "dma_tx_ack", 0 0, v0x55557e742410_0;  1 drivers
v0x55557e740140_0 .net "dma_tx_req", 0 0, L_0x55557e744ee0;  alias, 1 drivers
v0x55557e7401e0_0 .net "done_intr", 0 0, v0x55557e73ae90_0;  1 drivers
v0x55557e740280_0 .net "enable", 0 0, L_0x55557e743c00;  1 drivers
v0x55557e740370_0 .net "err_o", 0 0, L_0x7b1fe4343018;  alias, 1 drivers
v0x55557e740410_0 .net "intr", 0 0, L_0x55557e744e70;  alias, 1 drivers
v0x55557e7404b0_0 .net "loopback", 0 0, L_0x55557e744400;  1 drivers
v0x55557e7405a0_0 .net "lsb_first", 0 0, L_0x55557e744360;  1 drivers
v0x55557e740690_0 .net "reg_addr", 31 0, L_0x55557e6febc0;  1 drivers
v0x55557e740780_0 .net "reg_rdata", 31 0, v0x55557e73e5a0_0;  1 drivers
v0x55557e740870_0 .net "reg_re", 0 0, L_0x55557e743b30;  1 drivers
v0x55557e740960_0 .net "reg_wdata", 31 0, L_0x55557e68feb0;  1 drivers
v0x55557e740a50_0 .net "reg_we", 0 0, L_0x55557e743760;  1 drivers
v0x55557e740b40_0 .net "rst_i", 0 0, v0x55557e743250_0;  1 drivers
v0x55557e740be0_0 .net "rx_almost_empty", 0 0, L_0x55557e757430;  1 drivers
v0x55557e740c80_0 .net "rx_data_bus", 31 0, L_0x55557e7569b0;  1 drivers
v0x55557e740d20_0 .net "rx_empty", 0 0, L_0x55557e756e80;  1 drivers
v0x55557e740dc0_0 .net "rx_pop", 0 0, L_0x55557e7448f0;  1 drivers
v0x55557e740e60_0 .net "sel_i", 3 0, v0x55557e743340_0;  1 drivers
v0x55557e740f00_0 .net "spi_cs_n", 0 0, L_0x55557e744dd0;  alias, 1 drivers
v0x55557e740fa0_0 .net "spi_miso", 0 0, L_0x55557e7577d0;  alias, 1 drivers
v0x55557e741250_0 .net "spi_mosi", 0 0, L_0x55557e7456e0;  alias, 1 drivers
v0x55557e7412f0_0 .net "spi_sclk", 0 0, L_0x55557e745560;  alias, 1 drivers
v0x55557e741390_0 .net "stb_i", 0 0, v0x55557e743450_0;  1 drivers
v0x55557e741430_0 .net "tx_almost_full", 0 0, L_0x55557e756230;  1 drivers
v0x55557e7414d0_0 .net "tx_data_bus", 31 0, L_0x55557e744590;  1 drivers
v0x55557e741570_0 .net "tx_full", 0 0, L_0x55557e755c60;  1 drivers
v0x55557e741610_0 .net "tx_push", 0 0, L_0x55557e744960;  1 drivers
v0x55557e7416b0_0 .net "we_i", 0 0, v0x55557e743540_0;  1 drivers
v0x55557e741750_0 .net "word_len", 5 0, L_0x55557e744180;  1 drivers
L_0x55557e7451d0 .reduce/nor v0x55557e743250_0;
L_0x55557e7576a0 .reduce/nor v0x55557e743250_0;
S_0x55557e6f03a0 .scope module, "adapter_inst" "wb_slave_adapter" 4 72, 5 13 0, S_0x55557e6f8fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 32 "wb_adr_i";
    .port_info 3 /INPUT 32 "wb_dat_i";
    .port_info 4 /OUTPUT 32 "wb_dat_o";
    .port_info 5 /INPUT 1 "wb_we_i";
    .port_info 6 /INPUT 1 "wb_stb_i";
    .port_info 7 /INPUT 1 "wb_cyc_i";
    .port_info 8 /INPUT 4 "wb_sel_i";
    .port_info 9 /OUTPUT 1 "wb_ack_o";
    .port_info 10 /OUTPUT 1 "wb_err_o";
    .port_info 11 /OUTPUT 1 "wb_stall_o";
    .port_info 12 /OUTPUT 32 "reg_addr";
    .port_info 13 /OUTPUT 32 "reg_wdata";
    .port_info 14 /INPUT 32 "reg_rdata";
    .port_info 15 /OUTPUT 1 "reg_we";
    .port_info 16 /OUTPUT 1 "reg_re";
    .port_info 17 /OUTPUT 4 "reg_be";
P_0x55557e706b10 .param/l "ADDR_WIDTH" 0 5 14, +C4<00000000000000000000000000100000>;
P_0x55557e706b50 .param/l "DATA_WIDTH" 0 5 15, +C4<00000000000000000000000000100000>;
L_0x55557e6f6b50 .functor BUFZ 32, v0x55557e73e5a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55557e6febc0 .functor BUFZ 32, v0x55557e742b40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55557e68feb0 .functor BUFZ 32, v0x55557e742f40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55557e68fd00 .functor BUFZ 4, v0x55557e743340_0, C4<0000>, C4<0000>, C4<0000>;
L_0x55557e70d2b0 .functor AND 1, v0x55557e742e50_0, v0x55557e743450_0, C4<1>, C4<1>;
L_0x55557e708950 .functor AND 1, L_0x55557e70d2b0, v0x55557e743540_0, C4<1>, C4<1>;
L_0x55557e743760 .functor AND 1, L_0x55557e708950, L_0x55557e7436c0, C4<1>, C4<1>;
L_0x55557e743870 .functor AND 1, v0x55557e742e50_0, v0x55557e743450_0, C4<1>, C4<1>;
L_0x55557e743b30 .functor AND 1, L_0x55557e743870, L_0x55557e743a00, C4<1>, C4<1>;
v0x55557e6fdb60_0 .net *"_ivl_15", 0 0, L_0x55557e70d2b0;  1 drivers
v0x55557e6fdc00_0 .net *"_ivl_17", 0 0, L_0x55557e708950;  1 drivers
v0x55557e6fed10_0 .net *"_ivl_19", 0 0, L_0x55557e7436c0;  1 drivers
v0x55557e6fede0_0 .net *"_ivl_23", 0 0, L_0x55557e743870;  1 drivers
v0x55557e629910_0 .net *"_ivl_25", 0 0, L_0x55557e743a00;  1 drivers
v0x55557e723ce0_0 .var "ack_q", 0 0;
v0x55557e723da0_0 .net "reg_addr", 31 0, L_0x55557e6febc0;  alias, 1 drivers
v0x55557e723e80_0 .net "reg_be", 3 0, L_0x55557e68fd00;  1 drivers
v0x55557e723f60_0 .net "reg_rdata", 31 0, v0x55557e73e5a0_0;  alias, 1 drivers
v0x55557e724040_0 .net "reg_re", 0 0, L_0x55557e743b30;  alias, 1 drivers
v0x55557e724100_0 .net "reg_wdata", 31 0, L_0x55557e68feb0;  alias, 1 drivers
v0x55557e7241e0_0 .net "reg_we", 0 0, L_0x55557e743760;  alias, 1 drivers
v0x55557e7242a0_0 .net "wb_ack_o", 0 0, v0x55557e723ce0_0;  alias, 1 drivers
v0x55557e724360_0 .net "wb_adr_i", 31 0, v0x55557e742b40_0;  alias, 1 drivers
v0x55557e724440_0 .net "wb_clk_i", 0 0, v0x55557e742cd0_0;  alias, 1 drivers
v0x55557e724500_0 .net "wb_cyc_i", 0 0, v0x55557e742e50_0;  alias, 1 drivers
v0x55557e7245c0_0 .net "wb_dat_i", 31 0, v0x55557e742f40_0;  alias, 1 drivers
v0x55557e7246a0_0 .net "wb_dat_o", 31 0, L_0x55557e6f6b50;  alias, 1 drivers
v0x55557e724780_0 .net "wb_err_o", 0 0, L_0x7b1fe4343018;  alias, 1 drivers
v0x55557e724840_0 .net "wb_rst_i", 0 0, v0x55557e743250_0;  alias, 1 drivers
v0x55557e724900_0 .net "wb_sel_i", 3 0, v0x55557e743340_0;  alias, 1 drivers
L_0x7b1fe4343060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55557e7249e0_0 .net "wb_stall_o", 0 0, L_0x7b1fe4343060;  1 drivers
v0x55557e724aa0_0 .net "wb_stb_i", 0 0, v0x55557e743450_0;  alias, 1 drivers
v0x55557e724b60_0 .net "wb_we_i", 0 0, v0x55557e743540_0;  alias, 1 drivers
E_0x55557e68fe30 .event posedge, v0x55557e724840_0, v0x55557e724440_0;
L_0x55557e7436c0 .reduce/nor v0x55557e723ce0_0;
L_0x55557e743a00 .reduce/nor v0x55557e743540_0;
S_0x55557e6f1810 .scope module, "core_inst" "spi_master_core" 4 135, 6 7 0, S_0x55557e6f8fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "sclk";
    .port_info 3 /OUTPUT 1 "mosi";
    .port_info 4 /INPUT 1 "miso";
    .port_info 5 /INPUT 32 "tx_data";
    .port_info 6 /INPUT 1 "tx_push";
    .port_info 7 /OUTPUT 1 "tx_full";
    .port_info 8 /OUTPUT 1 "tx_almost_full";
    .port_info 9 /OUTPUT 32 "rx_data";
    .port_info 10 /INPUT 1 "rx_pop";
    .port_info 11 /OUTPUT 1 "rx_empty";
    .port_info 12 /OUTPUT 1 "rx_almost_empty";
    .port_info 13 /INPUT 1 "cpol";
    .port_info 14 /INPUT 1 "cpha";
    .port_info 15 /INPUT 8 "clk_div";
    .port_info 16 /INPUT 6 "word_len";
    .port_info 17 /INPUT 1 "lsb_first";
    .port_info 18 /INPUT 1 "loopback";
    .port_info 19 /INPUT 1 "enable";
    .port_info 20 /OUTPUT 1 "busy";
    .port_info 21 /OUTPUT 1 "done_intr";
P_0x55557e724f20 .param/l "FIFO_DEPTH" 0 6 8, +C4<00000000000000000000000000000100>;
enum0x55557e6517f0 .enum4 (2)
   "IDLE" 2'b00,
   "LOAD" 2'b01,
   "TRANSFER" 2'b10,
   "DONE" 2'b11
 ;
L_0x55557e7453b0 .functor OR 1, L_0x55557e745270, L_0x55557e745310, C4<0>, C4<0>;
L_0x55557e7456e0 .functor BUFZ 1, v0x55557e73b420_0, C4<0>, C4<0>, C4<0>;
L_0x7b1fe43431c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55557e73a400_0 .net/2u *"_ivl_0", 1 0, L_0x7b1fe43431c8;  1 drivers
v0x55557e73a500_0 .net *"_ivl_10", 0 0, L_0x55557e745420;  1 drivers
v0x55557e73a5c0_0 .net *"_ivl_2", 0 0, L_0x55557e745270;  1 drivers
v0x55557e73a660_0 .net *"_ivl_5", 0 0, L_0x55557e745310;  1 drivers
L_0x7b1fe4343210 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x55557e73a720_0 .net/2u *"_ivl_8", 1 0, L_0x7b1fe4343210;  1 drivers
v0x55557e73a850_0 .net "active_miso", 0 0, L_0x55557e745750;  1 drivers
v0x55557e73a910_0 .var "bit_cnt", 5 0;
v0x55557e73a9f0_0 .net "busy", 0 0, L_0x55557e7453b0;  alias, 1 drivers
v0x55557e73aab0_0 .net "clk", 0 0, v0x55557e742cd0_0;  alias, 1 drivers
v0x55557e73ab50_0 .var "clk_cnt", 7 0;
v0x55557e73ac30_0 .net "clk_div", 7 0, L_0x55557e743de0;  alias, 1 drivers
v0x55557e73ad10_0 .net "cpha", 0 0, L_0x55557e743d40;  alias, 1 drivers
v0x55557e73add0_0 .net "cpol", 0 0, L_0x55557e743ca0;  alias, 1 drivers
v0x55557e73ae90_0 .var "done_intr", 0 0;
v0x55557e73af50_0 .net "enable", 0 0, L_0x55557e743c00;  alias, 1 drivers
v0x55557e73b010_0 .net "loopback", 0 0, L_0x55557e744400;  alias, 1 drivers
v0x55557e73b0d0_0 .net "lsb_first", 0 0, L_0x55557e744360;  alias, 1 drivers
v0x55557e73b2a0_0 .net "miso", 0 0, L_0x55557e7577d0;  alias, 1 drivers
v0x55557e73b360_0 .net "mosi", 0 0, L_0x55557e7456e0;  alias, 1 drivers
v0x55557e73b420_0 .var "mosi_reg", 0 0;
v0x55557e73b4e0_0 .net "rst_n", 0 0, L_0x55557e7576a0;  1 drivers
v0x55557e73b580_0 .net "rx_almost_empty", 0 0, L_0x55557e757430;  alias, 1 drivers
v0x55557e73b620_0 .net "rx_data", 31 0, L_0x55557e7569b0;  alias, 1 drivers
v0x55557e73b6c0_0 .net "rx_empty", 0 0, L_0x55557e756e80;  alias, 1 drivers
v0x55557e73b790_0 .var "rx_fifo_in", 31 0;
v0x55557e73b860_0 .var "rx_fifo_push", 0 0;
v0x55557e73b930_0 .net "rx_pop", 0 0, L_0x55557e7448f0;  alias, 1 drivers
v0x55557e73ba00_0 .net "sclk", 0 0, L_0x55557e745560;  alias, 1 drivers
v0x55557e73baa0_0 .var "sclk_reg", 0 0;
v0x55557e73bb40_0 .var "shift_reg", 31 0;
v0x55557e73bbe0_0 .var "state", 1 0;
v0x55557e73bcc0_0 .net "tx_almost_full", 0 0, L_0x55557e756230;  alias, 1 drivers
v0x55557e73bd90_0 .net "tx_data", 31 0, L_0x55557e744590;  alias, 1 drivers
v0x55557e73be60_0 .net "tx_fifo_empty", 0 0, L_0x55557e755f20;  1 drivers
v0x55557e73bf30_0 .net "tx_fifo_out", 31 0, L_0x55557e745aa0;  1 drivers
v0x55557e73c000_0 .var "tx_fifo_pop", 0 0;
v0x55557e73c0d0_0 .net "tx_full", 0 0, L_0x55557e755c60;  alias, 1 drivers
v0x55557e73c1a0_0 .net "tx_push", 0 0, L_0x55557e744960;  alias, 1 drivers
v0x55557e73c270_0 .net "word_len", 5 0, L_0x55557e744180;  alias, 1 drivers
L_0x55557e745270 .cmp/ne 2, v0x55557e73bbe0_0, L_0x7b1fe43431c8;
L_0x55557e745310 .reduce/nor L_0x55557e755f20;
L_0x55557e745420 .cmp/eq 2, v0x55557e73bbe0_0, L_0x7b1fe4343210;
L_0x55557e745560 .functor MUXZ 1, L_0x55557e743ca0, v0x55557e73baa0_0, L_0x55557e745420, C4<>;
L_0x55557e745750 .functor MUXZ 1, L_0x55557e7577d0, v0x55557e73b420_0, L_0x55557e744400, C4<>;
L_0x55557e756740 .reduce/nor L_0x55557e743c00;
L_0x55557e757600 .reduce/nor L_0x55557e743c00;
S_0x55557e6f28a0 .scope module, "rx_fifo_inst" "sync_fifo" 6 100, 7 9 0, S_0x55557e6f1810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x55557e6ef320 .param/l "ALMOST_EMPTY_THRESH" 0 7 14, +C4<00000000000000000000000000000001>;
P_0x55557e6ef360 .param/l "ALMOST_FULL_THRESH" 0 7 13, +C4<00000000000000000000000000000011>;
P_0x55557e6ef3a0 .param/l "DEPTH" 0 7 11, +C4<00000000000000000000000000000100>;
P_0x55557e6ef3e0 .param/l "FWFT_MODE" 0 7 12, C4<1>;
P_0x55557e6ef420 .param/l "PTR_MAX" 1 7 46, C4<11>;
P_0x55557e6ef460 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
L_0x55557e756ff0 .functor BUFZ 3, v0x55557e726990_0, C4<000>, C4<000>, C4<000>;
v0x55557e725c70_0 .net *"_ivl_0", 31 0, L_0x55557e756ab0;  1 drivers
L_0x7b1fe43435b8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e725d70_0 .net *"_ivl_11", 28 0, L_0x7b1fe43435b8;  1 drivers
L_0x7b1fe4343600 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e725e50_0 .net/2u *"_ivl_12", 31 0, L_0x7b1fe4343600;  1 drivers
v0x55557e725f40_0 .net *"_ivl_18", 31 0, L_0x55557e757060;  1 drivers
L_0x7b1fe4343648 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e726020_0 .net *"_ivl_21", 28 0, L_0x7b1fe4343648;  1 drivers
L_0x7b1fe4343690 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55557e726150_0 .net/2u *"_ivl_22", 31 0, L_0x7b1fe4343690;  1 drivers
v0x55557e726230_0 .net *"_ivl_26", 31 0, L_0x55557e757340;  1 drivers
L_0x7b1fe43436d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e726310_0 .net *"_ivl_29", 28 0, L_0x7b1fe43436d8;  1 drivers
L_0x7b1fe4343528 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e7263f0_0 .net *"_ivl_3", 28 0, L_0x7b1fe4343528;  1 drivers
L_0x7b1fe4343720 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55557e7264d0_0 .net/2u *"_ivl_30", 31 0, L_0x7b1fe4343720;  1 drivers
L_0x7b1fe4343570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55557e7265b0_0 .net/2u *"_ivl_4", 31 0, L_0x7b1fe4343570;  1 drivers
v0x55557e726690_0 .net *"_ivl_8", 31 0, L_0x55557e756d40;  1 drivers
v0x55557e726770_0 .net "almost_empty", 0 0, L_0x55557e757430;  alias, 1 drivers
v0x55557e726830_0 .net "almost_full", 0 0, L_0x55557e757190;  1 drivers
v0x55557e7268f0_0 .net "clk", 0 0, v0x55557e742cd0_0;  alias, 1 drivers
v0x55557e726990_0 .var "count", 2 0;
v0x55557e726a50_0 .net "data_in", 31 0, v0x55557e73b790_0;  1 drivers
v0x55557e726b30_0 .net "data_out", 31 0, L_0x55557e7569b0;  alias, 1 drivers
v0x55557e726c10_0 .net "empty", 0 0, L_0x55557e756e80;  alias, 1 drivers
v0x55557e726cd0_0 .net "flush", 0 0, L_0x55557e757600;  1 drivers
v0x55557e726d90_0 .net "full", 0 0, L_0x55557e756bd0;  1 drivers
v0x55557e726e50_0 .net "level", 2 0, L_0x55557e756ff0;  1 drivers
v0x55557e726f30_0 .var "max_level", 2 0;
v0x55557e727010 .array "mem", 0 3, 31 0;
v0x55557e737100_0 .var "next_count", 2 0;
v0x55557e7371e0_0 .var "overflow", 0 0;
v0x55557e7372a0_0 .net "pop", 0 0, L_0x55557e7448f0;  alias, 1 drivers
v0x55557e737360_0 .net "push", 0 0, v0x55557e73b860_0;  1 drivers
v0x55557e737420_0 .var "rd_ptr", 1 0;
v0x55557e737500_0 .net "rst_n", 0 0, L_0x55557e7576a0;  alias, 1 drivers
v0x55557e7375c0_0 .var "underflow", 0 0;
v0x55557e737680_0 .var "wr_ptr", 1 0;
E_0x55557e68fdf0/0 .event negedge, v0x55557e737500_0;
E_0x55557e68fdf0/1 .event posedge, v0x55557e724440_0;
E_0x55557e68fdf0 .event/or E_0x55557e68fdf0/0, E_0x55557e68fdf0/1;
E_0x55557e68fd90/0 .event anyedge, v0x55557e726990_0, v0x55557e737360_0, v0x55557e726d90_0, v0x55557e7372a0_0;
E_0x55557e68fd90/1 .event anyedge, v0x55557e726c10_0;
E_0x55557e68fd90 .event/or E_0x55557e68fd90/0, E_0x55557e68fd90/1;
L_0x55557e756ab0 .concat [ 3 29 0 0], v0x55557e726990_0, L_0x7b1fe4343528;
L_0x55557e756bd0 .cmp/eq 32, L_0x55557e756ab0, L_0x7b1fe4343570;
L_0x55557e756d40 .concat [ 3 29 0 0], v0x55557e726990_0, L_0x7b1fe43435b8;
L_0x55557e756e80 .cmp/eq 32, L_0x55557e756d40, L_0x7b1fe4343600;
L_0x55557e757060 .concat [ 3 29 0 0], v0x55557e726990_0, L_0x7b1fe4343648;
L_0x55557e757190 .cmp/ge 32, L_0x55557e757060, L_0x7b1fe4343690;
L_0x55557e757340 .concat [ 3 29 0 0], v0x55557e726990_0, L_0x7b1fe43436d8;
L_0x55557e757430 .cmp/ge 32, L_0x7b1fe4343720, L_0x55557e757340;
S_0x55557e725840 .scope generate, "gen_fwft" "gen_fwft" 7 98, 7 98 0, S_0x55557e6f28a0;
 .timescale -9 -12;
L_0x55557e7569b0 .functor BUFZ 32, L_0x55557e756820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55557e6f6d00_0 .net *"_ivl_0", 31 0, L_0x55557e756820;  1 drivers
v0x55557e725aa0_0 .net *"_ivl_2", 3 0, L_0x55557e7568c0;  1 drivers
L_0x7b1fe43434e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55557e725b80_0 .net *"_ivl_5", 1 0, L_0x7b1fe43434e0;  1 drivers
L_0x55557e756820 .array/port v0x55557e727010, L_0x55557e7568c0;
L_0x55557e7568c0 .concat [ 2 2 0 0], v0x55557e737420_0, L_0x7b1fe43434e0;
S_0x55557e737940 .scope module, "tx_fifo_inst" "sync_fifo" 6 77, 7 9 0, S_0x55557e6f1810;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "push";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 1 "full";
    .port_info 6 /OUTPUT 1 "almost_full";
    .port_info 7 /OUTPUT 1 "overflow";
    .port_info 8 /INPUT 1 "pop";
    .port_info 9 /OUTPUT 32 "data_out";
    .port_info 10 /OUTPUT 1 "empty";
    .port_info 11 /OUTPUT 1 "almost_empty";
    .port_info 12 /OUTPUT 1 "underflow";
    .port_info 13 /OUTPUT 3 "level";
    .port_info 14 /OUTPUT 3 "max_level";
P_0x55557e737af0 .param/l "ALMOST_EMPTY_THRESH" 0 7 14, +C4<00000000000000000000000000000001>;
P_0x55557e737b30 .param/l "ALMOST_FULL_THRESH" 0 7 13, +C4<00000000000000000000000000000011>;
P_0x55557e737b70 .param/l "DEPTH" 0 7 11, +C4<00000000000000000000000000000100>;
P_0x55557e737bb0 .param/l "FWFT_MODE" 0 7 12, C4<1>;
P_0x55557e737bf0 .param/l "PTR_MAX" 1 7 46, C4<11>;
P_0x55557e737c30 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
L_0x55557e756090 .functor BUFZ 3, v0x55557e739370_0, C4<000>, C4<000>, C4<000>;
v0x55557e738650_0 .net *"_ivl_0", 31 0, L_0x55557e745b60;  1 drivers
L_0x7b1fe4343330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e738750_0 .net *"_ivl_11", 28 0, L_0x7b1fe4343330;  1 drivers
L_0x7b1fe4343378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e738830_0 .net/2u *"_ivl_12", 31 0, L_0x7b1fe4343378;  1 drivers
v0x55557e738920_0 .net *"_ivl_18", 31 0, L_0x55557e756100;  1 drivers
L_0x7b1fe43433c0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e738a00_0 .net *"_ivl_21", 28 0, L_0x7b1fe43433c0;  1 drivers
L_0x7b1fe4343408 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x55557e738b30_0 .net/2u *"_ivl_22", 31 0, L_0x7b1fe4343408;  1 drivers
v0x55557e738c10_0 .net *"_ivl_26", 31 0, L_0x55557e7563b0;  1 drivers
L_0x7b1fe4343450 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e738cf0_0 .net *"_ivl_29", 28 0, L_0x7b1fe4343450;  1 drivers
L_0x7b1fe43432a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55557e738dd0_0 .net *"_ivl_3", 28 0, L_0x7b1fe43432a0;  1 drivers
L_0x7b1fe4343498 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55557e738eb0_0 .net/2u *"_ivl_30", 31 0, L_0x7b1fe4343498;  1 drivers
L_0x7b1fe43432e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55557e738f90_0 .net/2u *"_ivl_4", 31 0, L_0x7b1fe43432e8;  1 drivers
v0x55557e739070_0 .net *"_ivl_8", 31 0, L_0x55557e755de0;  1 drivers
v0x55557e739150_0 .net "almost_empty", 0 0, L_0x55557e7565b0;  1 drivers
v0x55557e739210_0 .net "almost_full", 0 0, L_0x55557e756230;  alias, 1 drivers
v0x55557e7392d0_0 .net "clk", 0 0, v0x55557e742cd0_0;  alias, 1 drivers
v0x55557e739370_0 .var "count", 2 0;
v0x55557e739450_0 .net "data_in", 31 0, L_0x55557e744590;  alias, 1 drivers
v0x55557e739640_0 .net "data_out", 31 0, L_0x55557e745aa0;  alias, 1 drivers
v0x55557e739720_0 .net "empty", 0 0, L_0x55557e755f20;  alias, 1 drivers
v0x55557e7397e0_0 .net "flush", 0 0, L_0x55557e756740;  1 drivers
v0x55557e7398a0_0 .net "full", 0 0, L_0x55557e755c60;  alias, 1 drivers
v0x55557e739960_0 .net "level", 2 0, L_0x55557e756090;  1 drivers
v0x55557e739a40_0 .var "max_level", 2 0;
v0x55557e739b20 .array "mem", 0 3, 31 0;
v0x55557e739c00_0 .var "next_count", 2 0;
v0x55557e739ce0_0 .var "overflow", 0 0;
v0x55557e739da0_0 .net "pop", 0 0, v0x55557e73c000_0;  1 drivers
v0x55557e739e60_0 .net "push", 0 0, L_0x55557e744960;  alias, 1 drivers
v0x55557e739f20_0 .var "rd_ptr", 1 0;
v0x55557e73a000_0 .net "rst_n", 0 0, L_0x55557e7576a0;  alias, 1 drivers
v0x55557e73a0a0_0 .var "underflow", 0 0;
v0x55557e73a140_0 .var "wr_ptr", 1 0;
E_0x55557e64c230/0 .event anyedge, v0x55557e739370_0, v0x55557e739e60_0, v0x55557e7398a0_0, v0x55557e739da0_0;
E_0x55557e64c230/1 .event anyedge, v0x55557e739720_0;
E_0x55557e64c230 .event/or E_0x55557e64c230/0, E_0x55557e64c230/1;
L_0x55557e745b60 .concat [ 3 29 0 0], v0x55557e739370_0, L_0x7b1fe43432a0;
L_0x55557e755c60 .cmp/eq 32, L_0x55557e745b60, L_0x7b1fe43432e8;
L_0x55557e755de0 .concat [ 3 29 0 0], v0x55557e739370_0, L_0x7b1fe4343330;
L_0x55557e755f20 .cmp/eq 32, L_0x55557e755de0, L_0x7b1fe4343378;
L_0x55557e756100 .concat [ 3 29 0 0], v0x55557e739370_0, L_0x7b1fe43433c0;
L_0x55557e756230 .cmp/ge 32, L_0x55557e756100, L_0x7b1fe4343408;
L_0x55557e7563b0 .concat [ 3 29 0 0], v0x55557e739370_0, L_0x7b1fe4343450;
L_0x55557e7565b0 .cmp/ge 32, L_0x7b1fe4343498, L_0x55557e7563b0;
S_0x55557e738180 .scope generate, "gen_fwft" "gen_fwft" 7 98, 7 98 0, S_0x55557e737940;
 .timescale -9 -12;
L_0x55557e745aa0 .functor BUFZ 32, L_0x55557e745880, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55557e738380_0 .net *"_ivl_0", 31 0, L_0x55557e745880;  1 drivers
v0x55557e738480_0 .net *"_ivl_2", 3 0, L_0x55557e745920;  1 drivers
L_0x7b1fe4343258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55557e738560_0 .net *"_ivl_5", 1 0, L_0x7b1fe4343258;  1 drivers
L_0x55557e745880 .array/port v0x55557e739b20, L_0x55557e745920;
L_0x55557e745920 .concat [ 2 2 0 0], v0x55557e739f20_0, L_0x7b1fe4343258;
S_0x55557e73c570 .scope module, "regs_inst" "spi_master_registers" 4 98, 8 7 0, S_0x55557e6f8fd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "reg_we";
    .port_info 3 /INPUT 1 "reg_re";
    .port_info 4 /INPUT 32 "reg_addr";
    .port_info 5 /INPUT 32 "reg_wdata";
    .port_info 6 /OUTPUT 32 "reg_rdata";
    .port_info 7 /INPUT 32 "rx_data";
    .port_info 8 /INPUT 1 "tx_full";
    .port_info 9 /INPUT 1 "tx_almost_full";
    .port_info 10 /INPUT 1 "rx_empty";
    .port_info 11 /INPUT 1 "rx_almost_empty";
    .port_info 12 /INPUT 1 "busy";
    .port_info 13 /INPUT 1 "done_intr";
    .port_info 14 /OUTPUT 32 "tx_data";
    .port_info 15 /OUTPUT 1 "tx_push";
    .port_info 16 /OUTPUT 1 "rx_pop";
    .port_info 17 /OUTPUT 1 "cpol";
    .port_info 18 /OUTPUT 1 "cpha";
    .port_info 19 /OUTPUT 8 "clk_div";
    .port_info 20 /OUTPUT 6 "word_len";
    .port_info 21 /OUTPUT 1 "lsb_first";
    .port_info 22 /OUTPUT 1 "loopback";
    .port_info 23 /OUTPUT 1 "enable";
    .port_info 24 /OUTPUT 1 "spi_cs_n";
    .port_info 25 /OUTPUT 1 "intr";
    .port_info 26 /OUTPUT 1 "dma_tx_req";
    .port_info 27 /OUTPUT 1 "dma_rx_req";
P_0x55557e73c780 .param/l "ADDR_CR" 1 8 52, C4<00001000>;
P_0x55557e73c7c0 .param/l "ADDR_CR1" 1 8 56, C4<00011000>;
P_0x55557e73c800 .param/l "ADDR_CS" 1 8 53, C4<00001100>;
P_0x55557e73c840 .param/l "ADDR_DATA" 1 8 50, C4<00000000>;
P_0x55557e73c880 .param/l "ADDR_FIFO_CTRL" 1 8 54, C4<00010000>;
P_0x55557e73c8c0 .param/l "ADDR_FIFO_STAT" 1 8 55, C4<00010100>;
P_0x55557e73c900 .param/l "ADDR_SR" 1 8 51, C4<00000100>;
P_0x55557e73c940 .param/l "ADDR_WIDTH" 0 8 8, +C4<00000000000000000000000000100000>;
P_0x55557e73c980 .param/l "DATA_WIDTH" 0 8 9, +C4<00000000000000000000000000100000>;
L_0x55557e744590 .functor BUFZ 32, L_0x55557e68feb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55557e744960 .functor AND 1, L_0x55557e743760, L_0x55557e744850, C4<1>, C4<1>;
L_0x55557e7448f0 .functor AND 1, L_0x55557e743b30, L_0x55557e744b90, C4<1>, C4<1>;
L_0x55557e744e70 .functor BUFZ 1, v0x55557e73ae90_0, C4<0>, C4<0>, C4<0>;
L_0x7b1fe43430a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55557e73ceb0_0 .net/2u *"_ivl_10", 5 0, L_0x7b1fe43430a8;  1 drivers
v0x55557e73cfb0_0 .net *"_ivl_12", 0 0, L_0x55557e743fb0;  1 drivers
L_0x7b1fe43430f0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x55557e73d070_0 .net/2u *"_ivl_14", 5 0, L_0x7b1fe43430f0;  1 drivers
v0x55557e73d160_0 .net *"_ivl_17", 5 0, L_0x55557e744090;  1 drivers
v0x55557e73d240_0 .net *"_ivl_27", 7 0, L_0x55557e744720;  1 drivers
L_0x7b1fe4343138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55557e73d370_0 .net/2u *"_ivl_28", 7 0, L_0x7b1fe4343138;  1 drivers
v0x55557e73d450_0 .net *"_ivl_30", 0 0, L_0x55557e744850;  1 drivers
v0x55557e73d510_0 .net *"_ivl_35", 7 0, L_0x55557e744af0;  1 drivers
L_0x7b1fe4343180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55557e73d5f0_0 .net/2u *"_ivl_36", 7 0, L_0x7b1fe4343180;  1 drivers
v0x55557e73d6d0_0 .net *"_ivl_38", 0 0, L_0x55557e744b90;  1 drivers
v0x55557e73d790_0 .net *"_ivl_9", 5 0, L_0x55557e743f10;  1 drivers
v0x55557e73d870_0 .net "busy", 0 0, L_0x55557e7453b0;  alias, 1 drivers
v0x55557e73d910_0 .net "clk", 0 0, v0x55557e742cd0_0;  alias, 1 drivers
v0x55557e73da40_0 .net "clk_div", 7 0, L_0x55557e743de0;  alias, 1 drivers
v0x55557e73db10_0 .net "cpha", 0 0, L_0x55557e743d40;  alias, 1 drivers
v0x55557e73dbe0_0 .net "cpol", 0 0, L_0x55557e743ca0;  alias, 1 drivers
v0x55557e73dcb0_0 .net "dma_rx_req", 0 0, L_0x55557e7450a0;  alias, 1 drivers
v0x55557e73dd50_0 .net "dma_tx_req", 0 0, L_0x55557e744ee0;  alias, 1 drivers
v0x55557e73ddf0_0 .net "done_intr", 0 0, v0x55557e73ae90_0;  alias, 1 drivers
v0x55557e73dec0_0 .net "enable", 0 0, L_0x55557e743c00;  alias, 1 drivers
v0x55557e73df90_0 .net "intr", 0 0, L_0x55557e744e70;  alias, 1 drivers
v0x55557e73e030_0 .net "loopback", 0 0, L_0x55557e744400;  alias, 1 drivers
v0x55557e73e100_0 .net "lsb_first", 0 0, L_0x55557e744360;  alias, 1 drivers
v0x55557e73e1d0_0 .net "reg_addr", 31 0, L_0x55557e6febc0;  alias, 1 drivers
v0x55557e73e2a0_0 .var "reg_cr", 31 0;
v0x55557e73e340_0 .var "reg_cr1", 31 0;
v0x55557e73e3e0_0 .var "reg_cs", 31 0;
v0x55557e73e4c0_0 .var "reg_fifo_ctrl", 31 0;
v0x55557e73e5a0_0 .var "reg_rdata", 31 0;
v0x55557e73e690_0 .net "reg_re", 0 0, L_0x55557e743b30;  alias, 1 drivers
v0x55557e73e760_0 .net "reg_wdata", 31 0, L_0x55557e68feb0;  alias, 1 drivers
v0x55557e73e830_0 .net "reg_we", 0 0, L_0x55557e743760;  alias, 1 drivers
v0x55557e73e900_0 .net "rst_n", 0 0, L_0x55557e7451d0;  1 drivers
v0x55557e73ebb0_0 .net "rx_almost_empty", 0 0, L_0x55557e757430;  alias, 1 drivers
v0x55557e73ec50_0 .net "rx_data", 31 0, L_0x55557e7569b0;  alias, 1 drivers
v0x55557e73ecf0_0 .net "rx_empty", 0 0, L_0x55557e756e80;  alias, 1 drivers
v0x55557e73ede0_0 .net "rx_pop", 0 0, L_0x55557e7448f0;  alias, 1 drivers
v0x55557e73eed0_0 .net "spi_cs_n", 0 0, L_0x55557e744dd0;  alias, 1 drivers
v0x55557e73ef70_0 .net "tx_almost_full", 0 0, L_0x55557e756230;  alias, 1 drivers
v0x55557e73f060_0 .net "tx_data", 31 0, L_0x55557e744590;  alias, 1 drivers
v0x55557e73f170_0 .net "tx_full", 0 0, L_0x55557e755c60;  alias, 1 drivers
v0x55557e73f260_0 .net "tx_push", 0 0, L_0x55557e744960;  alias, 1 drivers
v0x55557e73f350_0 .net "word_len", 5 0, L_0x55557e744180;  alias, 1 drivers
E_0x55557e70efb0/0 .event anyedge, v0x55557e723da0_0, v0x55557e726b30_0, v0x55557e724040_0, v0x55557e726770_0;
E_0x55557e70efb0/1 .event anyedge, v0x55557e739210_0, v0x55557e726c10_0, v0x55557e73a9f0_0, v0x55557e73e2a0_0;
E_0x55557e70efb0/2 .event anyedge, v0x55557e73e340_0, v0x55557e73e3e0_0, v0x55557e7398a0_0, v0x55557e73e4c0_0;
E_0x55557e70efb0 .event/or E_0x55557e70efb0/0, E_0x55557e70efb0/1, E_0x55557e70efb0/2;
E_0x55557e73ce50/0 .event negedge, v0x55557e73e900_0;
E_0x55557e73ce50/1 .event posedge, v0x55557e724440_0;
E_0x55557e73ce50 .event/or E_0x55557e73ce50/0, E_0x55557e73ce50/1;
L_0x55557e743c00 .part v0x55557e73e2a0_0, 0, 1;
L_0x55557e743ca0 .part v0x55557e73e2a0_0, 1, 1;
L_0x55557e743d40 .part v0x55557e73e2a0_0, 2, 1;
L_0x55557e743de0 .part v0x55557e73e2a0_0, 8, 8;
L_0x55557e743f10 .part v0x55557e73e340_0, 0, 6;
L_0x55557e743fb0 .cmp/eq 6, L_0x55557e743f10, L_0x7b1fe43430a8;
L_0x55557e744090 .part v0x55557e73e340_0, 0, 6;
L_0x55557e744180 .functor MUXZ 6, L_0x55557e744090, L_0x7b1fe43430f0, L_0x55557e743fb0, C4<>;
L_0x55557e744360 .part v0x55557e73e340_0, 8, 1;
L_0x55557e744400 .part v0x55557e73e340_0, 9, 1;
L_0x55557e744720 .part L_0x55557e6febc0, 0, 8;
L_0x55557e744850 .cmp/eq 8, L_0x55557e744720, L_0x7b1fe4343138;
L_0x55557e744af0 .part L_0x55557e6febc0, 0, 8;
L_0x55557e744b90 .cmp/eq 8, L_0x55557e744af0, L_0x7b1fe4343180;
L_0x55557e744dd0 .part v0x55557e73e3e0_0, 0, 1;
L_0x55557e744ee0 .reduce/nor L_0x55557e756230;
L_0x55557e7450a0 .reduce/nor L_0x55557e756e80;
S_0x55557e741a20 .scope task, "wb_read" "wb_read" 9 41, 9 41 0, S_0x55557e6fb4c0;
 .timescale -9 -12;
v0x55557e741cc0_0 .var "addr", 31 0;
v0x55557e741dc0_0 .var "data", 31 0;
E_0x55557e741c00 .event posedge, v0x55557e724440_0;
E_0x55557e741c60 .event anyedge, v0x55557e7242a0_0;
TD_tb_spi_master_wb.wb_read ;
    %wait E_0x55557e741c00;
    %load/vec4 v0x55557e741cc0_0;
    %assign/vec4 v0x55557e742b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e743540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e742e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e743450_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55557e743340_0, 0;
T_0.0 ;
    %load/vec4 v0x55557e742a50_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.1, 6;
    %wait E_0x55557e741c60;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x55557e743050_0;
    %store/vec4 v0x55557e741dc0_0, 0, 32;
    %wait E_0x55557e741c00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e742e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e743450_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e742b40_0, 0;
    %end;
S_0x55557e741ea0 .scope task, "wb_write" "wb_write" 9 18, 9 18 0, S_0x55557e6fb4c0;
 .timescale -9 -12;
v0x55557e742080_0 .var "addr", 31 0;
v0x55557e742180_0 .var "data", 31 0;
TD_tb_spi_master_wb.wb_write ;
    %wait E_0x55557e741c00;
    %load/vec4 v0x55557e742080_0;
    %assign/vec4 v0x55557e742b40_0, 0;
    %load/vec4 v0x55557e742180_0;
    %assign/vec4 v0x55557e742f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e743540_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e742e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e743450_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55557e743340_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e742d70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e742c30_0, 0;
T_1.2 ;
    %wait E_0x55557e741c00;
T_1.3 ;
    %load/vec4 v0x55557e742a50_0;
    %cmpi/e 0, 0, 1;
    %jmp/1 T_1.2, 6;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e742e50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e743450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e743540_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e742b40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e742f40_0, 0;
    %end;
    .scope S_0x55557e6f03a0;
T_2 ;
    %wait E_0x55557e68fe30;
    %load/vec4 v0x55557e724840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e723ce0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55557e724500_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.5, 10;
    %load/vec4 v0x55557e724aa0_0;
    %and;
T_2.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x55557e723ce0_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e723ce0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e723ce0_0, 0;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55557e73c570;
T_3 ;
    %wait E_0x55557e73ce50;
    %load/vec4 v0x55557e73e900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1024, 0, 32;
    %assign/vec4 v0x55557e73e2a0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x55557e73e340_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x55557e73e3e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e73e4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55557e73e830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55557e73e1d0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v0x55557e73e760_0;
    %assign/vec4 v0x55557e73e2a0_0, 0;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v0x55557e73e760_0;
    %assign/vec4 v0x55557e73e340_0, 0;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v0x55557e73e760_0;
    %assign/vec4 v0x55557e73e3e0_0, 0;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v0x55557e73e760_0;
    %assign/vec4 v0x55557e73e4c0_0, 0;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55557e73c570;
T_4 ;
Ewait_0 .event/or E_0x55557e70efb0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %load/vec4 v0x55557e73e1d0_0;
    %parti/s 8, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x55557e73ec50_0;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %load/vec4 v0x55557e73e690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %vpi_call/w 8 103 "$display", "REG_READ: ADDR_DATA reg_addr=%h rx_data=%h reg_rdata=%h at time %t", v0x55557e73e1d0_0, v0x55557e73ec50_0, v0x55557e73e5a0_0, $time {0 0 0};
T_4.9 ;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0x55557e73ebb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55557e73ef70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55557e73ecf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55557e73d870_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x55557e73e2a0_0;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x55557e73e340_0;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x55557e73e3e0_0;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x55557e73f170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x55557e73e4c0_0;
    %store/vec4 v0x55557e73e5a0_0, 0, 32;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55557e737940;
T_5 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e73a000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e73a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e739ce0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55557e7397e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e73a140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e739ce0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55557e739e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x55557e7398a0_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e739ce0_0, 0;
T_5.4 ;
    %load/vec4 v0x55557e739e60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v0x55557e7398a0_0;
    %nor/r;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0x55557e739450_0;
    %load/vec4 v0x55557e73a140_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55557e739b20, 0, 4;
    %load/vec4 v0x55557e73a140_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_5.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e73a140_0, 0;
    %jmp T_5.11;
T_5.10 ;
    %load/vec4 v0x55557e73a140_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55557e73a140_0, 0;
T_5.11 ;
T_5.7 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55557e737940;
T_6 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e73a000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e739f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73a0a0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55557e7397e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e739f20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73a0a0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55557e739da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.6, 9;
    %load/vec4 v0x55557e739720_0;
    %and;
T_6.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73a0a0_0, 0;
T_6.4 ;
    %load/vec4 v0x55557e739da0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.9, 9;
    %load/vec4 v0x55557e739720_0;
    %nor/r;
    %and;
T_6.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0x55557e739f20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e739f20_0, 0;
    %jmp T_6.11;
T_6.10 ;
    %load/vec4 v0x55557e739f20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55557e739f20_0, 0;
T_6.11 ;
T_6.7 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55557e737940;
T_7 ;
Ewait_1 .event/or E_0x55557e64c230, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x55557e739370_0;
    %store/vec4 v0x55557e739c00_0, 0, 3;
    %load/vec4 v0x55557e739e60_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.4, 8;
    %load/vec4 v0x55557e7398a0_0;
    %nor/r;
    %and;
T_7.4;
    %load/vec4 v0x55557e739da0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_7.5, 8;
    %load/vec4 v0x55557e739720_0;
    %nor/r;
    %and;
T_7.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %load/vec4 v0x55557e739370_0;
    %store/vec4 v0x55557e739c00_0, 0, 3;
    %jmp T_7.3;
T_7.0 ;
    %load/vec4 v0x55557e739370_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55557e739c00_0, 0, 3;
    %jmp T_7.3;
T_7.1 ;
    %load/vec4 v0x55557e739370_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55557e739c00_0, 0, 3;
    %jmp T_7.3;
T_7.3 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x55557e737940;
T_8 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e73a000_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e739370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e739a40_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55557e7397e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e739370_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e739a40_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x55557e739c00_0;
    %assign/vec4 v0x55557e739370_0, 0;
    %load/vec4 v0x55557e739a40_0;
    %load/vec4 v0x55557e739c00_0;
    %cmp/u;
    %jmp/0xz  T_8.4, 5;
    %load/vec4 v0x55557e739c00_0;
    %assign/vec4 v0x55557e739a40_0, 0;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x55557e737940;
T_9 ;
    %end;
    .thread T_9;
    .scope S_0x55557e6f28a0;
T_10 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e737500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e7371e0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55557e726cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737680_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e7371e0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55557e737360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.6, 9;
    %load/vec4 v0x55557e726d90_0;
    %and;
T_10.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e7371e0_0, 0;
T_10.4 ;
    %load/vec4 v0x55557e737360_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.9, 9;
    %load/vec4 v0x55557e726d90_0;
    %nor/r;
    %and;
T_10.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.7, 8;
    %load/vec4 v0x55557e726a50_0;
    %load/vec4 v0x55557e737680_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55557e727010, 0, 4;
    %load/vec4 v0x55557e737680_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_10.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737680_0, 0;
    %jmp T_10.11;
T_10.10 ;
    %load/vec4 v0x55557e737680_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55557e737680_0, 0;
T_10.11 ;
T_10.7 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55557e6f28a0;
T_11 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e737500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e7375c0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x55557e726cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e7375c0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x55557e7372a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.6, 9;
    %load/vec4 v0x55557e726c10_0;
    %and;
T_11.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e7375c0_0, 0;
T_11.4 ;
    %load/vec4 v0x55557e7372a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.9, 9;
    %load/vec4 v0x55557e726c10_0;
    %nor/r;
    %and;
T_11.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v0x55557e737420_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_11.10, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e737420_0, 0;
    %jmp T_11.11;
T_11.10 ;
    %load/vec4 v0x55557e737420_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55557e737420_0, 0;
T_11.11 ;
T_11.7 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x55557e6f28a0;
T_12 ;
Ewait_2 .event/or E_0x55557e68fd90, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55557e726990_0;
    %store/vec4 v0x55557e737100_0, 0, 3;
    %load/vec4 v0x55557e737360_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.4, 8;
    %load/vec4 v0x55557e726d90_0;
    %nor/r;
    %and;
T_12.4;
    %load/vec4 v0x55557e7372a0_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_12.5, 8;
    %load/vec4 v0x55557e726c10_0;
    %nor/r;
    %and;
T_12.5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %load/vec4 v0x55557e726990_0;
    %store/vec4 v0x55557e737100_0, 0, 3;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x55557e726990_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55557e737100_0, 0, 3;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x55557e726990_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55557e737100_0, 0, 3;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55557e6f28a0;
T_13 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e737500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e726990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e726f30_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x55557e726cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e726990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55557e726f30_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x55557e737100_0;
    %assign/vec4 v0x55557e726990_0, 0;
    %load/vec4 v0x55557e726f30_0;
    %load/vec4 v0x55557e737100_0;
    %cmp/u;
    %jmp/0xz  T_13.4, 5;
    %load/vec4 v0x55557e737100_0;
    %assign/vec4 v0x55557e726f30_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x55557e6f28a0;
T_14 ;
    %end;
    .thread T_14;
    .scope S_0x55557e6f1810;
T_15 ;
    %wait E_0x55557e68fdf0;
    %load/vec4 v0x55557e73b4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e73bbe0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55557e73a910_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x55557e73ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73baa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73b420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e73bb40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73b860_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55557e73b790_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73ae90_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73c000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73b860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55557e73ae90_0, 0;
    %load/vec4 v0x55557e73bbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %jmp T_15.6;
T_15.2 ;
    %load/vec4 v0x55557e73af50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.9, 9;
    %load/vec4 v0x55557e73be60_0;
    %nor/r;
    %and;
T_15.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x55557e73bbe0_0, 0;
    %jmp T_15.8;
T_15.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73b420_0, 0;
    %load/vec4 v0x55557e73add0_0;
    %assign/vec4 v0x55557e73baa0_0, 0;
T_15.8 ;
    %jmp T_15.6;
T_15.3 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x55557e73bbe0_0, 0;
    %load/vec4 v0x55557e73bf30_0;
    %assign/vec4 v0x55557e73bb40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73c000_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x55557e73a910_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55557e73ab50_0, 0;
    %load/vec4 v0x55557e73add0_0;
    %assign/vec4 v0x55557e73baa0_0, 0;
    %load/vec4 v0x55557e73b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.10, 8;
    %load/vec4 v0x55557e73bf30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55557e73b420_0, 0;
    %jmp T_15.11;
T_15.10 ;
    %load/vec4 v0x55557e73bf30_0;
    %load/vec4 v0x55557e73c270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55557e73b420_0, 0;
T_15.11 ;
    %jmp T_15.6;
T_15.4 ;
    %load/vec4 v0x55557e73ac30_0;
    %load/vec4 v0x55557e73ab50_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_15.12, 5;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x55557e73ab50_0, 0;
    %load/vec4 v0x55557e73baa0_0;
    %inv;
    %assign/vec4 v0x55557e73baa0_0, 0;
    %load/vec4 v0x55557e73baa0_0;
    %load/vec4 v0x55557e73add0_0;
    %cmp/e;
    %jmp/0xz  T_15.14, 4;
    %load/vec4 v0x55557e73ad10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.16, 4;
    %load/vec4 v0x55557e73b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.18, 8;
    %load/vec4 v0x55557e73a850_0;
    %load/vec4 v0x55557e73bb40_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55557e73bb40_0, 0;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v0x55557e73bb40_0;
    %parti/s 31, 0, 2;
    %load/vec4 v0x55557e73a850_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x55557e73bb40_0, 0;
T_15.19 ;
T_15.16 ;
    %jmp T_15.15;
T_15.14 ;
    %load/vec4 v0x55557e73a910_0;
    %pad/u 32;
    %load/vec4 v0x55557e73c270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_15.20, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x55557e73bbe0_0, 0;
    %jmp T_15.21;
T_15.20 ;
    %load/vec4 v0x55557e73a910_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x55557e73a910_0, 0;
    %load/vec4 v0x55557e73ad10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.22, 4;
    %load/vec4 v0x55557e73b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.24, 8;
    %load/vec4 v0x55557e73bb40_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x55557e73b420_0, 0;
    %jmp T_15.25;
T_15.24 ;
    %load/vec4 v0x55557e73bb40_0;
    %load/vec4 v0x55557e73c270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %assign/vec4 v0x55557e73b420_0, 0;
T_15.25 ;
T_15.22 ;
T_15.21 ;
T_15.15 ;
    %jmp T_15.13;
T_15.12 ;
    %load/vec4 v0x55557e73ab50_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55557e73ab50_0, 0;
T_15.13 ;
    %jmp T_15.6;
T_15.5 ;
    %load/vec4 v0x55557e73b0d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.26, 8;
    %load/vec4 v0x55557e73bb40_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x55557e73c270_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55557e73c270_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x55557e73b790_0, 0;
    %jmp T_15.27;
T_15.26 ;
    %load/vec4 v0x55557e73bb40_0;
    %pushi/vec4 1, 0, 32;
    %ix/getv 4, v0x55557e73c270_0;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %assign/vec4 v0x55557e73b790_0, 0;
T_15.27 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73b860_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73ae90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55557e73b420_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55557e73bbe0_0, 0;
    %jmp T_15.6;
T_15.6 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55557e6fb4c0;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e742cd0_0, 0, 1;
T_16.0 ;
    %delay 5000, 0;
    %load/vec4 v0x55557e742cd0_0;
    %inv;
    %store/vec4 v0x55557e742cd0_0, 0, 1;
    %jmp T_16.0;
T_16.1 ;
    %end;
    .thread T_16;
    .scope S_0x55557e6fb4c0;
T_17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55557e743250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e743540_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e742e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e743450_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x55557e743340_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55557e742d70_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55557e742c30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e742410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e742260_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55557e743250_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 103 "$display", "--- Starting Wishbone Wrapper Test (Shared BFM) ---" {0 0 0};
    %vpi_call/w 3 105 "$display", "Configuring Control Register..." {0 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55557e742080_0, 0, 32;
    %pushi/vec4 1025, 0, 32;
    %store/vec4 v0x55557e742180_0, 0, 32;
    %fork TD_tb_spi_master_wb.wb_write, S_0x55557e741ea0;
    %join;
    %vpi_call/w 3 109 "$display", "Configuring CR1 Register..." {0 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x55557e742080_0, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x55557e742180_0, 0, 32;
    %fork TD_tb_spi_master_wb.wb_write, S_0x55557e741ea0;
    %join;
    %vpi_call/w 3 112 "$display", "Selecting Slave 0..." {0 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x55557e742080_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x55557e742180_0, 0, 32;
    %fork TD_tb_spi_master_wb.wb_write, S_0x55557e741ea0;
    %join;
    %vpi_call/w 3 115 "$display", "Writing Data to TX FIFO..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557e742080_0, 0, 32;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x55557e742180_0, 0, 32;
    %fork TD_tb_spi_master_wb.wb_write, S_0x55557e741ea0;
    %join;
    %vpi_call/w 3 118 "$display", "Waiting for Interrupt..." {0 0 0};
T_17.0 ;
    %load/vec4 v0x55557e7425a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_0x55557e68fe70;
    %jmp T_17.0;
T_17.1 ;
    %vpi_call/w 3 120 "$display", "Interrupt received!" {0 0 0};
    %vpi_call/w 3 122 "$display", "Reading Data from RX FIFO..." {0 0 0};
    %fork t_1, S_0x55557e6fc550;
    %jmp t_0;
    .scope S_0x55557e6fc550;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55557e741cc0_0, 0, 32;
    %fork TD_tb_spi_master_wb.wb_read, S_0x55557e741a20;
    %join;
    %load/vec4 v0x55557e741dc0_0;
    %store/vec4 v0x55557e6f6c60_0, 0, 32;
    %vpi_call/w 3 126 "$display", "Read Data: %h", v0x55557e6f6c60_0 {0 0 0};
    %load/vec4 v0x55557e6f6c60_0;
    %cmpi/e 305419896, 0, 32;
    %jmp/0xz  T_17.2, 6;
    %vpi_call/w 3 128 "$display", "TEST PASS: Data matched" {0 0 0};
    %jmp T_17.3;
T_17.2 ;
    %vpi_call/w 3 130 "$display", "TEST FAIL: Data mismatch" {0 0 0};
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "Data mismatch in Wishbone test" {0 0 0};
T_17.3 ;
    %end;
    .scope S_0x55557e6fb4c0;
t_0 %join;
    %vpi_call/w 3 135 "$display", "--- Wishbone Wrapper Test Complete ---" {0 0 0};
    %vpi_call/w 3 136 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "-";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/tb/tb_spi_master_wb.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_wb.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/wb_slave_adapter.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_core.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/sync_fifo/rtl/verilog/sync_fifo.sv";
    "/home/ptracton/src/Gemini_IP/IP/interface/SPI_Master/rtl/verilog/spi_master_registers.sv";
    "/home/ptracton/src/Gemini_IP/IP/common/lib/verif/wb_bfm_tasks.sv";
