
==============================================================================
XRT Build Version: 2.8.0 (master)
       Build Date: 2020-08-10 23:29:11
          Hash ID: 52763ac7634812145b92f176dc491463ed1d3dd2
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2020.1) on Wed May 27 19:54:35 MDT 2020
   Version:                2.8.0
   Kernels:                bandwidth
   Signature:              
   Content:                Bitstream
   UUID (xclbin):          97012635-01ba-4ebc-83f6-747ba79c649c
   Sections:               DEBUG_IP_LAYOUT, BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, 
                           CONNECTIVITY, CLOCK_FREQ_TOPOLOGY, BUILD_METADATA, 
                           EMBEDDED_METADATA, SYSTEM_METADATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx
   Board:                  u250
   Name:                   xdma
   Version:                201830.2
   Generated Version:      Vivado 2018.3 (SW Build: 2576915)
   Created:                Thu Jun 27 12:02:52 2019
   FPGA Device:            xcu250
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:au250:1.0
   Board Part:             xilinx.com:au250:part0:1.0
   Platform VBNV:          xilinx_u250_xdma_201830_2
   Static UUID:            6d0cbc7c-2f18-47c6-8877-51e729503014
   Feature ROM TimeStamp:  1561656294

Clocks
------
   Name:      DATA_CLK
   Index:     0
   Type:      DATA
   Frequency: 220 MHz

   Name:      KERNEL_CLK
   Index:     1
   Type:      KERNEL
   Frequency: 500 MHz

Memory Configuration
--------------------
   Name:         bank0
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x4000000000
   Address Size: 0x400000000
   Bank Used:    Yes

   Name:         bank1
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x5000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank2
   Index:        2
   Type:         MEM_DDR4
   Base Address: 0x6000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         bank3
   Index:        3
   Type:         MEM_DDR4
   Base Address: 0x7000000000
   Address Size: 0x400000000
   Bank Used:    No

   Name:         PLRAM[0]
   Index:        4
   Type:         MEM_DRAM
   Base Address: 0x3000000000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[1]
   Index:        5
   Type:         MEM_DRAM
   Base Address: 0x3000200000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[2]
   Index:        6
   Type:         MEM_DRAM
   Base Address: 0x3000400000
   Address Size: 0x20000
   Bank Used:    No

   Name:         PLRAM[3]
   Index:        7
   Type:         MEM_DRAM
   Base Address: 0x3000600000
   Address Size: 0x20000
   Bank Used:    No
==============================================================================
Kernel: bandwidth

Definition
----------
   Signature: bandwidth (void* buffer0, void* buffer1)

Ports
-----
   Port:          M_AXI_GMEM0
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          M_AXI_GMEM1
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x1000
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        bandwidth_1
   Base Address: 0x1800000

   Argument:          buffer0
   Register Offset:   0x10
   Port:              M_AXI_GMEM0
   Memory:            bank0 (MEM_DDR4)

   Argument:          buffer1
   Register Offset:   0x1C
   Port:              M_AXI_GMEM1
   Memory:            bank0 (MEM_DDR4)
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2020.1 - Wed May 27 19:54:35 MDT 2020 (SW BUILD: 2902540)
   Command Line:  v++ -t hw --platform /proj/xbuilds/2020.1_released/internal_platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm --save-temps --temp_dir ./build_dir.hw.xilinx_u250_xdma_201830_2 -l --config ./bandwidth.ini -obuild_dir.hw.xilinx_u250_xdma_201830_2/bandwidth.xclbin _x.hw.xilinx_u250_xdma_201830_2/bandwidth.xo 
   Options:       -t hw
                  --platform /proj/xbuilds/2020.1_released/internal_platforms/xilinx_u250_xdma_201830_2/xilinx_u250_xdma_201830_2.xpfm
                  --save-temps
                  --temp_dir ./build_dir.hw.xilinx_u250_xdma_201830_2
                  -l
                  --config ./bandwidth.ini
                  -obuild_dir.hw.xilinx_u250_xdma_201830_2/bandwidth.xclbin _x.hw.xilinx_u250_xdma_201830_2/bandwidth.xo 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
