

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config29_s'
================================================================
* Date:           Mon Aug 12 14:00:09 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.100 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195| 0.542 us | 0.542 us |  195|  195|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      193|      193|         3|          1|          1|   192|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      187|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      210|     -|
|Register             |        -|      -|       82|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       82|      397|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_329_p2                       |     +    |      0|  0|   8|           8|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op28          |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op56          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_1_fu_380_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_2_fu_393_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_3_fu_406_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_4_fu_419_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_5_fu_432_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_6_fu_445_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_7_fu_458_p2           |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln1494_fu_367_p2             |   icmp   |      0|  0|  11|           8|           1|
    |icmp_ln41_fu_323_p2               |   icmp   |      0|  0|  11|           8|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_1_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_2_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_3_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_4_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_5_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_6_V_din                |  select  |      0|  0|   8|           1|           8|
    |res_V_data_7_V_din                |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 187|          97|          90|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |i_0_reg_312              |   9|          2|    8|         16|
    |real_start               |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n     |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n     |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 210|         46|   29|         60|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+---+----+-----+-----------+
    |               Name              | FF| LUT| Bits| Const Bits|
    +---------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                        |  3|   0|    3|          0|
    |ap_done_reg                      |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |  1|   0|    1|          0|
    |i_0_reg_312                      |  8|   0|    8|          0|
    |icmp_ln41_reg_471                |  1|   0|    1|          0|
    |icmp_ln41_reg_471_pp0_iter1_reg  |  1|   0|    1|          0|
    |start_once_reg                   |  1|   0|    1|          0|
    |tmp_data_V_0_reg_480             |  8|   0|    8|          0|
    |tmp_data_V_1_reg_486             |  8|   0|    8|          0|
    |tmp_data_V_2_reg_492             |  8|   0|    8|          0|
    |tmp_data_V_3_reg_498             |  8|   0|    8|          0|
    |tmp_data_V_4_reg_504             |  8|   0|    8|          0|
    |tmp_data_V_5_reg_510             |  8|   0|    8|          0|
    |tmp_data_V_6_reg_516             |  8|   0|    8|          0|
    |tmp_data_V_7_reg_522             |  8|   0|    8|          0|
    +---------------------------------+---+----+-----+-----------+
    |Total                            | 82|   0|   82|          0|
    +---------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                            |    C Type    |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|start_out                | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|start_write              | out |    1| ap_ctrl_hs | relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> | return value |
|data_V_data_0_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                           |    pointer   |
|data_V_data_1_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                           |    pointer   |
|data_V_data_2_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                           |    pointer   |
|data_V_data_3_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_3_V_read     | out |    1|   ap_fifo  |                            data_V_data_3_V                           |    pointer   |
|data_V_data_4_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_4_V_read     | out |    1|   ap_fifo  |                            data_V_data_4_V                           |    pointer   |
|data_V_data_5_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_5_V_read     | out |    1|   ap_fifo  |                            data_V_data_5_V                           |    pointer   |
|data_V_data_6_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_6_V_read     | out |    1|   ap_fifo  |                            data_V_data_6_V                           |    pointer   |
|data_V_data_7_V_dout     |  in |    8|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|data_V_data_7_V_read     | out |    1|   ap_fifo  |                            data_V_data_7_V                           |    pointer   |
|res_V_data_0_V_din       | out |    8|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                            res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |    8|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                            res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |    8|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                            res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |    8|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                            res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |    8|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                            res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |    8|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                            res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |    8|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                            res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |    8|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                            res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1445, i32 0, i32 0, [1 x i8]* @p_str1446, [1 x i8]* @p_str1447, [1 x i8]* @p_str1448, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1449, [1 x i8]* @p_str1450)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1438, i32 0, i32 0, [1 x i8]* @p_str1439, [1 x i8]* @p_str1440, [1 x i8]* @p_str1441, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1442, [1 x i8]* @p_str1443)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1431, i32 0, i32 0, [1 x i8]* @p_str1432, [1 x i8]* @p_str1433, [1 x i8]* @p_str1434, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1435, [1 x i8]* @p_str1436)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1424, i32 0, i32 0, [1 x i8]* @p_str1425, [1 x i8]* @p_str1426, [1 x i8]* @p_str1427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1428, [1 x i8]* @p_str1429)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1417, i32 0, i32 0, [1 x i8]* @p_str1418, [1 x i8]* @p_str1419, [1 x i8]* @p_str1420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1421, [1 x i8]* @p_str1422)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1410, i32 0, i32 0, [1 x i8]* @p_str1411, [1 x i8]* @p_str1412, [1 x i8]* @p_str1413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1414, [1 x i8]* @p_str1415)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1403, i32 0, i32 0, [1 x i8]* @p_str1404, [1 x i8]* @p_str1405, [1 x i8]* @p_str1406, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1407, [1 x i8]* @p_str1408)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1396, i32 0, i32 0, [1 x i8]* @p_str1397, [1 x i8]* @p_str1398, [1 x i8]* @p_str1399, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1400, [1 x i8]* @p_str1401)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1389, i32 0, i32 0, [1 x i8]* @p_str1390, [1 x i8]* @p_str1391, [1 x i8]* @p_str1392, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1393, [1 x i8]* @p_str1394)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1382, i32 0, i32 0, [1 x i8]* @p_str1383, [1 x i8]* @p_str1384, [1 x i8]* @p_str1385, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1386, [1 x i8]* @p_str1387)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1375, i32 0, i32 0, [1 x i8]* @p_str1376, [1 x i8]* @p_str1377, [1 x i8]* @p_str1378, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1379, [1 x i8]* @p_str1380)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1368, i32 0, i32 0, [1 x i8]* @p_str1369, [1 x i8]* @p_str1370, [1 x i8]* @p_str1371, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1372, [1 x i8]* @p_str1373)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1361, i32 0, i32 0, [1 x i8]* @p_str1362, [1 x i8]* @p_str1363, [1 x i8]* @p_str1364, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1365, [1 x i8]* @p_str1366)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1354, i32 0, i32 0, [1 x i8]* @p_str1355, [1 x i8]* @p_str1356, [1 x i8]* @p_str1357, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1358, [1 x i8]* @p_str1359)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1347, i32 0, i32 0, [1 x i8]* @p_str1348, [1 x i8]* @p_str1349, [1 x i8]* @p_str1350, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1351, [1 x i8]* @p_str1352)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1340, i32 0, i32 0, [1 x i8]* @p_str1341, [1 x i8]* @p_str1342, [1 x i8]* @p_str1343, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1344, [1 x i8]* @p_str1345)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.58>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.58ns)   --->   "%icmp_ln41 = icmp eq i8 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 24 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%i = add i8 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%empty_110 = call { i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 28 'read' 'empty_110' <Predicate = (!icmp_ln41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 32 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 33 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 34 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 6" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 35 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_110, 7" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 36 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str73) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str73)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1494 = icmp sgt i8 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.30ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i8 %tmp_data_V_0, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln1494_1 = icmp sgt i8 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.30ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i8 %tmp_data_V_1, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln1494_2 = icmp sgt i8 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.30ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i8 %tmp_data_V_2, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1494_3 = icmp sgt i8 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.30ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i8 %tmp_data_V_3, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln1494_4 = icmp sgt i8 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 48 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.30ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i8 %tmp_data_V_4, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 49 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.58ns)   --->   "%icmp_ln1494_5 = icmp sgt i8 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 50 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.30ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i8 %tmp_data_V_5, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 51 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1494_6 = icmp sgt i8 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 52 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.30ns)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i8 %tmp_data_V_6, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 53 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln1494_7 = icmp sgt i8 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 54 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.30ns)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i8 %tmp_data_V_7, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 55 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 56 'write' <Predicate = (!icmp_ln41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_111 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str73, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 57 'specregionend' 'empty_111' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 58 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
specinterface_ln0 (specinterface    ) [ 000000]
br_ln41           (br               ) [ 011110]
i_0               (phi              ) [ 001000]
icmp_ln41         (icmp             ) [ 001110]
empty             (speclooptripcount) [ 000000]
i                 (add              ) [ 011110]
br_ln41           (br               ) [ 000000]
empty_110         (read             ) [ 000000]
tmp_data_V_0      (extractvalue     ) [ 001010]
tmp_data_V_1      (extractvalue     ) [ 001010]
tmp_data_V_2      (extractvalue     ) [ 001010]
tmp_data_V_3      (extractvalue     ) [ 001010]
tmp_data_V_4      (extractvalue     ) [ 001010]
tmp_data_V_5      (extractvalue     ) [ 001010]
tmp_data_V_6      (extractvalue     ) [ 001010]
tmp_data_V_7      (extractvalue     ) [ 001010]
specloopname_ln41 (specloopname     ) [ 000000]
tmp               (specregionbegin  ) [ 000000]
specpipeline_ln42 (specpipeline     ) [ 000000]
icmp_ln1494       (icmp             ) [ 000000]
tmp_data_0_V      (select           ) [ 000000]
icmp_ln1494_1     (icmp             ) [ 000000]
tmp_data_1_V      (select           ) [ 000000]
icmp_ln1494_2     (icmp             ) [ 000000]
tmp_data_2_V      (select           ) [ 000000]
icmp_ln1494_3     (icmp             ) [ 000000]
tmp_data_3_V      (select           ) [ 000000]
icmp_ln1494_4     (icmp             ) [ 000000]
tmp_data_4_V      (select           ) [ 000000]
icmp_ln1494_5     (icmp             ) [ 000000]
tmp_data_5_V      (select           ) [ 000000]
icmp_ln1494_6     (icmp             ) [ 000000]
tmp_data_6_V      (select           ) [ 000000]
icmp_ln1494_7     (icmp             ) [ 000000]
tmp_data_7_V      (select           ) [ 000000]
write_ln57        (write            ) [ 000000]
empty_111         (specregionend    ) [ 000000]
br_ln41           (br               ) [ 011110]
ret_ln59          (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_V_data_6_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_V_data_7_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1445"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1446"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1447"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1448"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1449"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1450"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1438"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1439"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1440"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1441"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1442"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1443"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1431"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1432"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1433"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1434"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1435"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1436"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1424"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1425"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1426"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1427"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1428"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1429"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1417"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1418"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1419"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1420"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1421"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1422"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1410"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1411"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1412"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1413"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1414"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1415"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1403"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1404"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1405"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1406"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1407"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1408"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1396"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1397"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1398"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1399"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1400"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1401"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1389"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1390"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1391"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1392"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1393"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1394"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1382"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1383"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1384"/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1385"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1386"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1387"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1375"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1376"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1377"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1378"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1379"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1380"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1368"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1369"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1370"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1371"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1372"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1373"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1361"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1362"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1363"/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1364"/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1365"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1366"/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1354"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1355"/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1356"/></StgValue>
</bind>
</comp>

<comp id="204" class="1001" name="const_204">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1357"/></StgValue>
</bind>
</comp>

<comp id="206" class="1001" name="const_206">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1358"/></StgValue>
</bind>
</comp>

<comp id="208" class="1001" name="const_208">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1359"/></StgValue>
</bind>
</comp>

<comp id="210" class="1001" name="const_210">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1347"/></StgValue>
</bind>
</comp>

<comp id="212" class="1001" name="const_212">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1348"/></StgValue>
</bind>
</comp>

<comp id="214" class="1001" name="const_214">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1349"/></StgValue>
</bind>
</comp>

<comp id="216" class="1001" name="const_216">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1350"/></StgValue>
</bind>
</comp>

<comp id="218" class="1001" name="const_218">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1351"/></StgValue>
</bind>
</comp>

<comp id="220" class="1001" name="const_220">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1352"/></StgValue>
</bind>
</comp>

<comp id="222" class="1001" name="const_222">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1340"/></StgValue>
</bind>
</comp>

<comp id="224" class="1001" name="const_224">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1341"/></StgValue>
</bind>
</comp>

<comp id="226" class="1001" name="const_226">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1342"/></StgValue>
</bind>
</comp>

<comp id="228" class="1001" name="const_228">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1343"/></StgValue>
</bind>
</comp>

<comp id="230" class="1001" name="const_230">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1344"/></StgValue>
</bind>
</comp>

<comp id="232" class="1001" name="const_232">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1345"/></StgValue>
</bind>
</comp>

<comp id="234" class="1001" name="const_234">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="236" class="1001" name="const_236">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="238" class="1001" name="const_238">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="240" class="1001" name="const_240">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="242" class="1001" name="const_242">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="244" class="1001" name="const_244">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="246" class="1001" name="const_246">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="248" class="1001" name="const_248">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="250" class="1001" name="const_250">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="252" class="1001" name="const_252">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="254" class="1001" name="const_254">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="256" class="1001" name="const_256">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="258" class="1001" name="const_258">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="260" class="1001" name="const_260">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P"/></StgValue>
</bind>
</comp>

<comp id="262" class="1001" name="const_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="264" class="1004" name="empty_110_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="8" slack="0"/>
<pin id="267" dir="0" index="2" bw="8" slack="0"/>
<pin id="268" dir="0" index="3" bw="8" slack="0"/>
<pin id="269" dir="0" index="4" bw="8" slack="0"/>
<pin id="270" dir="0" index="5" bw="8" slack="0"/>
<pin id="271" dir="0" index="6" bw="8" slack="0"/>
<pin id="272" dir="0" index="7" bw="8" slack="0"/>
<pin id="273" dir="0" index="8" bw="8" slack="0"/>
<pin id="274" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_110/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="write_ln57_write_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="0" index="2" bw="8" slack="0"/>
<pin id="288" dir="0" index="3" bw="8" slack="0"/>
<pin id="289" dir="0" index="4" bw="8" slack="0"/>
<pin id="290" dir="0" index="5" bw="8" slack="0"/>
<pin id="291" dir="0" index="6" bw="8" slack="0"/>
<pin id="292" dir="0" index="7" bw="8" slack="0"/>
<pin id="293" dir="0" index="8" bw="8" slack="0"/>
<pin id="294" dir="0" index="9" bw="8" slack="0"/>
<pin id="295" dir="0" index="10" bw="8" slack="0"/>
<pin id="296" dir="0" index="11" bw="8" slack="0"/>
<pin id="297" dir="0" index="12" bw="8" slack="0"/>
<pin id="298" dir="0" index="13" bw="8" slack="0"/>
<pin id="299" dir="0" index="14" bw="8" slack="0"/>
<pin id="300" dir="0" index="15" bw="8" slack="0"/>
<pin id="301" dir="0" index="16" bw="8" slack="0"/>
<pin id="302" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/4 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_0_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="1"/>
<pin id="314" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="316" class="1004" name="i_0_phi_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="319" dir="0" index="2" bw="8" slack="0"/>
<pin id="320" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="321" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln41_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln41/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="i_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_data_V_0_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_0/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_data_V_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="64" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_data_V_2_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_2/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_data_V_3_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_3/3 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_data_V_4_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="64" slack="0"/>
<pin id="353" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_4/3 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_data_V_5_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="64" slack="0"/>
<pin id="357" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_5/3 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_data_V_6_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="64" slack="0"/>
<pin id="361" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_6/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_data_V_7_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="64" slack="0"/>
<pin id="365" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_7/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp_ln1494_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="1"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_data_0_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="1"/>
<pin id="375" dir="0" index="2" bw="8" slack="0"/>
<pin id="376" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_0_V/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln1494_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="0" index="1" bw="8" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_1/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp_data_1_V_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="8" slack="1"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_1_V/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp_ln1494_2_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="8" slack="1"/>
<pin id="395" dir="0" index="1" bw="8" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_2/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_data_2_V_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="8" slack="1"/>
<pin id="401" dir="0" index="2" bw="8" slack="0"/>
<pin id="402" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_2_V/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="icmp_ln1494_3_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="1"/>
<pin id="408" dir="0" index="1" bw="8" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_3/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_data_3_V_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="8" slack="1"/>
<pin id="414" dir="0" index="2" bw="8" slack="0"/>
<pin id="415" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_3_V/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln1494_4_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="1"/>
<pin id="421" dir="0" index="1" bw="8" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_4/4 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_data_4_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="1"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_4_V/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln1494_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="0" index="1" bw="8" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_5/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_data_5_V_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="1"/>
<pin id="440" dir="0" index="2" bw="8" slack="0"/>
<pin id="441" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_5_V/4 "/>
</bind>
</comp>

<comp id="445" class="1004" name="icmp_ln1494_6_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="8" slack="1"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_6/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_data_6_V_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="1"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_6_V/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln1494_7_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="8" slack="1"/>
<pin id="460" dir="0" index="1" bw="8" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494_7/4 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_data_7_V_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="8" slack="1"/>
<pin id="466" dir="0" index="2" bw="8" slack="0"/>
<pin id="467" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_data_7_V/4 "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln41_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln41 "/>
</bind>
</comp>

<comp id="475" class="1005" name="i_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="480" class="1005" name="tmp_data_V_0_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="8" slack="1"/>
<pin id="482" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_0 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_data_V_1_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="1"/>
<pin id="488" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="tmp_data_V_2_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="1"/>
<pin id="494" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_2 "/>
</bind>
</comp>

<comp id="498" class="1005" name="tmp_data_V_3_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="8" slack="1"/>
<pin id="500" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="tmp_data_V_4_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="8" slack="1"/>
<pin id="506" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_4 "/>
</bind>
</comp>

<comp id="510" class="1005" name="tmp_data_V_5_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="8" slack="1"/>
<pin id="512" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_5 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_data_V_6_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_6 "/>
</bind>
</comp>

<comp id="522" class="1005" name="tmp_data_V_7_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="1"/>
<pin id="524" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="275"><net_src comp="244" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="0" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="264" pin=3"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="264" pin=4"/></net>

<net id="280"><net_src comp="8" pin="0"/><net_sink comp="264" pin=5"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="264" pin=6"/></net>

<net id="282"><net_src comp="12" pin="0"/><net_sink comp="264" pin=7"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="264" pin=8"/></net>

<net id="303"><net_src comp="260" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="304"><net_src comp="16" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="305"><net_src comp="18" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="306"><net_src comp="20" pin="0"/><net_sink comp="284" pin=3"/></net>

<net id="307"><net_src comp="22" pin="0"/><net_sink comp="284" pin=4"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="284" pin=5"/></net>

<net id="309"><net_src comp="26" pin="0"/><net_sink comp="284" pin=6"/></net>

<net id="310"><net_src comp="28" pin="0"/><net_sink comp="284" pin=7"/></net>

<net id="311"><net_src comp="30" pin="0"/><net_sink comp="284" pin=8"/></net>

<net id="315"><net_src comp="234" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="327"><net_src comp="316" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="236" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="316" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="242" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="338"><net_src comp="264" pin="9"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="264" pin="9"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="264" pin="9"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="264" pin="9"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="264" pin="9"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="264" pin="9"/><net_sink comp="355" pin=0"/></net>

<net id="362"><net_src comp="264" pin="9"/><net_sink comp="359" pin=0"/></net>

<net id="366"><net_src comp="264" pin="9"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="234" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="234" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="379"><net_src comp="372" pin="3"/><net_sink comp="284" pin=9"/></net>

<net id="384"><net_src comp="234" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="234" pin="0"/><net_sink comp="385" pin=2"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="284" pin=10"/></net>

<net id="397"><net_src comp="234" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="234" pin="0"/><net_sink comp="398" pin=2"/></net>

<net id="405"><net_src comp="398" pin="3"/><net_sink comp="284" pin=11"/></net>

<net id="410"><net_src comp="234" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="234" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="418"><net_src comp="411" pin="3"/><net_sink comp="284" pin=12"/></net>

<net id="423"><net_src comp="234" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="419" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="234" pin="0"/><net_sink comp="424" pin=2"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="284" pin=13"/></net>

<net id="436"><net_src comp="234" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="234" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="444"><net_src comp="437" pin="3"/><net_sink comp="284" pin=14"/></net>

<net id="449"><net_src comp="234" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="234" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="457"><net_src comp="450" pin="3"/><net_sink comp="284" pin=15"/></net>

<net id="462"><net_src comp="234" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="234" pin="0"/><net_sink comp="463" pin=2"/></net>

<net id="470"><net_src comp="463" pin="3"/><net_sink comp="284" pin=16"/></net>

<net id="474"><net_src comp="323" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="329" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="483"><net_src comp="335" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="485"><net_src comp="480" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="489"><net_src comp="339" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="385" pin=1"/></net>

<net id="495"><net_src comp="343" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="501"><net_src comp="347" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="503"><net_src comp="498" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="507"><net_src comp="351" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="513"><net_src comp="355" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="519"><net_src comp="359" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="525"><net_src comp="363" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="463" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {4 }
	Port: res_V_data_1_V | {4 }
	Port: res_V_data_2_V | {4 }
	Port: res_V_data_3_V | {4 }
	Port: res_V_data_4_V | {4 }
	Port: res_V_data_5_V | {4 }
	Port: res_V_data_6_V | {4 }
	Port: res_V_data_7_V | {4 }
 - Input state : 
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_0_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_1_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_2_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_3_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_4_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_5_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_6_V | {3 }
	Port: relu<array<ap_fixed,8u>,array<ap_fixed<8,2,0,0,0>,8u>,ReLU_config29> : data_V_data_7_V | {3 }
  - Chain level:
	State 1
	State 2
		icmp_ln41 : 1
		i : 1
		br_ln41 : 2
	State 3
	State 4
		tmp_data_0_V : 1
		tmp_data_1_V : 1
		tmp_data_2_V : 1
		tmp_data_3_V : 1
		tmp_data_4_V : 1
		tmp_data_5_V : 1
		tmp_data_6_V : 1
		tmp_data_7_V : 1
		write_ln57 : 2
		empty_111 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln41_fu_323    |    0    |    11   |
|          |    icmp_ln1494_fu_367   |    0    |    11   |
|          |   icmp_ln1494_1_fu_380  |    0    |    11   |
|          |   icmp_ln1494_2_fu_393  |    0    |    11   |
|   icmp   |   icmp_ln1494_3_fu_406  |    0    |    11   |
|          |   icmp_ln1494_4_fu_419  |    0    |    11   |
|          |   icmp_ln1494_5_fu_432  |    0    |    11   |
|          |   icmp_ln1494_6_fu_445  |    0    |    11   |
|          |   icmp_ln1494_7_fu_458  |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |   tmp_data_0_V_fu_372   |    0    |    8    |
|          |   tmp_data_1_V_fu_385   |    0    |    8    |
|          |   tmp_data_2_V_fu_398   |    0    |    8    |
|  select  |   tmp_data_3_V_fu_411   |    0    |    8    |
|          |   tmp_data_4_V_fu_424   |    0    |    8    |
|          |   tmp_data_5_V_fu_437   |    0    |    8    |
|          |   tmp_data_6_V_fu_450   |    0    |    8    |
|          |   tmp_data_7_V_fu_463   |    0    |    8    |
|----------|-------------------------|---------|---------|
|    add   |         i_fu_329        |    0    |    8    |
|----------|-------------------------|---------|---------|
|   read   |  empty_110_read_fu_264  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln57_write_fu_284 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   tmp_data_V_0_fu_335   |    0    |    0    |
|          |   tmp_data_V_1_fu_339   |    0    |    0    |
|          |   tmp_data_V_2_fu_343   |    0    |    0    |
|extractvalue|   tmp_data_V_3_fu_347   |    0    |    0    |
|          |   tmp_data_V_4_fu_351   |    0    |    0    |
|          |   tmp_data_V_5_fu_355   |    0    |    0    |
|          |   tmp_data_V_6_fu_359   |    0    |    0    |
|          |   tmp_data_V_7_fu_363   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   171   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|     i_0_reg_312    |    8   |
|      i_reg_475     |    8   |
|  icmp_ln41_reg_471 |    1   |
|tmp_data_V_0_reg_480|    8   |
|tmp_data_V_1_reg_486|    8   |
|tmp_data_V_2_reg_492|    8   |
|tmp_data_V_3_reg_498|    8   |
|tmp_data_V_4_reg_504|    8   |
|tmp_data_V_5_reg_510|    8   |
|tmp_data_V_6_reg_516|    8   |
|tmp_data_V_7_reg_522|    8   |
+--------------------+--------+
|        Total       |   81   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   171  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   81   |    -   |
+-----------+--------+--------+
|   Total   |   81   |   171  |
+-----------+--------+--------+
