// Seed: 1941271470
module module_0 (
    output tri id_0,
    output uwire id_1,
    input wor id_2
    , id_11,
    input supply1 id_3,
    input tri id_4,
    input supply1 id_5,
    output supply0 id_6,
    output tri0 id_7,
    output wand id_8,
    output tri0 id_9
);
  always @(posedge (1) or posedge 1 == 1) begin
    if (id_3) id_6 = 1'b0;
  end
  assign id_11 = 1;
  wire id_12, id_13, id_14, id_15;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wire  id_1,
    input  wire  id_2,
    output tri1  id_3,
    output logic id_4
);
  always disable id_6;
  initial id_4 <= 1;
  module_0(
      id_3, id_3, id_2, id_1, id_0, id_2, id_3, id_3, id_3, id_3
  );
endmodule
