This example mainly demonstrates the following SystemVerilog structures:
1. module connecting
2. module connecting with wildcard ports