// Seed: 639755214
module module_0 ();
  id_1(
      1'b0, 1
  );
  assign id_1 = id_1;
  assign module_2.type_51 = 0;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri1 id_2,
    output supply0 id_3,
    output tri0 id_4,
    input supply0 id_5,
    output uwire id_6
);
  assign id_4 = ('d0);
  assign id_4 = 1;
  assign id_4 = id_5 ? 1 : id_5;
  module_0 modCall_1 ();
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input wire id_3,
    output wand id_4,
    input tri id_5,
    output supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wire id_9,
    input tri id_10,
    output tri1 id_11,
    input supply1 module_2,
    output wand id_13,
    input tri id_14,
    output tri0 id_15,
    input uwire id_16,
    output wor id_17,
    output wire id_18,
    input wire id_19,
    input wire id_20,
    output supply1 id_21,
    output tri0 id_22,
    output tri1 id_23,
    input tri id_24
    , id_40,
    input wire id_25,
    output wire id_26,
    input tri1 id_27,
    input tri id_28,
    input tri0 id_29,
    output tri id_30,
    output supply1 id_31,
    input tri id_32,
    output uwire id_33,
    input wire id_34,
    input uwire id_35,
    input wor id_36,
    output uwire id_37,
    output wor id_38
);
  assign id_0 = id_8;
  module_0 modCall_1 ();
  assign id_6 = id_1;
endmodule
