0-prep 0h0m3s57ms
1-opensta 0h0m2s472ms
1-yosys 0h1m28s343ms
3-verilog2def_openroad 0h0m1s549ms
5-tapcell 0h0m1s219ms
7-pdn 0h0m2s999ms
8-replace 0h0m17s383ms
8-resizer_design_optimization 0h0m10s532ms
9-write_verilog 0h0m1s201ms
9-resizer_design_optimization_sta 0h0m2s992ms
11-opendp 0h0m2s311ms
12-cts 0h0m40s122ms
13-write_verilog 0h0m1s202ms
13-resizer_timing_optimization 0h0m8s946ms
14-write_verilog 0h0m1s217ms
14-resizer_timing_optimization_sta 0h0m3s364ms
15-resizer_timing_optimization 0h0m11s587ms
16-write_verilog 0h0m1s266ms
16-resizer_timing_optimization_sta 0h0m3s957ms
18-opendp 0h0m1s809ms
19-fastroute 0h0m17s734ms
20-addspacers 0h0m1s611ms
21-write_verilog 0h0m1s396ms
22-tritonRoute 0h17m15s718ms
23-spef_extraction 0h0m9s5ms
23-spef_extraction_sta 0h0m10s854ms
26-write_verilog 0h0m2s104ms
30-magic_gen 0h0m51s754ms
31-klayout 0h0m4s223ms
33-klayout_xor 0h1m20s685ms
34-magic_ext_spice 0h0m42s732ms
35-lvs 0h0m17s317ms
36-magic_drc 0h3m37s82ms
37-magic_antenna 0h0m10s344ms
38-cvc 0h0m1s811ms