module top_module (
    input clk,
    input reset,
    output OneHertz,
    output [2:0] c_enable
); //
    
    wire [3:0] Q0, Q1, Q2;

    bcdcount counter0 (clk, reset, c_enable[0], Q0);
    bcdcount counter1 (clk, reset, c_enable[1], Q1);
    bcdcount counter2 (clk, reset, c_enable[2], Q2);
    
    assign c_enable[0] = 1;
    assign c_enable[1] = (Q0==9)? 1:0;
    assign c_enable[2] = (Q0==9 && Q1==9)? 1:0;
    assign OneHertz = reset? 0:(Q0 == 9 && Q1 == 9 && Q2 == 9);

endmodule
