<module name="PRU_ICSSG2_PR1_MII_RT_PR1_SGMII0_CFG_SGMII0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="ICSSG_SGMII_IDVER_REG" acronym="ICSSG_SGMII_IDVER_REG" offset="0x0" width="32" description="Identification and Version Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x4EC2" description="TX Identification Value" range="" rwaccess="R"/>
    <bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x1" description="RTL version value" range="" rwaccess="R"/>
    <bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major Version Value" range="" rwaccess="R"/>
    <bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x2" description="Minor Version Value" range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_SOFT_RESET_REG" acronym="ICSSG_SOFT_RESET_REG" offset="0x4" width="32" description="Software Reset Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RT_SOFT_RESET" width="1" begin="1" end="1" resetval="0x0" description="NOT SUPPORTED" range="" rwaccess="RW"/>
    <bitfield id="SOFT_RESET" width="1" begin="0" end="0" resetval="0x0" description="NOT SUPPORTED" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_CONTROL_REG" acronym="ICSSG_CONTROL_REG" offset="0x10" width="32" description="Control Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TEST_PATTERN_EN" width="1" begin="6" end="6" resetval="0x0" description="Test Pattern Enable." range="" rwaccess="RW"/>
    <bitfield id="MASTER" width="1" begin="5" end="5" resetval="0x0" description="Master Mode." range="" rwaccess="RW"/>
    <bitfield id="LOOPBACK" width="1" begin="4" end="4" resetval="0x0" description="Loopback mode." range="" rwaccess="RW"/>
    <bitfield id="MR_NP_LOADED" width="1" begin="3" end="3" resetval="0x0" description="Next Page Loaded." range="" rwaccess="RW"/>
    <bitfield id="FAST_LINK_TIMER" width="1" begin="2" end="2" resetval="0x0" description="Fast Link Timer." range="" rwaccess="RW"/>
    <bitfield id="MR_AN_RESTART" width="1" begin="1" end="1" resetval="0x0" description="Auto." range="" rwaccess="RW"/>
    <bitfield id="MR_AN_ENABLE" width="1" begin="0" end="0" resetval="0x0" description="Auto." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_STATUS_REG" acronym="ICSSG_STATUS_REG" offset="0x14" width="32" description="Status Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="FIB_SIG_DETECT" width="1" begin="5" end="5" resetval="0xX" description="Fiber Signal Detect." range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="4" end="4" resetval="0xX" description="Lock." range="" rwaccess="R"/>
    <bitfield id="MR_PAGE_RX" width="1" begin="3" end="3" resetval="0x0" description="Next Page Received." range="" rwaccess="R"/>
    <bitfield id="MR_AN_COMPLETE" width="1" begin="2" end="2" resetval="0x0" description="Auto." range="" rwaccess="R"/>
    <bitfield id="AN_ERROR" width="1" begin="1" end="1" resetval="0x0" description="Auto." range="" rwaccess="R"/>
    <bitfield id="LINK" width="1" begin="0" end="0" resetval="0x0" description="Link indicator." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_MR_ADV_ABILITY_REG" acronym="ICSSG_MR_ADV_ABILITY_REG" offset="0x18" width="32" description="Advertised Ability Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Advertised Ability." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MR_NP_TX_REG" acronym="ICSSG_MR_NP_TX_REG" offset="0x1C" width="32" description="Next Page Transmit Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="MR_NP_TX" width="16" begin="15" end="0" resetval="0x0" description="Next Page Transmit." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_MR_LP_ADV_ABILITY_REG" acronym="ICSSG_MR_LP_ADV_ABILITY_REG" offset="0x20" width="32" description="Link Partner Advertised Ability Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_ADV_ABILITY" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Advertised Ability." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_MR_LP_NP_RX_REG" acronym="ICSSG_MR_LP_NP_RX_REG" offset="0x24" width="32" description="Link Partner Next Page Received Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="MR_LP_NP_RX" width="16" begin="15" end="0" resetval="0x0" description="Link Partner Next Page Received." range="" rwaccess="R"/>
  </register>
  <register id="ICSSG_TX_CFG_REG" acronym="ICSSG_TX_CFG_REG" offset="0x30" width="32" description="SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="TX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Transmit configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_RX_CFG_REG" acronym="ICSSG_RX_CFG_REG" offset="0x34" width="32" description="SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Receive configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_AUX_CFG_REG" acronym="ICSSG_AUX_CFG_REG" offset="0x38" width="32" description="SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="AUX_CFG" width="32" begin="31" end="0" resetval="0x0" description="Auxiliary configuration register output" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIAG_CLEAR_REG" acronym="ICSSG_DIAG_CLEAR_REG" offset="0x40" width="32" description="Diagnostics Clear Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_CLEAR" width="1" begin="0" end="0" resetval="0x0" description="Diagnostics Clear." range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIAG_CONTROL_REG" acronym="ICSSG_DIAG_CONTROL_REG" offset="0x44" width="32" description="Diagnostics Control Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="25" begin="31" end="7" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_SM_SEL" width="3" begin="6" end="4" resetval="0x0" description="Diagnostic Select." range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="3" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="DIAG_EDGE_SEL" width="2" begin="1" end="0" resetval="0x0" description="Diagnostis Hold Signals Edge Select" range="" rwaccess="RW"/>
  </register>
  <register id="ICSSG_DIAG_STATUS_REG" acronym="ICSSG_DIAG_STATUS_REG" offset="0x48" width="32" description="Diagnostics Status Register SGMII mode is supported only for PRU_ICSSG2 instance.">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="DIAG_STATUS" width="16" begin="15" end="0" resetval="0x0" description="Diagnostics Status" range="" rwaccess="R"/>
  </register>
</module>
