{"top":"global.Test_UpsampleDownsample_1PxPerClock",
"namespaces":{
  "global":{
    "modules":{
      "Add22":{
        "type":["Record",[
          ["I0",["Array",22,"BitIn"]],
          ["I1",["Array",22,"BitIn"]],
          ["O",["Array",22,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",22]}
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      },
      "Counter22CER":{
        "type":["Record",[
          ["O",["Array",22,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0":{
            "modref":"global.Add22"
          },
          "inst1":{
            "modref":"global.Register22CER"
          }
        },
        "connections":[
          ["bit_const_GND.out","inst0.I1.1"],
          ["bit_const_GND.out","inst0.I1.10"],
          ["bit_const_GND.out","inst0.I1.11"],
          ["bit_const_GND.out","inst0.I1.12"],
          ["bit_const_GND.out","inst0.I1.13"],
          ["bit_const_GND.out","inst0.I1.14"],
          ["bit_const_GND.out","inst0.I1.15"],
          ["bit_const_GND.out","inst0.I1.16"],
          ["bit_const_GND.out","inst0.I1.17"],
          ["bit_const_GND.out","inst0.I1.18"],
          ["bit_const_GND.out","inst0.I1.19"],
          ["bit_const_GND.out","inst0.I1.2"],
          ["bit_const_GND.out","inst0.I1.20"],
          ["bit_const_GND.out","inst0.I1.21"],
          ["bit_const_GND.out","inst0.I1.3"],
          ["bit_const_GND.out","inst0.I1.4"],
          ["bit_const_GND.out","inst0.I1.5"],
          ["bit_const_GND.out","inst0.I1.6"],
          ["bit_const_GND.out","inst0.I1.7"],
          ["bit_const_GND.out","inst0.I1.8"],
          ["bit_const_GND.out","inst0.I1.9"],
          ["bit_const_VCC.out","inst0.I1.0"],
          ["inst0.I0","inst1.O"],
          ["inst0.O","inst1.I"],
          ["inst1.CE","self.CE"],
          ["inst1.CLK","self.CLK"],
          ["inst1.O","self.O"],
          ["inst1.RESET","self.RESET"]
        ]
      },
      "Counter22Mod2457600CE":{
        "type":["Record",[
          ["O",["Array",22,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.Counter22CER"
          },
          "inst1":{
            "modref":"global.Decode245759922"
          },
          "inst2":{
            "modref":"global.and_wrapped"
          }
        },
        "connections":[
          ["inst0.CE","self.CE"],
          ["inst0.CLK","self.CLK"],
          ["inst0.O","inst1.I"],
          ["inst0.O","self.O"],
          ["inst0.RESET","inst2.O"],
          ["inst1.O","inst2.I0"],
          ["inst2.I1","self.CE"]
        ]
      },
      "DFF_init0_has_ceTrue_has_resetTrue":{
        "type":["Record",[
          ["I","BitIn"],
          ["O","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "inst0":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",1]},
            "modargs":{"init":[["BitVector",1],"1'h0"]}
          },
          "inst1":{
            "modref":"global._Mux2"
          }
        },
        "connections":[
          ["bit_const_GND.out","inst1.I.1"],
          ["inst0.clk","self.CLK"],
          ["inst0.en","self.CE"],
          ["inst1.O","inst0.in.0"],
          ["inst1.S","self.RESET"],
          ["self.I","inst1.I.0"],
          ["self.O","inst0.out.0"]
        ]
      },
      "Decode245759922":{
        "type":["Record",[
          ["I",["Array",22,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "bit_const_GND":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "bit_const_VCC":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "inst0":{
            "modref":"global.EQ22"
          }
        },
        "connections":[
          ["bit_const_GND.out","inst0.I1.15"],
          ["bit_const_GND.out","inst0.I1.17"],
          ["bit_const_GND.out","inst0.I1.19"],
          ["bit_const_GND.out","inst0.I1.20"],
          ["bit_const_VCC.out","inst0.I1.0"],
          ["bit_const_VCC.out","inst0.I1.1"],
          ["bit_const_VCC.out","inst0.I1.10"],
          ["bit_const_VCC.out","inst0.I1.11"],
          ["bit_const_VCC.out","inst0.I1.12"],
          ["bit_const_VCC.out","inst0.I1.13"],
          ["bit_const_VCC.out","inst0.I1.14"],
          ["bit_const_VCC.out","inst0.I1.16"],
          ["bit_const_VCC.out","inst0.I1.18"],
          ["bit_const_VCC.out","inst0.I1.2"],
          ["bit_const_VCC.out","inst0.I1.21"],
          ["bit_const_VCC.out","inst0.I1.3"],
          ["bit_const_VCC.out","inst0.I1.4"],
          ["bit_const_VCC.out","inst0.I1.5"],
          ["bit_const_VCC.out","inst0.I1.6"],
          ["bit_const_VCC.out","inst0.I1.7"],
          ["bit_const_VCC.out","inst0.I1.8"],
          ["bit_const_VCC.out","inst0.I1.9"],
          ["inst0.I0","self.I"],
          ["inst0.O","self.O"]
        ]
      },
      "DownsampleParallel":{
        "type":["Record",[
          ["I",["Array",7,["Array",24,"BitIn"]]],
          ["O",["Array",24,"Bit"]]
        ]],
        "instances":{
          "inst0":{
            "genref":"aetherlinglib.mapParallel",
            "genargs":{"numInputs":["Int",6], "operator":["Module","aetherlinglib.dehydrate"]}
          },
          "inst1":{
            "genref":"aetherlinglib.mapParallel",
            "genargs":{"numInputs":["Int",6], "operator":["Module","coreir.term"]}
          }
        },
        "connections":[
          ["inst0.out","inst1.in"],
          ["self.O","self.I.0"],
          ["inst0.in.0","self.I.1"],
          ["inst0.in.1","self.I.2"],
          ["inst0.in.2","self.I.3"],
          ["inst0.in.3","self.I.4"],
          ["inst0.in.4","self.I.5"],
          ["inst0.in.5","self.I.6"]
        ]
      },
      "EQ22":{
        "type":["Record",[
          ["I0",["Array",22,"BitIn"]],
          ["I1",["Array",22,"BitIn"]],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",22]}
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      },
      "Register22CER":{
        "type":["Record",[
          ["I",["Array",22,"BitIn"]],
          ["O",["Array",22,"Bit"]],
          ["CLK",["Named","coreir.clkIn"]],
          ["CE","BitIn"],
          ["RESET","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst1":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst10":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst11":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst12":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst13":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst14":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst15":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst16":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst17":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst18":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst19":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst2":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst20":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst21":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst3":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst4":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst5":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst6":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst7":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst8":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          },
          "inst9":{
            "modref":"global.DFF_init0_has_ceTrue_has_resetTrue"
          }
        },
        "connections":[
          ["inst0.CE","self.CE"],
          ["inst0.CLK","self.CLK"],
          ["inst0.I","self.I.0"],
          ["inst0.O","self.O.0"],
          ["inst0.RESET","self.RESET"],
          ["inst1.CE","self.CE"],
          ["inst1.CLK","self.CLK"],
          ["inst1.I","self.I.1"],
          ["inst1.O","self.O.1"],
          ["inst1.RESET","self.RESET"],
          ["inst10.CE","self.CE"],
          ["inst10.CLK","self.CLK"],
          ["inst10.I","self.I.10"],
          ["inst10.O","self.O.10"],
          ["inst10.RESET","self.RESET"],
          ["inst11.CE","self.CE"],
          ["inst11.CLK","self.CLK"],
          ["inst11.I","self.I.11"],
          ["inst11.O","self.O.11"],
          ["inst11.RESET","self.RESET"],
          ["inst12.CE","self.CE"],
          ["inst12.CLK","self.CLK"],
          ["inst12.I","self.I.12"],
          ["inst12.O","self.O.12"],
          ["inst12.RESET","self.RESET"],
          ["inst13.CE","self.CE"],
          ["inst13.CLK","self.CLK"],
          ["inst13.I","self.I.13"],
          ["inst13.O","self.O.13"],
          ["inst13.RESET","self.RESET"],
          ["inst14.CE","self.CE"],
          ["inst14.CLK","self.CLK"],
          ["inst14.I","self.I.14"],
          ["inst14.O","self.O.14"],
          ["inst14.RESET","self.RESET"],
          ["inst15.CE","self.CE"],
          ["inst15.CLK","self.CLK"],
          ["inst15.I","self.I.15"],
          ["inst15.O","self.O.15"],
          ["inst15.RESET","self.RESET"],
          ["inst16.CE","self.CE"],
          ["inst16.CLK","self.CLK"],
          ["inst16.I","self.I.16"],
          ["inst16.O","self.O.16"],
          ["inst16.RESET","self.RESET"],
          ["inst17.CE","self.CE"],
          ["inst17.CLK","self.CLK"],
          ["inst17.I","self.I.17"],
          ["inst17.O","self.O.17"],
          ["inst17.RESET","self.RESET"],
          ["inst18.CE","self.CE"],
          ["inst18.CLK","self.CLK"],
          ["inst18.I","self.I.18"],
          ["inst18.O","self.O.18"],
          ["inst18.RESET","self.RESET"],
          ["inst19.CE","self.CE"],
          ["inst19.CLK","self.CLK"],
          ["inst19.I","self.I.19"],
          ["inst19.O","self.O.19"],
          ["inst19.RESET","self.RESET"],
          ["inst2.CE","self.CE"],
          ["inst2.CLK","self.CLK"],
          ["inst2.I","self.I.2"],
          ["inst2.O","self.O.2"],
          ["inst2.RESET","self.RESET"],
          ["inst20.CE","self.CE"],
          ["inst20.CLK","self.CLK"],
          ["inst20.I","self.I.20"],
          ["inst20.O","self.O.20"],
          ["inst20.RESET","self.RESET"],
          ["inst21.CE","self.CE"],
          ["inst21.CLK","self.CLK"],
          ["inst21.I","self.I.21"],
          ["inst21.O","self.O.21"],
          ["inst21.RESET","self.RESET"],
          ["inst3.CE","self.CE"],
          ["inst3.CLK","self.CLK"],
          ["inst3.I","self.I.3"],
          ["inst3.O","self.O.3"],
          ["inst3.RESET","self.RESET"],
          ["inst4.CE","self.CE"],
          ["inst4.CLK","self.CLK"],
          ["inst4.I","self.I.4"],
          ["inst4.O","self.O.4"],
          ["inst4.RESET","self.RESET"],
          ["inst5.CE","self.CE"],
          ["inst5.CLK","self.CLK"],
          ["inst5.I","self.I.5"],
          ["inst5.O","self.O.5"],
          ["inst5.RESET","self.RESET"],
          ["inst6.CE","self.CE"],
          ["inst6.CLK","self.CLK"],
          ["inst6.I","self.I.6"],
          ["inst6.O","self.O.6"],
          ["inst6.RESET","self.RESET"],
          ["inst7.CE","self.CE"],
          ["inst7.CLK","self.CLK"],
          ["inst7.I","self.I.7"],
          ["inst7.O","self.O.7"],
          ["inst7.RESET","self.RESET"],
          ["inst8.CE","self.CE"],
          ["inst8.CLK","self.CLK"],
          ["inst8.I","self.I.8"],
          ["inst8.O","self.O.8"],
          ["inst8.RESET","self.RESET"],
          ["inst9.CE","self.CE"],
          ["inst9.CLK","self.CLK"],
          ["inst9.I","self.I.9"],
          ["inst9.O","self.O.9"],
          ["inst9.RESET","self.RESET"]
        ]
      },
      "Test_UpsampleDownsample_1PxPerClock":{
        "type":["Record",[
          ["CLK",["Named","coreir.clkIn"]],
          ["input_wdata",["Array",24,"BitIn"]],
          ["input_wen","BitIn"],
          ["input_ren","BitIn"],
          ["output_rdata",["Array",24,"Bit"]],
          ["output_ren","BitIn"]
        ]],
        "instances":{
          "inst0":{
            "genref":"aetherlinglib.hydrate",
            "genargs":{"hydratedType":["CoreIRType",["Array",24,"Bit"]]}
          },
          "inst1":{
            "modref":"global.UpParallel"
          },
          "inst2":{
            "modref":"global.DownsampleParallel"
          },
          "inst3":{
            "genref":"aetherlinglib.dehydrate",
            "genargs":{"hydratedType":["CoreIRType",["Array",24,"Bit"]]}
          },
          "inst4":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",2457600], "has_init":["Bool",false], "width":["Int",24]}
          },
          "inst5":{
            "modref":"global.Counter22Mod2457600CE"
          },
          "inst6":{
            "modref":"global.Counter22Mod2457600CE"
          },
          "inst7":{
            "genref":"coreir.mem",
            "genargs":{"depth":["Int",2457600], "has_init":["Bool",false], "width":["Int",24]}
          },
          "inst8":{
            "modref":"global.Counter22Mod2457600CE"
          },
          "inst9":{
            "modref":"global.Counter22Mod2457600CE"
          }
        },
        "connections":[
          ["inst0.in","inst4.rdata"],
          ["inst0.out","inst1.I"],
          ["inst1.O","inst2.I"],
          ["inst2.O","inst3.in"],
          ["inst3.out","inst7.wdata"],
          ["inst4.clk","self.CLK"],
          ["inst4.raddr","inst6.O"],
          ["inst4.waddr","inst5.O"],
          ["inst4.wdata","self.input_wdata"],
          ["inst4.wen","self.input_wen"],
          ["inst5.CE","self.input_wen"],
          ["inst5.CLK","self.CLK"],
          ["inst6.CE","self.input_ren"],
          ["inst6.CLK","self.CLK"],
          ["inst7.clk","self.CLK"],
          ["inst7.raddr","inst9.O"],
          ["inst7.rdata","self.output_rdata"],
          ["inst7.waddr","inst8.O"],
          ["inst7.wen","self.input_ren"],
          ["inst8.CE","self.input_ren"],
          ["inst8.CLK","self.CLK"],
          ["inst9.CE","self.output_ren"],
          ["inst9.CLK","self.CLK"]
        ]
      },
      "UpParallel":{
        "type":["Record",[
          ["I",["Array",24,"BitIn"]],
          ["O",["Array",7,["Array",24,"Bit"]]]
        ]],
        "connections":[
          ["self.I","self.O.0"],
          ["self.I","self.O.1"],
          ["self.I","self.O.2"],
          ["self.I","self.O.3"],
          ["self.I","self.O.4"],
          ["self.I","self.O.5"],
          ["self.I","self.O.6"]
        ]
      },
      "_Mux2":{
        "type":["Record",[
          ["I",["Array",2,"BitIn"]],
          ["S","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.mux"
          }
        },
        "connections":[
          ["inst0.in0","self.I.0"],
          ["inst0.in1","self.I.1"],
          ["inst0.out","self.O"],
          ["inst0.sel","self.S"]
        ]
      },
      "and_wrapped":{
        "type":["Record",[
          ["I0","BitIn"],
          ["I1","BitIn"],
          ["O","Bit"]
        ]],
        "instances":{
          "inst0":{
            "modref":"corebit.and"
          }
        },
        "connections":[
          ["inst0.in0","self.I0"],
          ["inst0.in1","self.I1"],
          ["inst0.out","self.O"]
        ]
      }
    }
  }
}
}