Analysis & Synthesis report for computer
Thu Jul 25 21:06:55 2019
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for EEPROM:inst|altsyncram:altsyncram_component|altsyncram_7d14:auto_generated
 13. Source assignments for SRAM:inst11|altsyncram:altsyncram_component|altsyncram_dd14:auto_generated
 14. Parameter Settings for User Entity Instance: cpu:inst1|alu:inst6|74283:162
 15. Parameter Settings for User Entity Instance: cpu:inst1|alu:inst6|74283:163
 16. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:131
 17. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:126
 18. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:125
 19. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:124
 20. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:123
 21. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:140
 22. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:130
 23. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:129
 24. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:128
 25. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:127
 26. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:3
 27. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:4
 28. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:32
 29. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:33
 30. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:174
 31. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:173
 32. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:172
 33. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:171
 34. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:133
 35. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:141
 36. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:135
 37. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:142
 38. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:136
 39. Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:143
 40. Parameter Settings for User Entity Instance: EEPROM:inst|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: SRAM:inst11|altsyncram:altsyncram_component
 42. altsyncram Parameter Settings by Entity Instance
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Jul 25 21:06:55 2019       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; computer                                    ;
; Top-level Entity Name           ; computer                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 110                                         ;
; Total pins                      ; 138                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 65,536                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31I7ES   ;                    ;
; Top-level entity name                                                           ; computer           ; computer           ;
; Family name                                                                     ; Cyclone V          ; Stratix II         ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                        ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                              ; Library ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+
; sram.mif                         ; yes             ; User Memory Initialization File    ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/sram.mif                  ;         ;
; eprom.mif                        ; yes             ; User Memory Initialization File    ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/eprom.mif                 ;         ;
; controller/controller.vhd        ; yes             ; User VHDL File                     ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/controller/controller.vhd ;         ;
; xdr_ydr/xdr_ydr.bdf              ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/xdr_ydr/xdr_ydr.bdf       ;         ;
; pc_mar_ix/pc_mar_ix.bdf          ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/pc_mar_ix/pc_mar_ix.bdf   ;         ;
; ir/ir.bdf                        ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/ir/ir.bdf                 ;         ;
; cpu/cpu.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/cpu/cpu.bdf               ;         ;
; alu/alu.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/alu/alu.bdf               ;         ;
; computer.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/computer.bdf              ;         ;
; EEPROM.vhd                       ; yes             ; User Wizard-Generated File         ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd                ;         ;
; SRAM.vhd                         ; yes             ; User Wizard-Generated File         ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd                  ;         ;
; 74153.bdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74153.bdf                        ;         ;
; 161mux.bdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/161mux.bdf                       ;         ;
; 74283.tdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf                        ;         ;
; aglobal.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal.inc                        ;         ;
; f74283.bdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74283.bdf                       ;         ;
; 21mux.bdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/21mux.bdf                        ;         ;
; mux41.bdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/mux41.bdf                        ;         ;
; 74161.tdf                        ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf                        ;         ;
; f74161.bdf                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/f74161.bdf                       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf                     ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/stratix_ram_block.inc              ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mux.inc                        ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_decode.inc                     ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                     ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/a_rdenreg.inc                      ;         ;
; altrom.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altrom.inc                         ;         ;
; altram.inc                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altram.inc                         ;         ;
; altdpram.inc                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altdpram.inc                       ;         ;
; db/altsyncram_7d14.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/db/altsyncram_7d14.tdf    ;         ;
; db/altsyncram_dd14.tdf           ; yes             ; Auto-Generated Megafunction        ; C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/db/altsyncram_dd14.tdf    ;         ;
+----------------------------------+-----------------+------------------------------------+-------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 201   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 283   ;
;     -- 7 input functions                    ; 8     ;
;     -- 6 input functions                    ; 107   ;
;     -- 5 input functions                    ; 67    ;
;     -- 4 input functions                    ; 43    ;
;     -- <=3 input functions                  ; 58    ;
;                                             ;       ;
; Dedicated logic registers                   ; 110   ;
;                                             ;       ;
; I/O pins                                    ; 138   ;
; Total MLAB memory bits                      ; 0     ;
; Total block memory bits                     ; 65536 ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Maximum fan-out node                        ; inst2 ;
; Maximum fan-out                             ; 110   ;
; Total fan-out                               ; 2330  ;
; Average fan-out                             ; 3.36  ;
+---------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                  ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
; |computer                                 ; 283 (15)            ; 110 (2)                   ; 65536             ; 0          ; 138  ; 0            ; |computer                                                                            ; computer        ; work         ;
;    |EEPROM:inst|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|EEPROM:inst                                                                ; EEPROM          ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|EEPROM:inst|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_7d14:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|EEPROM:inst|altsyncram:altsyncram_component|altsyncram_7d14:auto_generated ; altsyncram_7d14 ; work         ;
;    |SRAM:inst11|                          ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|SRAM:inst11                                                                ; SRAM            ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|SRAM:inst11|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;          |altsyncram_dd14:auto_generated| ; 0 (0)               ; 0 (0)                     ; 32768             ; 0          ; 0    ; 0            ; |computer|SRAM:inst11|altsyncram:altsyncram_component|altsyncram_dd14:auto_generated ; altsyncram_dd14 ; work         ;
;    |cpu:inst1|                            ; 268 (0)             ; 108 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1                                                                  ; cpu             ; work         ;
;       |alu:inst6|                         ; 61 (3)              ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6                                                        ; alu             ; work         ;
;          |161mux:194|                     ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:194                                             ; 161mux          ; work         ;
;          |161mux:195|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:195                                             ; 161mux          ; work         ;
;          |161mux:196|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:196                                             ; 161mux          ; work         ;
;          |161mux:197|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:197                                             ; 161mux          ; work         ;
;          |161mux:198|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:198                                             ; 161mux          ; work         ;
;          |161mux:199|                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:199                                             ; 161mux          ; work         ;
;          |161mux:200|                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:200                                             ; 161mux          ; work         ;
;          |161mux:201|                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|161mux:201                                             ; 161mux          ; work         ;
;          |74153:137|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:137                                              ; 74153           ; work         ;
;          |74153:138|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:138                                              ; 74153           ; work         ;
;          |74153:139|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:139                                              ; 74153           ; work         ;
;          |74153:140|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:140                                              ; 74153           ; work         ;
;          |74153:141|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:141                                              ; 74153           ; work         ;
;          |74153:142|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:142                                              ; 74153           ; work         ;
;          |74153:143|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:143                                              ; 74153           ; work         ;
;          |74153:144|                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74153:144                                              ; 74153           ; work         ;
;          |74283:162|                      ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74283:162                                              ; 74283           ; work         ;
;             |f74283:sub|                  ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74283:162|f74283:sub                                   ; f74283          ; work         ;
;          |74283:163|                      ; 3 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74283:163                                              ; 74283           ; work         ;
;             |f74283:sub|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|alu:inst6|74283:163|f74283:sub                                   ; f74283          ; work         ;
;       |controller:inst|                   ; 62 (62)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|controller:inst                                                  ; controller      ; work         ;
;       |ir:inst7|                          ; 0 (0)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|ir:inst7                                                         ; ir              ; work         ;
;       |pc_mar_ix:inst5|                   ; 145 (0)             ; 80 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5                                                  ; pc_mar_ix       ; work         ;
;          |74161:123|                      ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:123                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:123|f74161:sub                             ; f74161          ; work         ;
;          |74161:124|                      ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:124                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:124|f74161:sub                             ; f74161          ; work         ;
;          |74161:125|                      ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:125                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:125|f74161:sub                             ; f74161          ; work         ;
;          |74161:126|                      ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:126                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:126|f74161:sub                             ; f74161          ; work         ;
;          |74161:127|                      ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:127                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:127|f74161:sub                             ; f74161          ; work         ;
;          |74161:128|                      ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:128                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:128|f74161:sub                             ; f74161          ; work         ;
;          |74161:129|                      ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:129                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:129|f74161:sub                             ; f74161          ; work         ;
;          |74161:130|                      ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:130                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:130|f74161:sub                             ; f74161          ; work         ;
;          |74161:171|                      ; 6 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:171                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 6 (6)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:171|f74161:sub                             ; f74161          ; work         ;
;          |74161:172|                      ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:172                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:172|f74161:sub                             ; f74161          ; work         ;
;          |74161:173|                      ; 7 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:173                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:173|f74161:sub                             ; f74161          ; work         ;
;          |74161:174|                      ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:174                                        ; 74161           ; work         ;
;             |f74161:sub|                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:174|f74161:sub                             ; f74161          ; work         ;
;          |74161:32|                       ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:32                                         ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:32|f74161:sub                              ; f74161          ; work         ;
;          |74161:33|                       ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:33                                         ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:33|f74161:sub                              ; f74161          ; work         ;
;          |74161:3|                        ; 4 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:3                                          ; 74161           ; work         ;
;             |f74161:sub|                  ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:3|f74161:sub                               ; f74161          ; work         ;
;          |74161:4|                        ; 5 (0)               ; 4 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:4                                          ; 74161           ; work         ;
;             |f74161:sub|                  ; 5 (5)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74161:4|f74161:sub                               ; f74161          ; work         ;
;          |74283:131|                      ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:131                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:131|f74283:sub                             ; f74283          ; work         ;
;          |74283:133|                      ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:133                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:133|f74283:sub                             ; f74283          ; work         ;
;          |74283:135|                      ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:135                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:135|f74283:sub                             ; f74283          ; work         ;
;          |74283:136|                      ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:136                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:136|f74283:sub                             ; f74283          ; work         ;
;          |74283:140|                      ; 6 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:140                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:140|f74283:sub                             ; f74283          ; work         ;
;          |74283:141|                      ; 9 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:141                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 9 (9)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:141|f74283:sub                             ; f74283          ; work         ;
;          |74283:142|                      ; 5 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:142                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:142|f74283:sub                             ; f74283          ; work         ;
;          |74283:143|                      ; 4 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:143                                        ; 74283           ; work         ;
;             |f74283:sub|                  ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|74283:143|f74283:sub                             ; f74283          ; work         ;
;          |mux41:155|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:155                                        ; mux41           ; work         ;
;          |mux41:156|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:156                                        ; mux41           ; work         ;
;          |mux41:157|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:157                                        ; mux41           ; work         ;
;          |mux41:158|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:158                                        ; mux41           ; work         ;
;          |mux41:159|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:159                                        ; mux41           ; work         ;
;          |mux41:160|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:160                                        ; mux41           ; work         ;
;          |mux41:161|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:161                                        ; mux41           ; work         ;
;          |mux41:162|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:162                                        ; mux41           ; work         ;
;          |mux41:163|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:163                                        ; mux41           ; work         ;
;          |mux41:164|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:164                                        ; mux41           ; work         ;
;          |mux41:165|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:165                                        ; mux41           ; work         ;
;          |mux41:166|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:166                                        ; mux41           ; work         ;
;          |mux41:167|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:167                                        ; mux41           ; work         ;
;          |mux41:168|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:168                                        ; mux41           ; work         ;
;          |mux41:169|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:169                                        ; mux41           ; work         ;
;          |mux41:170|                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|mux41:170                                        ; mux41           ; work         ;
;          |xdr_ydr:inst1|                  ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |computer|cpu:inst1|pc_mar_ix:inst5|xdr_ydr:inst1                                    ; xdr_ydr         ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                                  ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+
; EEPROM:inst|altsyncram:altsyncram_component|altsyncram_7d14:auto_generated|ALTSYNCRAM ; AUTO ; ROM         ; 4096         ; 8            ; --           ; --           ; 32768 ; eprom.mif ;
; SRAM:inst11|altsyncram:altsyncram_component|altsyncram_dd14:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 4096         ; 8            ; --           ; --           ; 32768 ; sram.mif  ;
+---------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+-----------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |computer|EEPROM:inst ; EEPROM.vhd      ;
; Altera ; RAM: 1-PORT  ; 17.1    ; N/A          ; N/A          ; |computer|SRAM:inst11 ; SRAM.vhd        ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 110   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 108   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 22    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+
; 64:1               ; 5 bits    ; 210 LEs       ; 160 LEs              ; 50 LEs                 ; Yes        ; |computer|cpu:inst1|controller:inst|state[1] ;
; 64:1               ; 3 bits    ; 126 LEs       ; 42 LEs               ; 84 LEs                 ; No         ; |computer|cpu:inst1|controller:inst|Mux31    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for EEPROM:inst|altsyncram:altsyncram_component|altsyncram_7d14:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for SRAM:inst11|altsyncram:altsyncram_component|altsyncram_dd14:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|alu:inst6|74283:162 ;
+------------------------+-----------+---------------------------------------+
; Parameter Name         ; Value     ; Type                                  ;
+------------------------+-----------+---------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                        ;
+------------------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|alu:inst6|74283:163 ;
+------------------------+-----------+---------------------------------------+
; Parameter Name         ; Value     ; Type                                  ;
+------------------------+-----------+---------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                               ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                        ;
+------------------------+-----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:131 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:126 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:125 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:124 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:123 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:140 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:130 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:129 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:128 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:127 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:3 ;
+------------------------+-----------+-------------------------------------------+
; Parameter Name         ; Value     ; Type                                      ;
+------------------------+-----------+-------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                            ;
+------------------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:4 ;
+------------------------+-----------+-------------------------------------------+
; Parameter Name         ; Value     ; Type                                      ;
+------------------------+-----------+-------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                   ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                            ;
+------------------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:32 ;
+------------------------+-----------+--------------------------------------------+
; Parameter Name         ; Value     ; Type                                       ;
+------------------------+-----------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                             ;
+------------------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:33 ;
+------------------------+-----------+--------------------------------------------+
; Parameter Name         ; Value     ; Type                                       ;
+------------------------+-----------+--------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                    ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                             ;
+------------------------+-----------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:174 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:173 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:172 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74161:171 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:133 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:141 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:135 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:142 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:136 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cpu:inst1|pc_mar_ix:inst5|74283:143 ;
+------------------------+-----------+---------------------------------------------+
; Parameter Name         ; Value     ; Type                                        ;
+------------------------+-----------+---------------------------------------------+
; DEVICE_FAMILY          ; Cyclone V ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON        ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF       ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON        ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF       ; IGNORE_CASCADE                              ;
+------------------------+-----------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: EEPROM:inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; eprom.mif            ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_7d14      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SRAM:inst11|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                      ;
; WIDTH_A                            ; 8                    ; Signed Integer               ;
; WIDTHAD_A                          ; 12                   ; Signed Integer               ;
; NUMWORDS_A                         ; 4096                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Signed Integer               ;
; WIDTHAD_B                          ; 1                    ; Signed Integer               ;
; NUMWORDS_B                         ; 0                    ; Signed Integer               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Signed Integer               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; sram.mif             ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_dd14      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 2                                           ;
; Entity Instance                           ; EEPROM:inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
; Entity Instance                           ; SRAM:inst11|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                 ;
;     -- WIDTH_A                            ; 8                                           ;
;     -- NUMWORDS_A                         ; 4096                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 0                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 110                         ;
;     CLR               ; 30                          ;
;     CLR SLD           ; 56                          ;
;     ENA CLR           ; 22                          ;
;     plain             ; 2                           ;
; arriav_io_obuf        ; 8                           ;
; arriav_lcell_comb     ; 285                         ;
;     extend            ; 8                           ;
;         7 data inputs ; 8                           ;
;     normal            ; 277                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 23                          ;
;         3 data inputs ; 34                          ;
;         4 data inputs ; 43                          ;
;         5 data inputs ; 67                          ;
;         6 data inputs ; 107                         ;
; boundary_port         ; 138                         ;
; stratixv_ram_block    ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 4.30                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:08     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Thu Jul 25 21:05:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off computer -c computer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file controller/controller.vhd
    Info (12022): Found design unit 1: controller-BHV File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/controller/controller.vhd Line: 39
    Info (12023): Found entity 1: controller File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/controller/controller.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file xdr_ydr/xdr_ydr.bdf
    Info (12023): Found entity 1: xdr_ydr
Info (12021): Found 1 design units, including 1 entities, in source file pc_mar_ix/pc_mar_ix.bdf
    Info (12023): Found entity 1: pc_mar_ix
Info (12021): Found 1 design units, including 1 entities, in source file ir/ir.bdf
    Info (12023): Found entity 1: ir
Info (12021): Found 1 design units, including 1 entities, in source file cpu/cpu.bdf
    Info (12023): Found entity 1: cpu
Info (12021): Found 1 design units, including 1 entities, in source file alu/alu.bdf
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file computer.bdf
    Info (12023): Found entity 1: computer
Info (12021): Found 2 design units, including 1 entities, in source file eeprom.vhd
    Info (12022): Found design unit 1: eeprom-SYN File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd Line: 52
    Info (12023): Found entity 1: EEPROM File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file sram.vhd
    Info (12022): Found design unit 1: sram-SYN File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd Line: 54
    Info (12023): Found entity 1: SRAM File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd Line: 42
Info (12127): Elaborating entity "computer" for the top level hierarchy
Info (12128): Elaborating entity "cpu" for hierarchy "cpu:inst1"
Info (12128): Elaborating entity "alu" for hierarchy "cpu:inst1|alu:inst6"
Info (12128): Elaborating entity "74153" for hierarchy "cpu:inst1|alu:inst6|74153:138"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|alu:inst6|74153:138"
Info (12128): Elaborating entity "161mux" for hierarchy "cpu:inst1|alu:inst6|161mux:194"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|alu:inst6|161mux:194"
Info (12128): Elaborating entity "74283" for hierarchy "cpu:inst1|alu:inst6|74283:162"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|alu:inst6|74283:162"
Info (12128): Elaborating entity "f74283" for hierarchy "cpu:inst1|alu:inst6|74283:162|f74283:sub" File: c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf Line: 24
Info (12131): Elaborated megafunction instantiation "cpu:inst1|alu:inst6|74283:162|f74283:sub", which is child of megafunction instantiation "cpu:inst1|alu:inst6|74283:162" File: c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74283.tdf Line: 24
Info (12128): Elaborating entity "74283" for hierarchy "cpu:inst1|alu:inst6|74283:163"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|alu:inst6|74283:163"
Info (12128): Elaborating entity "controller" for hierarchy "cpu:inst1|controller:inst"
Info (12128): Elaborating entity "ir" for hierarchy "cpu:inst1|ir:inst7"
Info (12128): Elaborating entity "21mux" for hierarchy "cpu:inst1|ir:inst7|21mux:1"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|ir:inst7|21mux:1"
Info (12128): Elaborating entity "pc_mar_ix" for hierarchy "cpu:inst1|pc_mar_ix:inst5"
Info (12128): Elaborating entity "MUX41" for hierarchy "cpu:inst1|pc_mar_ix:inst5|MUX41:158"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|MUX41:158"
Info (12128): Elaborating entity "74161" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74161:126"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74161:126"
Info (12128): Elaborating entity "f74161" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74161:126|f74161:sub" File: c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf Line: 33
Info (12131): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74161:126|f74161:sub", which is child of megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74161:126" File: c:/intelfpga_lite/17.1/quartus/libraries/others/maxplus2/74161.tdf Line: 33
Info (12128): Elaborating entity "74161" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74161:125"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74161:125"
Info (12128): Elaborating entity "xdr_ydr" for hierarchy "cpu:inst1|pc_mar_ix:inst5|xdr_ydr:inst1"
Info (12128): Elaborating entity "74283" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74283:133"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74283:133"
Info (12128): Elaborating entity "74283" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74283:135"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74283:135"
Info (12128): Elaborating entity "74283" for hierarchy "cpu:inst1|pc_mar_ix:inst5|74283:136"
Info (12130): Elaborated megafunction instantiation "cpu:inst1|pc_mar_ix:inst5|74283:136"
Info (12128): Elaborating entity "EEPROM" for hierarchy "EEPROM:inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "EEPROM:inst|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd Line: 59
Info (12130): Elaborated megafunction instantiation "EEPROM:inst|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd Line: 59
Info (12133): Instantiated megafunction "EEPROM:inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/EEPROM.vhd Line: 59
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "eprom.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7d14.tdf
    Info (12023): Found entity 1: altsyncram_7d14 File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/db/altsyncram_7d14.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7d14" for hierarchy "EEPROM:inst|altsyncram:altsyncram_component|altsyncram_7d14:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Warning (113028): 3840 out of 4096 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/eprom.mif Line: 1
    Warning (113027): Addresses ranging from 256 to 4095 are not initialized File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/eprom.mif Line: 1
Info (12128): Elaborating entity "SRAM" for hierarchy "SRAM:inst11"
Info (12128): Elaborating entity "altsyncram" for hierarchy "SRAM:inst11|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd Line: 61
Info (12130): Elaborated megafunction instantiation "SRAM:inst11|altsyncram:altsyncram_component" File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd Line: 61
Info (12133): Instantiated megafunction "SRAM:inst11|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/SRAM.vhd Line: 61
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "sram.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "4096"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "12"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dd14.tdf
    Info (12023): Found entity 1: altsyncram_dd14 File: C:/Users/Johnny Li/Desktop/Quartus3/lab7/GCPU/gcpu-s19_restored/db/altsyncram_dd14.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_dd14" for hierarchy "SRAM:inst11|altsyncram:altsyncram_component|altsyncram_dd14:auto_generated" File: c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (13014): Ignored 243 buffer(s)
    Info (13015): Ignored 120 CARRY buffer(s)
    Info (13019): Ignored 123 SOFT buffer(s)
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 459 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 128 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 305 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Thu Jul 25 21:06:55 2019
    Info: Elapsed time: 00:01:01
    Info: Total CPU time (on all processors): 00:01:36


