
*** Running vivado
    with args -log calc_top.vdi -applog -m64 -messageDb vivado.pb -mode batch -source calc_top.tcl -notrace


****** Vivado v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source calc_top.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 44 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
Finished Parsing XDC File [/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.srcs/constrs_1/new/calculator_constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1315.703 ; gain = 37.016 ; free physical = 1254 ; free virtual = 10022
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 3977e561

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 3977e561

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 3977e561

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 62 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: e8a4ff5b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643
Ending Logic Optimization Task | Checksum: e8a4ff5b

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: e8a4ff5b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1730.133 ; gain = 0.000 ; free physical = 888 ; free virtual = 9643
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1730.133 ; gain = 451.445 ; free physical = 888 ; free virtual = 9643
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1762.148 ; gain = 0.000 ; free physical = 886 ; free virtual = 9642
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/impl_1/calc_top_drc_opted.rpt.
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.148 ; gain = 0.000 ; free physical = 875 ; free virtual = 9630
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.148 ; gain = 0.000 ; free physical = 875 ; free virtual = 9630

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1762.148 ; gain = 0.000 ; free physical = 875 ; free virtual = 9630
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1775.148 ; gain = 13.000 ; free physical = 875 ; free virtual = 9631

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 25e2e3fa

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1775.148 ; gain = 13.000 ; free physical = 875 ; free virtual = 9631

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: c0788bcc

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1775.148 ; gain = 13.000 ; free physical = 875 ; free virtual = 9631
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cdf7cfb0

Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.42 . Memory (MB): peak = 1775.148 ; gain = 13.000 ; free physical = 875 ; free virtual = 9631

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: 1c1c721e2

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1775.148 ; gain = 13.000 ; free physical = 875 ; free virtual = 9631
Phase 1.2.1 Place Init Design | Checksum: 1795b9b87

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1785.793 ; gain = 23.645 ; free physical = 867 ; free virtual = 9623
Phase 1.2 Build Placer Netlist Model | Checksum: 1795b9b87

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.54 . Memory (MB): peak = 1785.793 ; gain = 23.645 ; free physical = 867 ; free virtual = 9623

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 1795b9b87

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1785.793 ; gain = 23.645 ; free physical = 867 ; free virtual = 9623
Phase 1 Placer Initialization | Checksum: 1795b9b87

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.55 . Memory (MB): peak = 1785.793 ; gain = 23.645 ; free physical = 867 ; free virtual = 9623

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 106589a94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106589a94

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11f9f0f59

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f3e53970

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1f3e53970

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 147380420

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 147380420

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 867 ; free virtual = 9622

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: b77162f3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: e5734416

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: e5734416

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: e5734416

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620
Phase 3 Detail Placement | Checksum: e5734416

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 updateClock Trees: PCOPT
Phase 4.1.1 updateClock Trees: PCOPT | Checksum: 13b146a53

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4.1.2 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.789. For the most accurate timing information please run report_timing.
Phase 4.1.2 Post Placement Optimization | Checksum: 1576b1494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620
Phase 4.1 Post Commit Optimization | Checksum: 1576b1494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 1576b1494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1576b1494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 1576b1494

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: fbb80a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620
Phase 4 Post Placement Optimization and Clean-Up | Checksum: fbb80a1c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620
Ending Placer Task | Checksum: 7c783b06

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 1809.805 ; gain = 47.656 ; free physical = 865 ; free virtual = 9620
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1809.805 ; gain = 0.000 ; free physical = 864 ; free virtual = 9620
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.10 . Memory (MB): peak = 1809.805 ; gain = 0.000 ; free physical = 860 ; free virtual = 9616
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1809.805 ; gain = 0.000 ; free physical = 860 ; free virtual = 9616
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1809.805 ; gain = 0.000 ; free physical = 860 ; free virtual = 9616
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 7b5eb205 ConstDB: 0 ShapeSum: 1198901 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14557efe9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 812 ; free virtual = 9567

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 14557efe9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 809 ; free virtual = 9564

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 14557efe9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 793 ; free virtual = 9548

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 14557efe9

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 792 ; free virtual = 9547
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 13277baf8

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.800  | TNS=0.000  | WHS=-0.093 | THS=-3.328 |

Phase 2 Router Initialization | Checksum: 14a1596ef

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 197ab9649

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 193edaac8

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.421  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 193fff0af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
Phase 4 Rip-up And Reroute | Checksum: 193fff0af

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18367c523

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.500  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 18367c523

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18367c523

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
Phase 5 Delay and Skew Optimization | Checksum: 18367c523

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 209adfd5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.500  | TNS=0.000  | WHS=0.152  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 209adfd5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527
Phase 6 Post Hold Fix | Checksum: 209adfd5d

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.118313 %
  Global Horizontal Routing Utilization  = 0.148881 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14f6ecfcc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 772 ; free virtual = 9527

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14f6ecfcc

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 770 ; free virtual = 9525

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 14effb674

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 770 ; free virtual = 9525

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.500  | TNS=0.000  | WHS=0.152  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 14effb674

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 770 ; free virtual = 9525
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1862.469 ; gain = 52.664 ; free physical = 770 ; free virtual = 9525

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1891.523 ; gain = 81.719 ; free physical = 770 ; free virtual = 9525
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1907.367 ; gain = 0.000 ; free physical = 768 ; free virtual = 9525
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/impl_1/calc_top_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 4 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./calc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/helmutresch/WorkDir/XILINX_calculator_project/impl/calculator.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sat Nov 25 23:07:17 2017. For additional details about this file, please refer to the WebTalk help file at /home/helmutresch/Xilinx/Vivado/2016.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2232.508 ; gain = 277.102 ; free physical = 433 ; free virtual = 9193
INFO: [Vivado_Tcl 4-395] Unable to parse hwdef file calc_top.hwdef
INFO: [Common 17-206] Exiting Vivado at Sat Nov 25 23:07:17 2017...
