
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 0.53

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: input_count[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_count[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
     2    4.56    0.02    0.07    0.07 v input_count[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _000_ (net)
                  0.02    0.00    0.07 v _173_/A2 (NAND2_X1)
     1    1.65    0.01    0.02    0.09 ^ _173_/ZN (NAND2_X1)
                                         _063_ (net)
                  0.01    0.00    0.09 ^ _175_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _175_/ZN (AOI21_X1)
                                         _011_ (net)
                  0.01    0.00    0.10 v input_count[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ input_count[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: adc_value[2] (input port clocked by core_clock)
Endpoint: celsius_value[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.17    0.00    0.00    0.20 v adc_value[2] (in)
                                         adc_value[2] (net)
                  0.00    0.00    0.20 v _148_/A3 (OR3_X1)
     2    4.22    0.02    0.08    0.28 v _148_/ZN (OR3_X1)
                                         _046_ (net)
                  0.02    0.00    0.28 v _155_/A3 (NOR3_X2)
     3    6.60    0.04    0.07    0.35 ^ _155_/ZN (NOR3_X2)
                                         _052_ (net)
                  0.04    0.00    0.35 ^ _159_/A2 (NOR2_X2)
     2    4.40    0.01    0.02    0.37 v _159_/ZN (NOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.37 v _163_/B2 (AOI221_X2)
     1    1.14    0.03    0.07    0.44 ^ _163_/ZN (AOI221_X2)
                                         _006_ (net)
                  0.03    0.00    0.44 ^ celsius_value[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.44   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ celsius_value[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: adc_value[2] (input port clocked by core_clock)
Endpoint: celsius_value[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     2    4.17    0.00    0.00    0.20 v adc_value[2] (in)
                                         adc_value[2] (net)
                  0.00    0.00    0.20 v _148_/A3 (OR3_X1)
     2    4.22    0.02    0.08    0.28 v _148_/ZN (OR3_X1)
                                         _046_ (net)
                  0.02    0.00    0.28 v _155_/A3 (NOR3_X2)
     3    6.60    0.04    0.07    0.35 ^ _155_/ZN (NOR3_X2)
                                         _052_ (net)
                  0.04    0.00    0.35 ^ _159_/A2 (NOR2_X2)
     2    4.40    0.01    0.02    0.37 v _159_/ZN (NOR2_X2)
                                         _055_ (net)
                  0.01    0.00    0.37 v _163_/B2 (AOI221_X2)
     1    1.14    0.03    0.07    0.44 ^ _163_/ZN (AOI221_X2)
                                         _006_ (net)
                  0.03    0.00    0.44 ^ celsius_value[3]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.44   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ celsius_value[3]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.44   data arrival time
-----------------------------------------------------------------------------
                                  0.53   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.69e-04   3.04e-06   1.92e-06   1.74e-04  85.7%
Combinational          1.19e-05   1.42e-05   2.81e-06   2.90e-05  14.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.81e-04   1.73e-05   4.73e-06   2.03e-04 100.0%
                          89.1%       8.5%       2.3%
