Running: /opt/Xilinx/14.6/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -lib "secureip" -o "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe" -prj "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_beh.prj" "work.i2c_slave_tb" 
ISim P.68d (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/rising_edge_det.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/reg.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave.vhd" into library work
Parsing VHDL file "/home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96816 KB
Fuse CPU Usage: 810 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavioral of entity reg [reg_default]
Compiling architecture behavioral of entity rising_edge_det [rising_edge_det_default]
Compiling architecture behavioral of entity i2c_slave [\i2c_slave(16,12,8,('1','0','1',...]
Compiling architecture behavior of entity i2c_slave_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 10 VHDL Units
Built simulation executable /home/rtrk/Workspace/BSc_workspace/Bachelor_work/I2C_bus/i2c_slave_tb_isim_beh.exe
Fuse Memory Usage: 1192872 KB
Fuse CPU Usage: 860 ms
GCC CPU Usage: 120 ms
