 
****************************************
Report : timing
        -path full
        -delay max
        -derate
        -input_pins
        -nets
        -group clk
        -slack_lesser_than 9999.00
        -max_paths 1000
        -transition_time
        -capacitance
Design : fdkex
Version: J-2014.09-SP1
Date   : Tue Mar 31 09:58:59 2015
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: slow_1.00   Library: d04_ln_p1273_3x1r6u1_psss_0.75v_-10c_ccst
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-10/-10

Information: Percent of Arnoldi-based delays = 48.23%

Information: Percent of CCS-based delays = 48.23%

  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__7_latch/en (d04cgc01nd0h0)       73.89               39.04 c   681.15 r
  data arrival time                                                                              681.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.75     788.75
  clock reconvergence pessimism                                                         0.00     788.75
  clock uncertainty                                                                   -50.00     738.75
  fifo2/clk_gate_data_mem_reg_30__7_latch/clk (d04cgc01nd0h0)                           0.00     738.75 r
  clock gating setup time                                                             -53.14     685.61
  data required time                                                                             685.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.61
  data arrival time                                                                             -681.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      4.46


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/U197/a (d04non02yn0e0)                                    102.76                1.23 &   567.83 r
  fifo0/U197/o1 (d04non02yn0e0)                                    41.09               32.49 c   600.32 f
  fifo0/N133 (net)                              5        13.23                          0.00     600.32 f
  fifo0/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0c0)        44.81                7.21 c   607.53 f
  data arrival time                                                                              607.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    232.33     732.33
  clock reconvergence pessimism                                                         0.00     732.33
  clock uncertainty                                                                   -50.00     682.33
  fifo0/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0c0)                            0.00     682.33 r
  clock gating setup time                                                             -68.81     613.52
  data required time                                                                             613.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             613.52
  data arrival time                                                                             -607.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      5.99


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U421/a (d04non02yd0f0)                                    118.05                2.37 &   556.81 r
  fifo0/U421/o1 (d04non02yd0f0)                                    47.80               38.50 c   595.32 f
  fifo0/N112 (net)                              5        15.80                          0.00     595.32 f
  fifo0/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0d0)       51.27                6.11 c   601.42 f
  data arrival time                                                                              601.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    232.43     732.43
  clock reconvergence pessimism                                                         0.00     732.43
  clock uncertainty                                                                   -50.00     682.43
  fifo0/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0d0)                           0.00     682.43 r
  clock gating setup time                                                             -72.00     610.43
  data required time                                                                             610.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             610.43
  data arrival time                                                                             -601.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                      9.01


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U195/a (d04inn00ln0a5)                                     32.28                0.82 &   553.76 r
  fifo1/U195/o1 (d04inn00ln0a5)                                    30.58               36.79     590.56 f
  fifo1/n2049 (net)                             2         3.26                          0.00     590.56 f
  fifo1/U379/b (d04non02yn0d5)                                     30.58                1.66 &   592.21 f
  fifo1/U379/o1 (d04non02yn0d5)                                    75.84               48.17 c   640.38 r
  fifo1/N118 (net)                              5        17.53                          0.00     640.38 r
  fifo1/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)       83.90               25.81 c   666.19 r
  data arrival time                                                                              666.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.42     784.42
  clock reconvergence pessimism                                                         0.00     784.42
  clock uncertainty                                                                   -50.00     734.42
  fifo1/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                           0.00     734.42 r
  clock gating setup time                                                             -55.61     678.81
  data required time                                                                             678.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.81
  data arrival time                                                                             -666.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     12.62


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0i0)         74.08               42.04 c   684.15 r
  data arrival time                                                                              684.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.10     802.10
  clock reconvergence pessimism                                                         0.00     802.10
  clock uncertainty                                                                   -50.00     752.10
  fifo2/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0i0)                             0.00     752.10 r
  clock gating setup time                                                             -53.93     698.18
  data required time                                                                             698.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.18
  data arrival time                                                                             -684.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     14.03


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U198/a (d04inn00ln0b3)                                     29.05                0.40 &   487.76 f
  fifo1/U198/o1 (d04inn00ln0b3)                                    28.37               41.20     528.96 r
  fifo1/n1976 (net)                             1         1.92                          0.00     528.96 r
  fifo1/U135/a (d04non02yn0d5)                                     28.37                0.42 &   529.38 r
  fifo1/U135/o1 (d04non02yn0d5)                                    14.41               12.98     542.36 f
  fifo1/N111 (net)                              1         2.88                          0.00     542.36 f
  fifo1/route1108/a (d04bfn00yduk0)                                14.41                0.48 &   542.84 f
  fifo1/route1108/o (d04bfn00yduk0)                                10.90               21.53 c   564.38 f
  fifo1/n7320 (net)                             3        15.74                          0.00     564.38 f
  fifo1/route1109/a (d04bfn00ynud5)                                21.66               11.20 c   575.58 f
  fifo1/route1109/o (d04bfn00ynud5)                                19.66               25.94 c   601.52 f
  fifo1/n7321 (net)                             3        11.59                          0.00     601.52 f
  fifo1/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0b0)       26.11                6.95 c   608.47 f
  data arrival time                                                                              608.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    228.57     728.57
  clock reconvergence pessimism                                                         0.00     728.57
  clock uncertainty                                                                   -50.00     678.57
  fifo1/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0b0)                           0.00     678.57 r
  clock gating setup time                                                             -54.96     623.61
  data required time                                                                             623.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             623.61
  data arrival time                                                                             -608.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     15.14


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U195/a (d04inn00ln0a5)                                     32.28                0.82 &   553.76 r
  fifo1/U195/o1 (d04inn00ln0a5)                                    30.58               36.79     590.56 f
  fifo1/n2049 (net)                             2         3.26                          0.00     590.56 f
  fifo1/U379/b (d04non02yn0d5)                                     30.58                1.66 &   592.21 f
  fifo1/U379/o1 (d04non02yn0d5)                                    75.84               48.17 c   640.38 r
  fifo1/N118 (net)                              5        17.53                          0.00     640.38 r
  fifo1/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0i0)         83.25               19.86 c   660.24 r
  data arrival time                                                                              660.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.57     781.57
  clock reconvergence pessimism                                                         0.00     781.57
  clock uncertainty                                                                   -50.00     731.57
  fifo1/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0i0)                             0.00     731.57 r
  clock gating setup time                                                             -55.86     675.71
  data required time                                                                             675.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.71
  data arrival time                                                                             -660.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     15.47


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__6_latch/en (d04cgc01nd0h0)       74.06               41.18 c   683.29 r
  data arrival time                                                                              683.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.69     802.69
  clock reconvergence pessimism                                                         0.00     802.69
  clock uncertainty                                                                   -50.00     752.69
  fifo2/clk_gate_data_mem_reg_30__6_latch/clk (d04cgc01nd0h0)                           0.00     752.69 r
  clock gating setup time                                                             -53.54     699.15
  data required time                                                                             699.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.15
  data arrival time                                                                             -683.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     15.87


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U195/a (d04inn00ln0a5)                                     32.28                0.82 &   553.76 r
  fifo1/U195/o1 (d04inn00ln0a5)                                    30.58               36.79     590.56 f
  fifo1/n2049 (net)                             2         3.26                          0.00     590.56 f
  fifo1/U379/b (d04non02yn0d5)                                     30.58                1.66 &   592.21 f
  fifo1/U379/o1 (d04non02yn0d5)                                    75.84               48.17 c   640.38 r
  fifo1/N118 (net)                              5        17.53                          0.00     640.38 r
  fifo1/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0e0)       82.13               16.44 c   656.82 r
  data arrival time                                                                              656.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.85     776.85
  clock reconvergence pessimism                                                         0.00     776.85
  clock uncertainty                                                                   -50.00     726.85
  fifo1/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0e0)                           0.00     726.85 r
  clock gating setup time                                                             -52.33     674.52
  data required time                                                                             674.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.52
  data arrival time                                                                             -656.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     17.70


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.93     336.93
  fifo1/cnt_data_reg_3_/clk (d04fyj43yd0c0)                        43.42                0.00     336.93 r
  fifo1/cnt_data_reg_3_/o (d04fyj43yd0c0)                          18.35               48.90 c   385.83 f
  fifo1/cnt_data[3] (net)                       5         5.06                          0.00     385.83 f
  fifo1/place529/d (d04orn04wn0c0)                                 18.78                1.88 c   387.71 f
  fifo1/place529/o (d04orn04wn0c0)                                 24.54              115.43 c   503.15 f
  fifo1/n2316 (net)                             3         2.95                          0.00     503.15 f
  fifo1/place103/b (d04orn02wn0b5)                                 24.56                0.52 c   503.67 f
  fifo1/place103/o (d04orn02wn0b5)                                 30.23               93.38     597.05 f
  fifo1/n2130 (net)                             1         3.42                          0.00     597.05 f
  fifo1/place112/a (d04ann02yd0k0)                                 30.23                1.75 &   598.80 f
  fifo1/place112/o (d04ann02yd0k0)                                 11.72               28.35 c   627.15 f
  fifo1/n2318 (net)                             7        19.55                          0.00     627.15 f
  fifo1/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0i0)            39.50               19.94 c   647.09 f
  data arrival time                                                                              647.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.29     783.29
  clock reconvergence pessimism                                                         0.00     783.29
  clock uncertainty                                                                   -50.00     733.29
  fifo1/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0i0)                                0.00     733.29 r
  clock gating setup time                                                             -67.02     666.26
  data required time                                                                             666.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             666.26
  data arrival time                                                                             -647.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.18


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__4_latch/en (d04cgc01nd0c0)       31.28               14.78 c   617.50 f
  data arrival time                                                                              617.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    246.05     746.05
  clock reconvergence pessimism                                                         0.00     746.05
  clock uncertainty                                                                   -50.00     696.05
  fifo2/clk_gate_data_mem_reg_28__4_latch/clk (d04cgc01nd0c0)                           0.00     696.05 r
  clock gating setup time                                                             -59.24     636.81
  data required time                                                                             636.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.81
  data arrival time                                                                             -617.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.30


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U370/a (d04non02yd0f0)                                    118.59                2.24 c   542.87 r
  fifo1/U370/o1 (d04non02yd0f0)                                    54.20               41.44 c   584.31 f
  fifo1/N124 (net)                              5        19.28                          0.00     584.31 f
  fifo1/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0c0)        58.14                7.78 c   592.09 f
  data arrival time                                                                              592.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    231.16     731.16
  clock reconvergence pessimism                                                         0.00     731.16
  clock uncertainty                                                                   -50.00     681.16
  fifo1/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0c0)                            0.00     681.16 r
  clock gating setup time                                                             -69.54     611.62
  data required time                                                                             611.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             611.62
  data arrival time                                                                             -592.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     19.54


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U582/b (d04nob02yn0f0)                                     34.60                8.20 c   548.79 f
  fifo0/U582/out (d04nob02yn0f0)                                   16.34               20.36     569.15 r
  fifo0/N111 (net)                              1         2.81                          0.00     569.15 r
  fifo0/route28/a (d04bfn00yduk0)                                  16.34                0.41 &   569.56 r
  fifo0/route28/o (d04bfn00yduk0)                                  13.77               21.23 c   590.79 r
  fifo0/n6519 (net)                             5        23.94                          0.00     590.79 r
  fifo0/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0c0)       44.23               26.36 c   617.15 r
  data arrival time                                                                              617.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    232.65     732.65
  clock reconvergence pessimism                                                         0.00     732.65
  clock uncertainty                                                                   -50.00     682.65
  fifo0/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0c0)                           0.00     682.65 r
  clock gating setup time                                                             -45.00     637.65
  data required time                                                                             637.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             637.65
  data arrival time                                                                             -617.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     20.50


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.93     336.93
  fifo1/cnt_data_reg_3_/clk (d04fyj43yd0c0)                        43.42                0.00     336.93 r
  fifo1/cnt_data_reg_3_/o (d04fyj43yd0c0)                          18.35               48.90 c   385.83 f
  fifo1/cnt_data[3] (net)                       5         5.06                          0.00     385.83 f
  fifo1/place529/d (d04orn04wn0c0)                                 18.78                1.88 c   387.71 f
  fifo1/place529/o (d04orn04wn0c0)                                 24.54              115.43 c   503.15 f
  fifo1/n2316 (net)                             3         2.95                          0.00     503.15 f
  fifo1/place103/b (d04orn02wn0b5)                                 24.56                0.52 c   503.67 f
  fifo1/place103/o (d04orn02wn0b5)                                 30.23               93.38     597.05 f
  fifo1/n2130 (net)                             1         3.42                          0.00     597.05 f
  fifo1/place112/a (d04ann02yd0k0)                                 30.23                1.75 &   598.80 f
  fifo1/place112/o (d04ann02yd0k0)                                 11.72               28.35 c   627.15 f
  fifo1/n2318 (net)                             7        19.55                          0.00     627.15 f
  fifo1/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)              39.96               22.13 c   649.28 f
  data arrival time                                                                              649.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.19     786.19
  clock reconvergence pessimism                                                         0.00     786.19
  clock uncertainty                                                                   -50.00     736.19
  fifo1/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                  0.00     736.19 r
  clock gating setup time                                                             -66.18     670.00
  data required time                                                                             670.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.00
  data arrival time                                                                             -649.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     20.73


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U591/a (d04nob02yn0b5)                                     14.81                0.40 c   521.23 r
  fifo0/U591/out (d04nob02yn0b5)                                   20.20               24.47     545.71 r
  fifo0/N126 (net)                              1         1.61                          0.00     545.71 r
  fifo0/post_route6/a (d04bfn00yd0i0)                              20.20                0.39 &   546.10 r
  fifo0/post_route6/o (d04bfn00yd0i0)                              26.13               28.80 c   574.90 r
  fifo0/n18 (net)                               5        26.31                          0.00     574.90 r
  fifo0/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0c0)        55.44               34.59 c   609.49 r
  data arrival time                                                                              609.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    233.80     733.80
  clock reconvergence pessimism                                                         0.00     733.80
  clock uncertainty                                                                   -50.00     683.80
  fifo0/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0c0)                            0.00     683.80 r
  clock gating setup time                                                             -47.77     636.03
  data required time                                                                             636.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.03
  data arrival time                                                                             -609.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.54


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U295/a (d04inn00wn0a5)                                     30.51                0.76 &   511.30 f
  fifo1/U295/o1 (d04inn00wn0a5)                                    68.29               77.37     588.67 r
  fifo1/n11 (net)                               1         3.38                          0.00     588.67 r
  fifo1/U296/b (d04non02yd0f7)                                     68.29                0.38 &   589.05 r
  fifo1/U296/o1 (d04non02yd0f7)                                    39.89               33.20 c   622.25 f
  fifo1/N109 (net)                              5        23.40                          0.00     622.25 f
  fifo1/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)       49.61               16.32 c   638.57 f
  data arrival time                                                                              638.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.97     782.97
  clock reconvergence pessimism                                                         0.00     782.97
  clock uncertainty                                                                   -50.00     732.97
  fifo1/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                           0.00     732.97 r
  clock gating setup time                                                             -67.69     665.28
  data required time                                                                             665.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.28
  data arrival time                                                                             -638.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     26.71


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0f0)        45.55               22.55 c   635.24 r
  data arrival time                                                                              635.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    257.53     757.53
  clock reconvergence pessimism                                                         0.00     757.53
  clock uncertainty                                                                   -50.00     707.53
  fifo2/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0f0)                            0.00     707.53 r
  clock gating setup time                                                             -45.25     662.29
  data required time                                                                             662.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.29
  data arrival time                                                                             -635.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.04


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U295/a (d04inn00wn0a5)                                     30.51                0.76 &   511.30 f
  fifo1/U295/o1 (d04inn00wn0a5)                                    68.29               77.37     588.67 r
  fifo1/n11 (net)                               1         3.38                          0.00     588.67 r
  fifo1/U296/b (d04non02yd0f7)                                     68.29                0.38 &   589.05 r
  fifo1/U296/o1 (d04non02yd0f7)                                    39.89               33.20 c   622.25 f
  fifo1/N109 (net)                              5        23.40                          0.00     622.25 f
  fifo1/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)       49.96               16.21 c   638.46 f
  data arrival time                                                                              638.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.04     784.04
  clock reconvergence pessimism                                                         0.00     784.04
  clock uncertainty                                                                   -50.00     734.04
  fifo1/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                           0.00     734.04 r
  clock gating setup time                                                             -68.14     665.90
  data required time                                                                             665.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.90
  data arrival time                                                                             -638.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     27.44


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route20/a (d04bfn00yd0i0)                                  24.90                4.56 c   603.00 f
  fifo2/route20/o (d04bfn00yd0i0)                                  14.89               32.06 c   635.06 f
  fifo2/n12580 (net)                            3        16.85                          0.00     635.06 f
  fifo2/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0h0)         40.37               20.33 c   655.39 f
  data arrival time                                                                              655.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.85     802.85
  clock reconvergence pessimism                                                         0.00     802.85
  clock uncertainty                                                                   -50.00     752.85
  fifo2/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0h0)                             0.00     752.85 r
  clock gating setup time                                                             -67.04     685.81
  data required time                                                                             685.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.81
  data arrival time                                                                             -655.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     30.42


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U195/a (d04inn00ln0a5)                                     32.28                0.82 &   553.76 r
  fifo1/U195/o1 (d04inn00ln0a5)                                    30.58               36.79     590.56 f
  fifo1/n2049 (net)                             2         3.26                          0.00     590.56 f
  fifo1/U379/b (d04non02yn0d5)                                     30.58                1.66 &   592.21 f
  fifo1/U379/o1 (d04non02yn0d5)                                    75.84               48.17 c   640.38 r
  fifo1/N118 (net)                              5        17.53                          0.00     640.38 r
  fifo1/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)       78.77               11.18 c   651.56 r
  data arrival time                                                                              651.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.52     788.52
  clock reconvergence pessimism                                                         0.00     788.52
  clock uncertainty                                                                   -50.00     738.52
  fifo1/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                           0.00     738.52 r
  clock gating setup time                                                             -55.24     683.28
  data required time                                                                             683.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.28
  data arrival time                                                                             -651.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     31.72


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0h0)       69.27               26.85 c   668.96 r
  data arrival time                                                                              668.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.66     803.66
  clock reconvergence pessimism                                                         0.00     803.66
  clock uncertainty                                                                   -50.00     753.66
  fifo2/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0h0)                           0.00     753.66 r
  clock gating setup time                                                             -52.88     700.78
  data required time                                                                             700.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.78
  data arrival time                                                                             -668.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     31.82


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/route18/a (d04orn02yd0d5)                                 118.05                2.63 &   557.08 r
  fifo0/route18/o (d04orn02yd0d5)                                  20.14               39.21 c   596.28 r
  fifo0/N104 (net)                              1         8.40                          0.00     596.28 r
  fifo0/route19/a (d04inn00yduo7)                                  20.19                0.72 c   597.00 r
  fifo0/route19/o1 (d04inn00yduo7)                                 15.16                9.99 c   606.99 f
  fifo0/n6509 (net)                             5        27.24                          0.00     606.99 f
  fifo0/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0h0)       40.92               25.40 c   632.39 f
  data arrival time                                                                              632.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.26     782.26
  clock reconvergence pessimism                                                         0.00     782.26
  clock uncertainty                                                                   -50.00     732.26
  fifo0/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0h0)                           0.00     732.26 r
  clock gating setup time                                                             -64.89     667.37
  data required time                                                                             667.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.37
  data arrival time                                                                             -632.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     34.98


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_15__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U195/a (d04inn00ln0a5)                                     32.28                0.82 &   553.76 r
  fifo1/U195/o1 (d04inn00ln0a5)                                    30.58               36.79     590.56 f
  fifo1/n2049 (net)                             2         3.26                          0.00     590.56 f
  fifo1/U379/b (d04non02yn0d5)                                     30.58                1.66 &   592.21 f
  fifo1/U379/o1 (d04non02yn0d5)                                    75.84               48.17 c   640.38 r
  fifo1/N118 (net)                              5        17.53                          0.00     640.38 r
  fifo1/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0h0)       78.65               10.58 c   650.96 r
  data arrival time                                                                              650.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.46     790.46
  clock reconvergence pessimism                                                         0.00     790.46
  clock uncertainty                                                                   -50.00     740.46
  fifo1/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0h0)                           0.00     740.46 r
  clock gating setup time                                                             -54.36     686.10
  data required time                                                                             686.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.10
  data arrival time                                                                             -650.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     35.13


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U421/a (d04non02yn0b5)                                     21.15                2.33 c   534.83 f
  fifo1/U421/o1 (d04non02yn0b5)                                    18.06               13.93     548.76 r
  fifo1/n2092 (net)                             1         0.53                          0.00     548.76 r
  fifo1/U102/a (d04inn00wn0a5)                                     18.06                0.06 &   548.82 r
  fifo1/U102/o1 (d04inn00wn0a5)                                    13.69               21.10     569.91 f
  fifo1/n2037 (net)                             1         0.90                          0.00     569.91 f
  fifo1/U11/a (d04nab02yn0d0)                                      13.69                0.21 &   570.13 f
  fifo1/U11/out (d04nab02yn0d0)                                    16.87               33.01     603.14 f
  fifo1/n4 (net)                                1         3.23                          0.00     603.14 f
  fifo1/place357/a (d04inn00ynuf5)                                 16.87                1.17 &   604.31 f
  fifo1/place357/o1 (d04inn00ynuf5)                                30.46               19.64 c   623.95 r
  fifo1/n2052 (net)                             5        22.80                          0.00     623.95 r
  fifo1/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)       42.49               18.84 c   642.79 r
  data arrival time                                                                              642.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.76     774.76
  clock reconvergence pessimism                                                         0.00     774.76
  clock uncertainty                                                                   -50.00     724.76
  fifo1/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                           0.00     724.76 r
  clock gating setup time                                                             -45.72     679.05
  data required time                                                                             679.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.05
  data arrival time                                                                             -642.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     36.26


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.93     336.93
  fifo1/cnt_data_reg_3_/clk (d04fyj43yd0c0)                        43.42                0.00     336.93 r
  fifo1/cnt_data_reg_3_/o (d04fyj43yd0c0)                          18.35               48.90 c   385.83 f
  fifo1/cnt_data[3] (net)                       5         5.06                          0.00     385.83 f
  fifo1/place529/d (d04orn04wn0c0)                                 18.78                1.88 c   387.71 f
  fifo1/place529/o (d04orn04wn0c0)                                 24.54              115.43 c   503.15 f
  fifo1/n2316 (net)                             3         2.95                          0.00     503.15 f
  fifo1/place103/b (d04orn02wn0b5)                                 24.56                0.52 c   503.67 f
  fifo1/place103/o (d04orn02wn0b5)                                 30.23               93.38     597.05 f
  fifo1/n2130 (net)                             1         3.42                          0.00     597.05 f
  fifo1/place112/a (d04ann02yd0k0)                                 30.23                1.75 &   598.80 f
  fifo1/place112/o (d04ann02yd0k0)                                 11.72               28.35 c   627.15 f
  fifo1/n2318 (net)                             7        19.55                          0.00     627.15 f
  fifo1/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0g0)            22.94                4.56 c   631.71 f
  data arrival time                                                                              631.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.73     773.73
  clock reconvergence pessimism                                                         0.00     773.73
  clock uncertainty                                                                   -50.00     723.73
  fifo1/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0g0)                                0.00     723.73 r
  clock gating setup time                                                             -55.73     668.00
  data required time                                                                             668.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.00
  data arrival time                                                                             -631.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     36.29


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__4_latch/en (d04cgc01nd0h0)       39.13               17.01 c   659.71 r
  data arrival time                                                                              659.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.70     790.70
  clock reconvergence pessimism                                                         0.00     790.70
  clock uncertainty                                                                   -50.00     740.70
  fifo2/clk_gate_data_mem_reg_31__4_latch/clk (d04cgc01nd0h0)                           0.00     740.70 r
  clock gating setup time                                                             -44.05     696.65
  data required time                                                                             696.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.65
  data arrival time                                                                             -659.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     36.94


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0i0)        40.31               25.38 c   644.96 f
  data arrival time                                                                              644.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.47     798.47
  clock reconvergence pessimism                                                         0.00     798.47
  clock uncertainty                                                                   -50.00     748.47
  fifo2/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0i0)                            0.00     748.47 r
  clock gating setup time                                                             -65.97     682.49
  data required time                                                                             682.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.49
  data arrival time                                                                             -644.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.54


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U295/a (d04inn00wn0a5)                                     30.51                0.76 &   511.30 f
  fifo1/U295/o1 (d04inn00wn0a5)                                    68.29               77.37     588.67 r
  fifo1/n11 (net)                               1         3.38                          0.00     588.67 r
  fifo1/U296/b (d04non02yd0f7)                                     68.29                0.38 &   589.05 r
  fifo1/U296/o1 (d04non02yd0f7)                                    39.89               33.20 c   622.25 f
  fifo1/N109 (net)                              5        23.40                          0.00     622.25 f
  fifo1/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0i0)       41.99                6.08 c   628.33 f
  data arrival time                                                                              628.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.76     779.76
  clock reconvergence pessimism                                                         0.00     779.76
  clock uncertainty                                                                   -50.00     729.76
  fifo1/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0i0)                           0.00     729.76 r
  clock gating setup time                                                             -63.83     665.93
  data required time                                                                             665.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.93
  data arrival time                                                                             -628.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.60


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route20/a (d04bfn00yd0i0)                                  24.90                4.56 c   603.00 f
  fifo2/route20/o (d04bfn00yd0i0)                                  14.89               32.06 c   635.06 f
  fifo2/n12580 (net)                            3        16.85                          0.00     635.06 f
  fifo2/clk_gate_data_mem_reg_12__7_latch/en (d04cgc01nd0h0)       40.08               18.37 c   653.43 f
  data arrival time                                                                              653.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.21     803.21
  clock reconvergence pessimism                                                         0.00     803.21
  clock uncertainty                                                                   -50.00     753.21
  fifo2/clk_gate_data_mem_reg_12__7_latch/clk (d04cgc01nd0h0)                           0.00     753.21 r
  clock gating setup time                                                             -61.81     691.39
  data required time                                                                             691.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.39
  data arrival time                                                                             -653.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     37.97


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)         42.70               23.87 c   666.57 r
  data arrival time                                                                              666.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.08     802.08
  clock reconvergence pessimism                                                         0.00     802.08
  clock uncertainty                                                                   -50.00     752.08
  fifo2/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                             0.00     752.08 r
  clock gating setup time                                                             -47.30     704.78
  data required time                                                                             704.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.78
  data arrival time                                                                             -666.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.20


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U481/b (d04non02ld0c0)                                     75.80                2.73 c   421.99 r
  fifo0/U481/o1 (d04non02ld0c0)                                    35.17               47.30     469.29 f
  fifo0/n2123 (net)                             1         4.53                          0.00     469.29 f
  fifo0/U511/b (d04nab02yd0i0)                                     35.17                1.42 &   470.71 f
  fifo0/U511/out (d04nab02yd0i0)                                   27.77               25.08 c   495.79 r
  fifo0/n3900 (net)                             8        18.98                          0.00     495.79 r
  fifo0/U596/b (d04nob02yn0d0)                                     34.06                7.97 c   503.76 r
  fifo0/U596/out (d04nob02yn0d0)                                   25.02               23.28 c   527.04 f
  fifo0/N129 (net)                              2         5.71                          0.00     527.04 f
  fifo0/route29/a (d04bfn00yduk0)                                  26.31                2.38 c   529.42 f
  fifo0/route29/o (d04bfn00yduk0)                                  12.85               25.78 c   555.20 f
  fifo0/n6520 (net)                             4        25.45                          0.00     555.20 f
  fifo0/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0b0)        43.76               27.57 c   582.78 f
  data arrival time                                                                              582.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    235.41     735.41
  clock reconvergence pessimism                                                         0.00     735.41
  clock uncertainty                                                                   -50.00     685.41
  fifo0/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0b0)                            0.00     685.41 r
  clock gating setup time                                                             -64.24     621.16
  data required time                                                                             621.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             621.16
  data arrival time                                                                             -582.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.39


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U143/a (d04non02yn0c5)                                     38.63                0.60 &   555.96 r
  fifo1/U143/o1 (d04non02yn0c5)                                    17.55               18.02     573.98 f
  fifo1/N115 (net)                              1         2.89                          0.00     573.98 f
  fifo1/route39/a (d04bfn00yduk0)                                  17.55                0.75 &   574.73 f
  fifo1/route39/o (d04bfn00yduk0)                                  11.28               22.41 c   597.13 f
  fifo1/n6235 (net)                             5        22.55                          0.00     597.13 f
  fifo1/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0b0)       43.84               23.06 c   620.20 f
  data arrival time                                                                              620.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.29     777.29
  clock reconvergence pessimism                                                         0.00     777.29
  clock uncertainty                                                                   -50.00     727.29
  fifo1/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0b0)                           0.00     727.29 r
  clock gating setup time                                                             -68.63     658.67
  data required time                                                                             658.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             658.67
  data arrival time                                                                             -620.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.47


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__5_latch/en (d04cgc01nd0h0)        63.19               23.56 c   611.67 r
  data arrival time                                                                              611.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    250.75     750.75
  clock reconvergence pessimism                                                         0.00     750.75
  clock uncertainty                                                                   -50.00     700.75
  fifo2/clk_gate_data_mem_reg_6__5_latch/clk (d04cgc01nd0h0)                            0.00     700.75 r
  clock gating setup time                                                             -50.56     650.19
  data required time                                                                             650.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             650.19
  data arrival time                                                                             -611.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     38.52


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0c0)       80.82               32.52 c   640.00 r
  data arrival time                                                                              640.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.59     782.59
  clock reconvergence pessimism                                                         0.00     782.59
  clock uncertainty                                                                   -50.00     732.59
  fifo2/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0c0)                           0.00     732.59 r
  clock gating setup time                                                             -53.48     679.11
  data required time                                                                             679.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.11
  data arrival time                                                                             -640.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     39.11


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1906/a (d04non02yn0b5)                                    23.27                1.37 &   514.35 f
  fifo2/U1906/o1 (d04non02yn0b5)                                   50.50               45.22     559.57 r
  fifo2/n754 (net)                              4         5.70                          0.00     559.57 r
  fifo2/place1243/a (d04inn00yn0b3)                                50.50                1.92 &   561.50 r
  fifo2/place1243/o1 (d04inn00yn0b3)                               18.83               17.26     578.75 f
  fifo2/n46021 (net)                            1         2.14                          0.00     578.75 f
  fifo2/place1242/a (d04non02yn0d5)                                18.83                1.57 &   580.32 f
  fifo2/place1242/o1 (d04non02yn0d5)                               41.21               30.92 c   611.24 r
  fifo2/N206 (net)                              3         9.56                          0.00     611.24 r
  fifo2/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0g0)       42.97                5.28 c   616.52 r
  data arrival time                                                                              616.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    250.41     750.41
  clock reconvergence pessimism                                                         0.00     750.41
  clock uncertainty                                                                   -50.00     700.41
  fifo2/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0g0)                           0.00     700.41 r
  clock gating setup time                                                             -44.11     656.30
  data required time                                                                             656.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             656.30
  data arrival time                                                                             -616.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     39.77


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/route785/a (d04orn02yn0c0)                                 65.96                3.52 c   516.11 f
  fifo0/route785/o (d04orn02yn0c0)                                 14.30               40.16     556.27 f
  fifo0/N106 (net)                              1         4.69                          0.00     556.27 f
  fifo0/route786/a (d04inn00ynuh5)                                 14.30                0.39 &   556.66 f
  fifo0/route786/o1 (d04inn00ynuh5)                                19.99               11.35 c   568.01 r
  fifo0/n7279 (net)                             5        24.61                          0.00     568.01 r
  fifo0/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0g0)         47.90               26.27 c   594.28 r
  data arrival time                                                                              594.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    230.31     730.31
  clock reconvergence pessimism                                                         0.00     730.31
  clock uncertainty                                                                   -50.00     680.31
  fifo0/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0g0)                             0.00     680.31 r
  clock gating setup time                                                             -45.05     635.26
  data required time                                                                             635.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             635.26
  data arrival time                                                                             -594.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     40.98


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U18/a (d04nob02yn0b0)                                      70.52                3.19 c   417.04 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.77               28.96     445.99 r
  fifo0/n5 (net)                                1         0.91                          0.00     445.99 r
  fifo0/U19/a (d04nan02wn0b6)                                      23.77                0.31 &   446.30 r
  fifo0/U19/o1 (d04nan02wn0b6)                                     89.18               83.43     529.72 f
  fifo0/n3800 (net)                             4         8.81                          0.00     529.72 f
  fifo0/U604/a (d04non02yn0e0)                                     89.18                2.71 &   532.43 f
  fifo0/U604/o1 (d04non02yn0e0)                                    77.56               70.14 c   602.57 r
  fifo0/N128 (net)                              5        15.17                          0.00     602.57 r
  fifo0/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0c0)        83.13               16.19 c   618.76 r
  data arrival time                                                                              618.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    264.77     764.77
  clock reconvergence pessimism                                                         0.00     764.77
  clock uncertainty                                                                   -50.00     714.77
  fifo0/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0c0)                            0.00     714.77 r
  clock gating setup time                                                             -54.68     660.09
  data required time                                                                             660.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.09
  data arrival time                                                                             -618.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     41.33


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U295/a (d04inn00wn0a5)                                     30.51                0.76 &   511.30 f
  fifo1/U295/o1 (d04inn00wn0a5)                                    68.29               77.37     588.67 r
  fifo1/n11 (net)                               1         3.38                          0.00     588.67 r
  fifo1/U296/b (d04non02yd0f7)                                     68.29                0.38 &   589.05 r
  fifo1/U296/o1 (d04non02yd0f7)                                    39.89               33.20 c   622.25 f
  fifo1/N109 (net)                              5        23.40                          0.00     622.25 f
  fifo1/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0h0)         43.89                4.25 c   626.50 f
  data arrival time                                                                              626.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.46     783.46
  clock reconvergence pessimism                                                         0.00     783.46
  clock uncertainty                                                                   -50.00     733.46
  fifo1/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0h0)                             0.00     733.46 r
  clock gating setup time                                                             -65.27     668.19
  data required time                                                                             668.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.19
  data arrival time                                                                             -626.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     41.69


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)       80.81               32.43 c   639.91 r
  data arrival time                                                                              639.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.60     785.60
  clock reconvergence pessimism                                                         0.00     785.60
  clock uncertainty                                                                   -50.00     735.60
  fifo2/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                           0.00     735.60 r
  clock gating setup time                                                             -53.95     681.65
  data required time                                                                             681.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.65
  data arrival time                                                                             -639.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     41.74


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)              94.58               55.50 c   634.66 f
  data arrival time                                                                              634.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.84     809.84
  clock reconvergence pessimism                                                         0.00     809.84
  clock uncertainty                                                                   -50.00     759.84
  fifo2/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                  0.00     759.84 r
  clock gating setup time                                                             -83.02     676.83
  data required time                                                                             676.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.83
  data arrival time                                                                             -634.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.16


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)       38.68               15.62 c   658.33 r
  data arrival time                                                                              658.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.59     794.59
  clock reconvergence pessimism                                                         0.00     794.59
  clock uncertainty                                                                   -50.00     744.59
  fifo2/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                           0.00     744.59 r
  clock gating setup time                                                             -43.87     700.72
  data required time                                                                             700.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.72
  data arrival time                                                                             -658.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.39


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1906/a (d04non02yn0b5)                                    23.27                1.37 &   514.35 f
  fifo2/U1906/o1 (d04non02yn0b5)                                   50.50               45.22     559.57 r
  fifo2/n754 (net)                              4         5.70                          0.00     559.57 r
  fifo2/place1243/a (d04inn00yn0b3)                                50.50                1.92 &   561.50 r
  fifo2/place1243/o1 (d04inn00yn0b3)                               18.83               17.26     578.75 f
  fifo2/n46021 (net)                            1         2.14                          0.00     578.75 f
  fifo2/place1242/a (d04non02yn0d5)                                18.83                1.57 &   580.32 f
  fifo2/place1242/o1 (d04non02yn0d5)                               41.21               30.92 c   611.24 r
  fifo2/N206 (net)                              3         9.56                          0.00     611.24 r
  fifo2/route21/a (d04bfn00ynud5)                                  41.87                1.53 c   612.77 r
  fifo2/route21/o (d04bfn00ynud5)                                  34.02               27.36 c   640.14 r
  fifo2/n12581 (net)                            5        16.36                          0.00     640.14 r
  fifo2/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)       49.55               20.29 c   660.43 r
  data arrival time                                                                              660.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.69     800.69
  clock reconvergence pessimism                                                         0.00     800.69
  clock uncertainty                                                                   -50.00     750.69
  fifo2/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                           0.00     750.69 r
  clock gating setup time                                                             -47.79     702.90
  data required time                                                                             702.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.90
  data arrival time                                                                             -660.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.47


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_24__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U295/a (d04inn00wn0a5)                                     30.51                0.76 &   511.30 f
  fifo1/U295/o1 (d04inn00wn0a5)                                    68.29               77.37     588.67 r
  fifo1/n11 (net)                               1         3.38                          0.00     588.67 r
  fifo1/U296/b (d04non02yd0f7)                                     68.29                0.38 &   589.05 r
  fifo1/U296/o1 (d04non02yd0f7)                                    39.89               33.20 c   622.25 f
  fifo1/N109 (net)                              5        23.40                          0.00     622.25 f
  fifo1/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0g0)       41.53                2.95 c   625.20 f
  data arrival time                                                                              625.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.24     779.24
  clock reconvergence pessimism                                                         0.00     779.24
  clock uncertainty                                                                   -50.00     729.24
  fifo1/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0g0)                           0.00     729.24 r
  clock gating setup time                                                             -61.53     667.71
  data required time                                                                             667.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.71
  data arrival time                                                                             -625.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.51


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/route18/a (d04orn02yd0d5)                                 118.05                2.63 &   557.08 r
  fifo0/route18/o (d04orn02yd0d5)                                  20.14               39.21 c   596.28 r
  fifo0/N104 (net)                              1         8.40                          0.00     596.28 r
  fifo0/route19/a (d04inn00yduo7)                                  20.19                0.72 c   597.00 r
  fifo0/route19/o1 (d04inn00yduo7)                                 15.16                9.99 c   606.99 f
  fifo0/n6509 (net)                             5        27.24                          0.00     606.99 f
  fifo0/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)       38.75               18.42 c   625.40 f
  data arrival time                                                                              625.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.76     781.76
  clock reconvergence pessimism                                                         0.00     781.76
  clock uncertainty                                                                   -50.00     731.76
  fifo0/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                           0.00     731.76 r
  clock gating setup time                                                             -63.81     667.94
  data required time                                                                             667.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.94
  data arrival time                                                                             -625.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.54


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/route38/a (d04orn02yn0b0)                                 119.41                3.33 c   543.95 r
  fifo1/route38/o (d04orn02yn0b0)                                  23.86               33.21     577.16 r
  fifo1/N116 (net)                              1         2.34                          0.00     577.16 r
  fifo1/route33/a (d04inn00ynue3)                                  23.86                0.55 &   577.71 r
  fifo1/route33/o1 (d04inn00ynue3)                                 35.36               22.30 c   600.01 f
  fifo1/n6234 (net)                             5        25.90                          0.00     600.01 f
  fifo1/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0h0)       47.29               20.57 c   620.58 f
  data arrival time                                                                              620.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.58     778.58
  clock reconvergence pessimism                                                         0.00     778.58
  clock uncertainty                                                                   -50.00     728.58
  fifo1/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0h0)                           0.00     728.58 r
  clock gating setup time                                                             -65.29     663.29
  data required time                                                                             663.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             663.29
  data arrival time                                                                             -620.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     42.71


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U582/b (d04nob02yn0f0)                                     37.33                4.90 c   526.57 f
  fifo1/U582/out (d04nob02yn0f0)                                   75.00               55.96 c   582.53 r
  fifo1/N125 (net)                              5        22.42                          0.00     582.53 r
  fifo1/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0d0)        76.82               10.51 c   593.04 r
  data arrival time                                                                              593.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    239.33     739.33
  clock reconvergence pessimism                                                         0.00     739.33
  clock uncertainty                                                                   -50.00     689.33
  fifo1/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0d0)                            0.00     689.33 r
  clock gating setup time                                                             -53.13     636.19
  data required time                                                                             636.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.19
  data arrival time                                                                             -593.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     43.16


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U143/a (d04non02yn0c5)                                     38.63                0.60 &   555.96 r
  fifo1/U143/o1 (d04non02yn0c5)                                    17.55               18.02     573.98 f
  fifo1/N115 (net)                              1         2.89                          0.00     573.98 f
  fifo1/route39/a (d04bfn00yduk0)                                  17.55                0.75 &   574.73 f
  fifo1/route39/o (d04bfn00yduk0)                                  11.28               22.41 c   597.13 f
  fifo1/n6235 (net)                             5        22.55                          0.00     597.13 f
  fifo1/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)       46.04               28.28 c   625.41 f
  data arrival time                                                                              625.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.79     784.79
  clock reconvergence pessimism                                                         0.00     784.79
  clock uncertainty                                                                   -50.00     734.79
  fifo1/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                           0.00     734.79 r
  clock gating setup time                                                             -65.94     668.85
  data required time                                                                             668.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.85
  data arrival time                                                                             -625.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     43.44


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U594/b (d04nob02yn0d0)                                     34.43                7.83 c   548.42 f
  fifo0/U594/out (d04nob02yn0d0)                                   24.81               25.20 c   573.62 r
  fifo0/N117 (net)                              2         4.02                          0.00     573.62 r
  fifo0/route24/a (d04bfn00ynud5)                                  24.85                1.33 c   574.95 r
  fifo0/route24/o (d04bfn00ynud5)                                  20.83               24.38 c   599.33 r
  fifo0/n6513 (net)                             3         8.90                          0.00     599.33 r
  fifo0/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0f0)       22.92                5.66 c   604.99 r
  data arrival time                                                                              604.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    236.70     736.70
  clock reconvergence pessimism                                                         0.00     736.70
  clock uncertainty                                                                   -50.00     686.70
  fifo0/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0f0)                           0.00     686.70 r
  clock gating setup time                                                             -37.84     648.87
  data required time                                                                             648.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             648.87
  data arrival time                                                                             -604.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     43.88


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route21/a (d04bfn00ynud5)                                  23.83                1.42 c   599.86 f
  fifo2/route21/o (d04bfn00ynud5)                                  25.20               25.96 c   625.82 f
  fifo2/n12581 (net)                            5        16.43                          0.00     625.82 f
  fifo2/clk_gate_data_mem_reg_12__4_latch/en (d04cgc01nd0i0)       43.72               19.61 c   645.43 f
  data arrival time                                                                              645.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.81     805.81
  clock reconvergence pessimism                                                         0.00     805.81
  clock uncertainty                                                                   -50.00     755.81
  fifo2/clk_gate_data_mem_reg_12__4_latch/clk (d04cgc01nd0i0)                           0.00     755.81 r
  clock gating setup time                                                             -65.66     690.15
  data required time                                                                             690.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.15
  data arrival time                                                                             -645.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     44.72


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U581/b (d04nob02yd0f5)                                     32.64                4.55 c   545.14 f
  fifo0/U581/out (d04nob02yd0f5)                                   70.60               43.68 c   588.82 r
  fifo0/N115 (net)                              5        23.35                          0.00     588.82 r
  fifo0/clk_gate_data_mem_reg_18__2_latch/en (d04cgc01nd0h0)      101.92               42.30 c   631.12 r
  data arrival time                                                                              631.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.44     785.44
  clock reconvergence pessimism                                                         0.00     785.44
  clock uncertainty                                                                   -50.00     735.44
  fifo0/clk_gate_data_mem_reg_18__2_latch/clk (d04cgc01nd0h0)                           0.00     735.44 r
  clock gating setup time                                                             -59.42     676.02
  data required time                                                                             676.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.02
  data arrival time                                                                             -631.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     44.90


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route21/a (d04bfn00ynud5)                                  23.83                1.42 c   599.86 f
  fifo2/route21/o (d04bfn00ynud5)                                  25.20               25.96 c   625.82 f
  fifo2/n12581 (net)                            5        16.43                          0.00     625.82 f
  fifo2/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)       43.83               19.91 c   645.73 f
  data arrival time                                                                              645.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.27     807.27
  clock reconvergence pessimism                                                         0.00     807.27
  clock uncertainty                                                                   -50.00     757.27
  fifo2/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                           0.00     757.27 r
  clock gating setup time                                                             -66.60     690.67
  data required time                                                                             690.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.67
  data arrival time                                                                             -645.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     44.94


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_6_latch/en (d04cgc01nd0h0)            93.61               51.44 c   630.60 f
  data arrival time                                                                              630.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.16     809.16
  clock reconvergence pessimism                                                         0.00     809.16
  clock uncertainty                                                                   -50.00     759.16
  fifo2/clk_gate_data_rd_reg_6_latch/clk (d04cgc01nd0h0)                                0.00     759.16 r
  clock gating setup time                                                             -82.57     676.58
  data required time                                                                             676.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.58
  data arrival time                                                                             -630.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     45.98


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route20/a (d04bfn00yd0i0)                                  24.90                4.56 c   603.00 f
  fifo2/route20/o (d04bfn00yd0i0)                                  14.89               32.06 c   635.06 f
  fifo2/n12580 (net)                            3        16.85                          0.00     635.06 f
  fifo2/clk_gate_data_mem_reg_12__6_latch/en (d04cgc01nd0h0)       40.10               18.41 c   653.47 f
  data arrival time                                                                              653.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    315.71     815.71
  clock reconvergence pessimism                                                         0.00     815.71
  clock uncertainty                                                                   -50.00     765.71
  fifo2/clk_gate_data_mem_reg_12__6_latch/clk (d04cgc01nd0h0)                           0.00     765.71 r
  clock gating setup time                                                             -66.00     699.72
  data required time                                                                             699.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.72
  data arrival time                                                                             -653.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     46.25


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U599/b (d04non02yn0f0)                                     80.12                2.52 c   502.41 r
  fifo0/U599/o1 (d04non02yn0f0)                                    27.02               23.03 c   525.44 f
  fifo0/N132 (net)                              2         5.97                          0.00     525.44 f
  fifo0/route26/a (d04bfn00yd0k0)                                  27.28                0.61 c   526.05 f
  fifo0/route26/o (d04bfn00yd0k0)                                  11.72               26.47 c   552.52 f
  fifo0/n6515 (net)                             4        20.52                          0.00     552.52 f
  fifo0/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0b0)        41.69               22.80 c   575.33 f
  data arrival time                                                                              575.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    234.94     734.94
  clock reconvergence pessimism                                                         0.00     734.94
  clock uncertainty                                                                   -50.00     684.94
  fifo0/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0b0)                            0.00     684.94 r
  clock gating setup time                                                             -63.33     621.61
  data required time                                                                             621.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             621.61
  data arrival time                                                                             -575.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     46.29


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/route38/a (d04orn02yn0b0)                                 119.41                3.33 c   543.95 r
  fifo1/route38/o (d04orn02yn0b0)                                  23.86               33.21     577.16 r
  fifo1/N116 (net)                              1         2.34                          0.00     577.16 r
  fifo1/route33/a (d04inn00ynue3)                                  23.86                0.55 &   577.71 r
  fifo1/route33/o1 (d04inn00ynue3)                                 35.36               22.30 c   600.01 f
  fifo1/n6234 (net)                             5        25.90                          0.00     600.01 f
  fifo1/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)         45.15               13.99 c   614.00 f
  data arrival time                                                                              614.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.25     775.25
  clock reconvergence pessimism                                                         0.00     775.25
  clock uncertainty                                                                   -50.00     725.25
  fifo1/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                             0.00     725.25 r
  clock gating setup time                                                             -64.51     660.74
  data required time                                                                             660.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.74
  data arrival time                                                                             -614.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     46.74


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U291/a (d04inn00wn0a5)                                     29.05                0.43 &   487.78 f
  fifo1/U291/o1 (d04inn00wn0a5)                                    67.73               75.79     563.58 r
  fifo1/n10 (net)                               1         3.37                          0.00     563.58 r
  fifo1/U292/b (d04non02yd0f7)                                     67.73                0.38 &   563.96 r
  fifo1/U292/o1 (d04non02yd0f7)                                    39.24               32.22 c   596.18 f
  fifo1/N103 (net)                              5        22.94                          0.00     596.18 f
  fifo1/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0b0)       50.49               18.65 c   614.83 f
  data arrival time                                                                              614.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.44     779.44
  clock reconvergence pessimism                                                         0.00     779.44
  clock uncertainty                                                                   -50.00     729.44
  fifo1/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0b0)                           0.00     729.44 r
  clock gating setup time                                                             -67.77     661.66
  data required time                                                                             661.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.66
  data arrival time                                                                             -614.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     46.84


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__6_latch/en (d04cgc01nd0h0)       55.56               32.26 c   634.98 f
  data arrival time                                                                              634.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.58     804.58
  clock reconvergence pessimism                                                         0.00     804.58
  clock uncertainty                                                                   -50.00     754.58
  fifo2/clk_gate_data_mem_reg_28__6_latch/clk (d04cgc01nd0h0)                           0.00     754.58 r
  clock gating setup time                                                             -72.63     681.96
  data required time                                                                             681.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.96
  data arrival time                                                                             -634.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     46.97


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U600/a (d04non02yd0f7)                                    118.05                2.85 &   557.29 r
  fifo0/U600/o1 (d04non02yd0f7)                                    39.06               25.42 c   582.71 f
  fifo0/N120 (net)                              5        16.09                          0.00     582.71 f
  fifo0/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)       54.42               26.47 c   609.19 f
  data arrival time                                                                              609.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.80     773.80
  clock reconvergence pessimism                                                         0.00     773.80
  clock uncertainty                                                                   -50.00     723.80
  fifo0/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                           0.00     723.80 r
  clock gating setup time                                                             -67.47     656.33
  data required time                                                                             656.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             656.33
  data arrival time                                                                             -609.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     47.14


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U218/a (d04inn00wn0a5)                                     30.51                0.77 &   511.31 f
  fifo1/U218/o1 (d04inn00wn0a5)                                    55.62               67.25     578.56 r
  fifo1/n2016 (net)                             1         2.62                          0.00     578.56 r
  fifo1/U268/a (d04non02yd0f0)                                     55.62                0.75 &   579.31 r
  fifo1/U268/o1 (d04non02yd0f0)                                    33.91               28.20 c   607.51 f
  fifo1/N133 (net)                              5        13.96                          0.00     607.51 f
  fifo1/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)        36.84                6.92 c   614.43 f
  data arrival time                                                                              614.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.55     775.55
  clock reconvergence pessimism                                                         0.00     775.55
  clock uncertainty                                                                   -50.00     725.55
  fifo1/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                            0.00     725.55 r
  clock gating setup time                                                             -63.20     662.35
  data required time                                                                             662.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.35
  data arrival time                                                                             -614.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     47.92


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U218/a (d04inn00wn0a5)                                     30.51                0.77 &   511.31 f
  fifo1/U218/o1 (d04inn00wn0a5)                                    55.62               67.25     578.56 r
  fifo1/n2016 (net)                             1         2.62                          0.00     578.56 r
  fifo1/U268/a (d04non02yd0f0)                                     55.62                0.75 &   579.31 r
  fifo1/U268/o1 (d04non02yd0f0)                                    33.91               28.20 c   607.51 f
  fifo1/N133 (net)                              5        13.96                          0.00     607.51 f
  fifo1/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)        36.29                5.15 c   612.65 f
  data arrival time                                                                              612.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.47     773.47
  clock reconvergence pessimism                                                         0.00     773.47
  clock uncertainty                                                                   -50.00     723.47
  fifo1/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                            0.00     723.47 r
  clock gating setup time                                                             -62.59     660.88
  data required time                                                                             660.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.88
  data arrival time                                                                             -612.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     48.23


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route21/a (d04bfn00ynud5)                                  23.83                1.42 c   599.86 f
  fifo2/route21/o (d04bfn00ynud5)                                  25.20               25.96 c   625.82 f
  fifo2/n12581 (net)                            5        16.43                          0.00     625.82 f
  fifo2/clk_gate_data_mem_reg_12__5_latch/en (d04cgc01nd0i0)       41.36               16.93 c   642.75 f
  data arrival time                                                                              642.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.97     807.97
  clock reconvergence pessimism                                                         0.00     807.97
  clock uncertainty                                                                   -50.00     757.97
  fifo2/clk_gate_data_mem_reg_12__5_latch/clk (d04cgc01nd0i0)                           0.00     757.97 r
  clock gating setup time                                                             -66.78     691.20
  data required time                                                                             691.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.20
  data arrival time                                                                             -642.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     48.45


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U26/b (d04non02yd0f7)                                     100.95                2.46 c   534.51 r
  fifo1/U26/o1 (d04non02yd0f7)                                     51.52               38.21 c   572.72 f
  fifo1/N104 (net)                              5        29.63                          0.00     572.72 f
  fifo1/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)       73.86               33.20 c   605.92 f
  data arrival time                                                                              605.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.81     778.81
  clock reconvergence pessimism                                                         0.00     778.81
  clock uncertainty                                                                   -50.00     728.81
  fifo1/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                           0.00     728.81 r
  clock gating setup time                                                             -73.74     655.07
  data required time                                                                             655.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             655.07
  data arrival time                                                                             -605.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     49.14


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U291/a (d04inn00wn0a5)                                     29.05                0.43 &   487.78 f
  fifo1/U291/o1 (d04inn00wn0a5)                                    67.73               75.79     563.58 r
  fifo1/n10 (net)                               1         3.37                          0.00     563.58 r
  fifo1/U292/b (d04non02yd0f7)                                     67.73                0.38 &   563.96 r
  fifo1/U292/o1 (d04non02yd0f7)                                    39.24               32.22 c   596.18 f
  fifo1/N103 (net)                              5        22.94                          0.00     596.18 f
  fifo1/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0h0)       47.80               13.36 c   609.54 f
  data arrival time                                                                              609.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.12     776.12
  clock reconvergence pessimism                                                         0.00     776.12
  clock uncertainty                                                                   -50.00     726.12
  fifo1/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0h0)                           0.00     726.12 r
  clock gating setup time                                                             -66.70     659.42
  data required time                                                                             659.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.42
  data arrival time                                                                             -609.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     49.88


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U577/b (d04nob02yn0f0)                                     37.35                4.96 c   526.63 f
  fifo1/U577/out (d04nob02yn0f0)                                   65.31               45.20 c   571.83 r
  fifo1/N123 (net)                              5        18.77                          0.00     571.83 r
  fifo1/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0d0)       72.63               14.94 c   586.77 r
  data arrival time                                                                              586.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    239.25     739.25
  clock reconvergence pessimism                                                         0.00     739.25
  clock uncertainty                                                                   -50.00     689.25
  fifo1/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0d0)                           0.00     689.25 r
  clock gating setup time                                                             -52.26     636.99
  data required time                                                                             636.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.99
  data arrival time                                                                             -586.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     50.21


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U218/a (d04inn00wn0a5)                                     30.51                0.77 &   511.31 f
  fifo1/U218/o1 (d04inn00wn0a5)                                    55.62               67.25     578.56 r
  fifo1/n2016 (net)                             1         2.62                          0.00     578.56 r
  fifo1/U268/a (d04non02yd0f0)                                     55.62                0.75 &   579.31 r
  fifo1/U268/o1 (d04non02yd0f0)                                    33.91               28.20 c   607.51 f
  fifo1/N133 (net)                              5        13.96                          0.00     607.51 f
  fifo1/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0f0)        35.94                3.42 c   610.93 f
  data arrival time                                                                              610.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.54     767.54
  clock reconvergence pessimism                                                         0.00     767.54
  clock uncertainty                                                                   -50.00     717.54
  fifo1/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0f0)                            0.00     717.54 r
  clock gating setup time                                                             -56.30     661.24
  data required time                                                                             661.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.24
  data arrival time                                                                             -610.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     50.31


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_12__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/place1243/a (d04inn00yn0b3)                                55.83                1.92 &   543.40 f
  fifo2/place1243/o1 (d04inn00yn0b3)                               27.17               33.51     576.92 r
  fifo2/n46021 (net)                            1         2.29                          0.00     576.92 r
  fifo2/place1242/a (d04non02yn0d5)                                27.17                2.08 &   579.00 r
  fifo2/place1242/o1 (d04non02yn0d5)                               22.99               19.44 c   598.44 f
  fifo2/N206 (net)                              3         8.59                          0.00     598.44 f
  fifo2/route21/a (d04bfn00ynud5)                                  23.83                1.42 c   599.86 f
  fifo2/route21/o (d04bfn00ynud5)                                  25.20               25.96 c   625.82 f
  fifo2/n12581 (net)                            5        16.43                          0.00     625.82 f
  fifo2/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)       41.22               15.07 c   640.89 f
  data arrival time                                                                              640.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.44     808.44
  clock reconvergence pessimism                                                         0.00     808.44
  clock uncertainty                                                                   -50.00     758.44
  fifo2/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                           0.00     758.44 r
  clock gating setup time                                                             -67.02     691.42
  data required time                                                                             691.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.42
  data arrival time                                                                             -640.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     50.53


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U218/a (d04inn00wn0a5)                                     30.51                0.77 &   511.31 f
  fifo1/U218/o1 (d04inn00wn0a5)                                    55.62               67.25     578.56 r
  fifo1/n2016 (net)                             1         2.62                          0.00     578.56 r
  fifo1/U268/a (d04non02yd0f0)                                     55.62                0.75 &   579.31 r
  fifo1/U268/o1 (d04non02yd0f0)                                    33.91               28.20 c   607.51 f
  fifo1/N133 (net)                              5        13.96                          0.00     607.51 f
  fifo1/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0h0)        35.85                3.30 c   610.81 f
  data arrival time                                                                              610.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.82     767.82
  clock reconvergence pessimism                                                         0.00     767.82
  clock uncertainty                                                                   -50.00     717.82
  fifo1/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0h0)                            0.00     717.82 r
  clock gating setup time                                                             -56.27     661.54
  data required time                                                                             661.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.54
  data arrival time                                                                             -610.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     50.73


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__5_latch/en (d04cgc01nd0h0)       37.73               13.42 c   656.12 r
  data arrival time                                                                              656.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.09     802.09
  clock reconvergence pessimism                                                         0.00     802.09
  clock uncertainty                                                                   -50.00     752.09
  fifo2/clk_gate_data_mem_reg_31__5_latch/clk (d04cgc01nd0h0)                           0.00     752.09 r
  clock gating setup time                                                             -44.90     707.19
  data required time                                                                             707.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.19
  data arrival time                                                                             -656.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     51.07


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U421/a (d04non02yn0b5)                                     21.15                2.33 c   534.83 f
  fifo1/U421/o1 (d04non02yn0b5)                                    18.06               13.93     548.76 r
  fifo1/n2092 (net)                             1         0.53                          0.00     548.76 r
  fifo1/U102/a (d04inn00wn0a5)                                     18.06                0.06 &   548.82 r
  fifo1/U102/o1 (d04inn00wn0a5)                                    13.69               21.10     569.91 f
  fifo1/n2037 (net)                             1         0.90                          0.00     569.91 f
  fifo1/U11/a (d04nab02yn0d0)                                      13.69                0.21 &   570.13 f
  fifo1/U11/out (d04nab02yn0d0)                                    16.87               33.01     603.14 f
  fifo1/n4 (net)                                1         3.23                          0.00     603.14 f
  fifo1/place357/a (d04inn00ynuf5)                                 16.87                1.17 &   604.31 f
  fifo1/place357/o1 (d04inn00ynuf5)                                30.46               19.64 c   623.95 r
  fifo1/n2052 (net)                             5        22.80                          0.00     623.95 r
  fifo1/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)       34.85                7.65 c   631.60 r
  data arrival time                                                                              631.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.05     776.05
  clock reconvergence pessimism                                                         0.00     776.05
  clock uncertainty                                                                   -50.00     726.05
  fifo1/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                           0.00     726.05 r
  clock gating setup time                                                             -43.19     682.86
  data required time                                                                             682.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.86
  data arrival time                                                                             -631.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     51.26


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U592/b (d04nob02yn0f0)                                     16.89                5.12 c   549.81 f
  fifo1/U592/out (d04nob02yn0f0)                                   14.73               17.59     567.39 r
  fifo1/N127 (net)                              1         3.03                          0.00     567.39 r
  fifo1/route34/a (d04bfn00yd0k0)                                  14.73                0.48 &   567.88 r
  fifo1/route34/o (d04bfn00yd0k0)                                  15.28               22.61 c   590.49 r
  fifo1/n6228 (net)                             5        18.67                          0.00     590.49 r
  fifo1/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0b0)        19.67                7.89 c   598.38 r
  data arrival time                                                                              598.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    233.38     733.38
  clock reconvergence pessimism                                                         0.00     733.38
  clock uncertainty                                                                   -50.00     683.38
  fifo1/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0b0)                            0.00     683.38 r
  clock gating setup time                                                             -33.53     649.86
  data required time                                                                             649.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             649.86
  data arrival time                                                                             -598.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     51.47


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U421/a (d04non02yn0b5)                                     21.15                2.33 c   534.83 f
  fifo1/U421/o1 (d04non02yn0b5)                                    18.06               13.93     548.76 r
  fifo1/n2092 (net)                             1         0.53                          0.00     548.76 r
  fifo1/U102/a (d04inn00wn0a5)                                     18.06                0.06 &   548.82 r
  fifo1/U102/o1 (d04inn00wn0a5)                                    13.69               21.10     569.91 f
  fifo1/n2037 (net)                             1         0.90                          0.00     569.91 f
  fifo1/U11/a (d04nab02yn0d0)                                      13.69                0.21 &   570.13 f
  fifo1/U11/out (d04nab02yn0d0)                                    16.87               33.01     603.14 f
  fifo1/n4 (net)                                1         3.23                          0.00     603.14 f
  fifo1/place357/a (d04inn00ynuf5)                                 16.87                1.17 &   604.31 f
  fifo1/place357/o1 (d04inn00ynuf5)                                30.46               19.64 c   623.95 r
  fifo1/n2052 (net)                             5        22.80                          0.00     623.95 r
  fifo1/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)         40.90               12.42 c   636.37 r
  data arrival time                                                                              636.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.67     784.67
  clock reconvergence pessimism                                                         0.00     784.67
  clock uncertainty                                                                   -50.00     734.67
  fifo1/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                             0.00     734.67 r
  clock gating setup time                                                             -46.42     688.25
  data required time                                                                             688.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.25
  data arrival time                                                                             -636.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     51.87


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0h0)            90.76               43.91 c   623.08 f
  data arrival time                                                                              623.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.73     805.73
  clock reconvergence pessimism                                                         0.00     805.73
  clock uncertainty                                                                   -50.00     755.73
  fifo2/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0h0)                                0.00     755.73 r
  clock gating setup time                                                             -80.65     675.08
  data required time                                                                             675.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.08
  data arrival time                                                                             -623.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.00


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__5_latch/en (d04cgc01nd0i0)       32.76                8.88 c   650.99 r
  data arrival time                                                                              650.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.06     795.06
  clock reconvergence pessimism                                                         0.00     795.06
  clock uncertainty                                                                   -50.00     745.06
  fifo2/clk_gate_data_mem_reg_30__5_latch/clk (d04cgc01nd0i0)                           0.00     745.06 r
  clock gating setup time                                                             -41.82     703.24
  data required time                                                                             703.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.24
  data arrival time                                                                             -650.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.24


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)       39.09               16.85 c   659.56 r
  data arrival time                                                                              659.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.29     807.29
  clock reconvergence pessimism                                                         0.00     807.29
  clock uncertainty                                                                   -50.00     757.29
  fifo2/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                           0.00     757.29 r
  clock gating setup time                                                             -45.37     711.92
  data required time                                                                             711.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             711.92
  data arrival time                                                                             -659.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.36


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0h0)       52.07               22.91 c   625.64 f
  data arrival time                                                                              625.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.23     799.23
  clock reconvergence pessimism                                                         0.00     799.23
  clock uncertainty                                                                   -50.00     749.23
  fifo2/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0h0)                           0.00     749.23 r
  clock gating setup time                                                             -71.15     678.08
  data required time                                                                             678.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.08
  data arrival time                                                                             -625.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.44


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U600/a (d04non02yd0f7)                                    118.05                2.85 &   557.29 r
  fifo0/U600/o1 (d04non02yd0f7)                                    39.06               25.42 c   582.71 f
  fifo0/N120 (net)                              5        16.09                          0.00     582.71 f
  fifo0/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0e0)       54.16               24.50 c   607.22 f
  data arrival time                                                                              607.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.48     773.48
  clock reconvergence pessimism                                                         0.00     773.48
  clock uncertainty                                                                   -50.00     723.48
  fifo0/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0e0)                           0.00     723.48 r
  clock gating setup time                                                             -63.79     659.69
  data required time                                                                             659.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.69
  data arrival time                                                                             -607.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.47


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__7_latch/en (d04cgc01nd0h0)       53.59               26.02 c   628.75 f
  data arrival time                                                                              628.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.11     803.11
  clock reconvergence pessimism                                                         0.00     803.11
  clock uncertainty                                                                   -50.00     753.11
  fifo2/clk_gate_data_mem_reg_28__7_latch/clk (d04cgc01nd0h0)                           0.00     753.11 r
  clock gating setup time                                                             -71.85     681.27
  data required time                                                                             681.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.27
  data arrival time                                                                             -628.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.51


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/U197/a (d04non02yn0e0)                                    102.76                1.23 &   567.83 r
  fifo0/U197/o1 (d04non02yn0e0)                                    41.09               32.49 c   600.32 f
  fifo0/N133 (net)                              5        13.23                          0.00     600.32 f
  fifo0/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0i0)        43.95                6.32 c   606.64 f
  data arrival time                                                                              606.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.39     775.39
  clock reconvergence pessimism                                                         0.00     775.39
  clock uncertainty                                                                   -50.00     725.39
  fifo0/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0i0)                            0.00     725.39 r
  clock gating setup time                                                             -66.11     659.28
  data required time                                                                             659.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.28
  data arrival time                                                                             -606.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.63


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/route15/a (d04orn02yn0c0)                                  33.60                5.86 c   546.45 f
  fifo0/route15/o (d04orn02yn0c0)                                  11.82               31.27     577.72 f
  fifo0/N110 (net)                              1         3.84                          0.00     577.72 f
  fifo0/route17/a (d04inn00ydui0)                                  11.82                0.79 &   578.51 f
  fifo0/route17/o1 (d04inn00ydui0)                                 27.25               15.89 c   594.40 r
  fifo0/n6508 (net)                             5        26.19                          0.00     594.40 r
  fifo0/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)       54.31               30.44 c   624.85 r
  data arrival time                                                                              624.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.72     776.72
  clock reconvergence pessimism                                                         0.00     776.72
  clock uncertainty                                                                   -50.00     726.72
  fifo0/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                           0.00     726.72 r
  clock gating setup time                                                             -49.00     677.72
  data required time                                                                             677.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.72
  data arrival time                                                                             -624.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.87


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__7_latch/en (d04cgc01nd0h0)       36.46               12.62 c   655.33 r
  data arrival time                                                                              655.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.36     803.36
  clock reconvergence pessimism                                                         0.00     803.36
  clock uncertainty                                                                   -50.00     753.36
  fifo2/clk_gate_data_mem_reg_31__7_latch/clk (d04cgc01nd0h0)                           0.00     753.36 r
  clock gating setup time                                                             -45.10     708.25
  data required time                                                                             708.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.25
  data arrival time                                                                             -655.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     52.92


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__4_latch/en (d04cgc01nd0h0)       54.34               21.80 c   617.29 f
  data arrival time                                                                              617.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.48     791.48
  clock reconvergence pessimism                                                         0.00     791.48
  clock uncertainty                                                                   -50.00     741.48
  fifo2/clk_gate_data_mem_reg_20__4_latch/clk (d04cgc01nd0h0)                           0.00     741.48 r
  clock gating setup time                                                             -70.40     671.08
  data required time                                                                             671.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.08
  data arrival time                                                                             -617.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     53.78


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U583/b (d04nob02yn0f0)                                     37.18                4.45 c   526.13 f
  fifo1/U583/out (d04nob02yn0f0)                                   64.23               45.09 c   571.22 r
  fifo1/N119 (net)                              5        18.47                          0.00     571.22 r
  fifo1/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0c0)       67.51                8.75 c   579.97 r
  data arrival time                                                                              579.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    234.77     734.77
  clock reconvergence pessimism                                                         0.00     734.77
  clock uncertainty                                                                   -50.00     684.77
  fifo1/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0c0)                           0.00     684.77 r
  clock gating setup time                                                             -50.75     634.02
  data required time                                                                             634.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             634.02
  data arrival time                                                                             -579.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     54.05


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1906/a (d04non02yn0b5)                                    23.27                1.37 &   514.35 f
  fifo2/U1906/o1 (d04non02yn0b5)                                   50.50               45.22     559.57 r
  fifo2/n754 (net)                              4         5.70                          0.00     559.57 r
  fifo2/U1933/a (d04nob02yn0d0)                                    50.50                1.06 &   560.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                  34.74               38.74 c   599.37 r
  fifo2/N222 (net)                              1         6.03                          0.00     599.37 r
  fifo2/post_place556/a (d04bfn00yduk0)                            37.72                6.08 c   605.45 r
  fifo2/post_place556/o (d04bfn00yduk0)                            17.13               26.62 c   632.06 r
  fifo2/n5491 (net)                             9        25.93                          0.00     632.06 r
  fifo2/clk_gate_data_mem_reg_4__6_latch/en (d04cgc01nd0h0)        33.59               15.70 c   647.77 r
  data arrival time                                                                              647.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.89     793.89
  clock reconvergence pessimism                                                         0.00     793.89
  clock uncertainty                                                                   -50.00     743.89
  fifo2/clk_gate_data_mem_reg_4__6_latch/clk (d04cgc01nd0h0)                            0.00     743.89 r
  clock gating setup time                                                             -41.98     701.91
  data required time                                                                             701.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.91
  data arrival time                                                                             -647.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     54.14


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/route18/a (d04orn02yd0d5)                                 118.05                2.63 &   557.08 r
  fifo0/route18/o (d04orn02yd0d5)                                  20.14               39.21 c   596.28 r
  fifo0/N104 (net)                              1         8.40                          0.00     596.28 r
  fifo0/route19/a (d04inn00yduo7)                                  20.19                0.72 c   597.00 r
  fifo0/route19/o1 (d04inn00yduo7)                                 15.16                9.99 c   606.99 f
  fifo0/n6509 (net)                             5        27.24                          0.00     606.99 f
  fifo0/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)       26.85                7.71 c   614.69 f
  data arrival time                                                                              614.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.72     774.72
  clock reconvergence pessimism                                                         0.00     774.72
  clock uncertainty                                                                   -50.00     724.72
  fifo0/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                           0.00     724.72 r
  clock gating setup time                                                             -55.48     669.24
  data required time                                                                             669.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.24
  data arrival time                                                                             -614.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     54.55


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U421/a (d04non02yn0b5)                                     21.15                2.33 c   534.83 f
  fifo1/U421/o1 (d04non02yn0b5)                                    18.06               13.93     548.76 r
  fifo1/n2092 (net)                             1         0.53                          0.00     548.76 r
  fifo1/U102/a (d04inn00wn0a5)                                     18.06                0.06 &   548.82 r
  fifo1/U102/o1 (d04inn00wn0a5)                                    13.69               21.10     569.91 f
  fifo1/n2037 (net)                             1         0.90                          0.00     569.91 f
  fifo1/U11/a (d04nab02yn0d0)                                      13.69                0.21 &   570.13 f
  fifo1/U11/out (d04nab02yn0d0)                                    16.87               33.01     603.14 f
  fifo1/n4 (net)                                1         3.23                          0.00     603.14 f
  fifo1/place357/a (d04inn00ynuf5)                                 16.87                1.17 &   604.31 f
  fifo1/place357/o1 (d04inn00ynuf5)                                30.46               19.64 c   623.95 r
  fifo1/n2052 (net)                             5        22.80                          0.00     623.95 r
  fifo1/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)       35.77                8.94 c   632.89 r
  data arrival time                                                                              632.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.76     781.76
  clock reconvergence pessimism                                                         0.00     781.76
  clock uncertainty                                                                   -50.00     731.76
  fifo1/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                           0.00     731.76 r
  clock gating setup time                                                             -44.10     687.65
  data required time                                                                             687.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.65
  data arrival time                                                                             -632.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     54.76


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U370/a (d04non02yd0f0)                                    118.59                2.24 c   542.87 r
  fifo1/U370/o1 (d04non02yd0f0)                                    54.20               41.44 c   584.31 f
  fifo1/N124 (net)                              5        19.28                          0.00     584.31 f
  fifo1/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0h0)          60.15               13.64 c   597.94 f
  data arrival time                                                                              597.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.32     773.32
  clock reconvergence pessimism                                                         0.00     773.32
  clock uncertainty                                                                   -50.00     723.32
  fifo1/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0h0)                              0.00     723.32 r
  clock gating setup time                                                             -70.32     653.00
  data required time                                                                             653.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             653.00
  data arrival time                                                                             -597.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     55.06


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1906/a (d04non02yn0b5)                                    23.27                1.37 &   514.35 f
  fifo2/U1906/o1 (d04non02yn0b5)                                   50.50               45.22     559.57 r
  fifo2/n754 (net)                              4         5.70                          0.00     559.57 r
  fifo2/U1933/a (d04nob02yn0d0)                                    50.50                1.06 &   560.63 r
  fifo2/U1933/out (d04nob02yn0d0)                                  34.74               38.74 c   599.37 r
  fifo2/N222 (net)                              1         6.03                          0.00     599.37 r
  fifo2/post_place556/a (d04bfn00yduk0)                            37.72                6.08 c   605.45 r
  fifo2/post_place556/o (d04bfn00yduk0)                            17.13               26.62 c   632.06 r
  fifo2/n5491 (net)                             9        25.93                          0.00     632.06 r
  fifo2/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0g0)          33.58               15.62 c   647.68 r
  data arrival time                                                                              647.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.76     793.76
  clock reconvergence pessimism                                                         0.00     793.76
  clock uncertainty                                                                   -50.00     743.76
  fifo2/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0g0)                              0.00     743.76 r
  clock gating setup time                                                             -40.69     703.07
  data required time                                                                             703.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.07
  data arrival time                                                                             -647.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     55.39


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/route18/a (d04orn02yd0d5)                                 118.05                2.63 &   557.08 r
  fifo0/route18/o (d04orn02yd0d5)                                  20.14               39.21 c   596.28 r
  fifo0/N104 (net)                              1         8.40                          0.00     596.28 r
  fifo0/route19/a (d04inn00yduo7)                                  20.19                0.72 c   597.00 r
  fifo0/route19/o1 (d04inn00yduo7)                                 15.16                9.99 c   606.99 f
  fifo0/n6509 (net)                             5        27.24                          0.00     606.99 f
  fifo0/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0h0)         27.13               10.38 c   617.36 f
  data arrival time                                                                              617.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.55     783.55
  clock reconvergence pessimism                                                         0.00     783.55
  clock uncertainty                                                                   -50.00     733.55
  fifo0/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0h0)                             0.00     733.55 r
  clock gating setup time                                                             -60.79     672.76
  data required time                                                                             672.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.76
  data arrival time                                                                             -617.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     55.39


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__4_latch/en (d04cgc01nd0h0)       81.07               33.82 c   641.30 r
  data arrival time                                                                              641.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.49     802.49
  clock reconvergence pessimism                                                         0.00     802.49
  clock uncertainty                                                                   -50.00     752.49
  fifo2/clk_gate_data_mem_reg_18__4_latch/clk (d04cgc01nd0h0)                           0.00     752.49 r
  clock gating setup time                                                             -55.50     696.99
  data required time                                                                             696.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.99
  data arrival time                                                                             -641.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     55.69


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_7_latch/en (d04cgc01nd0g0)            85.58               35.38 c   614.54 f
  data arrival time                                                                              614.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.92     793.92
  clock reconvergence pessimism                                                         0.00     793.92
  clock uncertainty                                                                   -50.00     743.92
  fifo2/clk_gate_data_rd_reg_7_latch/clk (d04cgc01nd0g0)                                0.00     743.92 r
  clock gating setup time                                                             -73.64     670.27
  data required time                                                                             670.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.27
  data arrival time                                                                             -614.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     55.73


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__4_latch/en (d04cgc01nd0h0)       35.48               15.48 c   657.59 r
  data arrival time                                                                              657.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.52     807.52
  clock reconvergence pessimism                                                         0.00     807.52
  clock uncertainty                                                                   -50.00     757.52
  fifo2/clk_gate_data_mem_reg_30__4_latch/clk (d04cgc01nd0h0)                           0.00     757.52 r
  clock gating setup time                                                             -43.89     713.63
  data required time                                                                             713.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             713.63
  data arrival time                                                                             -657.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     56.04


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0i0)       35.38               14.51 c   656.62 r
  data arrival time                                                                              656.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.17     807.17
  clock reconvergence pessimism                                                         0.00     807.17
  clock uncertainty                                                                   -50.00     757.17
  fifo2/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0i0)                           0.00     757.17 r
  clock gating setup time                                                             -44.45     712.72
  data required time                                                                             712.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             712.72
  data arrival time                                                                             -656.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     56.10


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/post_place375/b (d04non02yd0f7)                           102.76                1.28 &   567.87 r
  fifo0/post_place375/o1 (d04non02yd0f7)                           32.96               27.56 c   595.44 f
  fifo0/n2904 (net)                             5        11.84                          0.00     595.44 f
  fifo0/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0c0)       35.64                5.52 c   600.96 f
  data arrival time                                                                              600.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.43     767.43
  clock reconvergence pessimism                                                         0.00     767.43
  clock uncertainty                                                                   -50.00     717.43
  fifo0/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0c0)                           0.00     717.43 r
  clock gating setup time                                                             -60.22     657.20
  data required time                                                                             657.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             657.20
  data arrival time                                                                             -600.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     56.25


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U577/b (d04nob02yn0d0)                                     34.66                8.33 c   548.93 f
  fifo0/U577/out (d04nob02yn0d0)                                   19.16               23.01     571.94 r
  fifo0/N113 (net)                              2         2.18                          0.00     571.94 r
  fifo0/route22/a (d04bfn00ynud5)                                  19.16                0.60 &   572.53 r
  fifo0/route22/o (d04bfn00ynud5)                                  13.40               19.94 c   592.48 r
  fifo0/n6516 (net)                             4         5.39                          0.00     592.48 r
  fifo0/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0c0)       14.98                3.34 c   595.81 r
  data arrival time                                                                              595.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    235.87     735.87
  clock reconvergence pessimism                                                         0.00     735.87
  clock uncertainty                                                                   -50.00     685.87
  fifo0/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0c0)                           0.00     685.87 r
  clock gating setup time                                                             -33.79     652.09
  data required time                                                                             652.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             652.09
  data arrival time                                                                             -595.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     56.27


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__4_latch/en (d04cgc01nd0h0)        30.61               10.01 c   629.59 f
  data arrival time                                                                              629.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.64     798.64
  clock reconvergence pessimism                                                         0.00     798.64
  clock uncertainty                                                                   -50.00     748.64
  fifo2/clk_gate_data_mem_reg_4__4_latch/clk (d04cgc01nd0h0)                            0.00     748.64 r
  clock gating setup time                                                             -62.22     686.42
  data required time                                                                             686.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.42
  data arrival time                                                                             -629.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     56.83


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U583/b (d04nob02yn0f0)                                     37.18                4.45 c   526.13 f
  fifo1/U583/out (d04nob02yn0f0)                                   64.23               45.09 c   571.22 r
  fifo1/N119 (net)                              5        18.47                          0.00     571.22 r
  fifo1/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0j0)       67.30                8.12 c   579.34 r
  data arrival time                                                                              579.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    235.79     735.79
  clock reconvergence pessimism                                                         0.00     735.79
  clock uncertainty                                                                   -50.00     685.79
  fifo1/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0j0)                           0.00     685.79 r
  clock gating setup time                                                             -49.42     636.37
  data required time                                                                             636.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.37
  data arrival time                                                                             -579.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.03


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)       35.39                9.77 c   652.48 r
  data arrival time                                                                              652.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.77     803.77
  clock reconvergence pessimism                                                         0.00     803.77
  clock uncertainty                                                                   -50.00     753.77
  fifo2/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                           0.00     753.77 r
  clock gating setup time                                                             -44.07     709.70
  data required time                                                                             709.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.70
  data arrival time                                                                             -652.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.22


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U581/b (d04nob02yd0f5)                                     32.64                4.55 c   545.14 f
  fifo0/U581/out (d04nob02yd0f5)                                   70.60               43.68 c   588.82 r
  fifo0/N115 (net)                              5        23.35                          0.00     588.82 r
  fifo0/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0h0)      102.84               48.00 c   636.82 r
  data arrival time                                                                              636.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.70     802.70
  clock reconvergence pessimism                                                         0.00     802.70
  clock uncertainty                                                                   -50.00     752.70
  fifo0/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0h0)                           0.00     752.70 r
  clock gating setup time                                                             -58.65     694.06
  data required time                                                                             694.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.06
  data arrival time                                                                             -636.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.24


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0i0)       54.51               22.08 c   617.58 f
  data arrival time                                                                              617.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.63     796.63
  clock reconvergence pessimism                                                         0.00     796.63
  clock uncertainty                                                                   -50.00     746.63
  fifo2/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0i0)                           0.00     746.63 r
  clock gating setup time                                                             -71.57     675.06
  data required time                                                                             675.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.06
  data arrival time                                                                             -617.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.48


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0h0)            88.04               39.14 c   618.31 f
  data arrival time                                                                              618.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.68     805.68
  clock reconvergence pessimism                                                         0.00     805.68
  clock uncertainty                                                                   -50.00     755.68
  fifo2/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0h0)                                0.00     755.68 r
  clock gating setup time                                                             -79.79     675.89
  data required time                                                                             675.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.89
  data arrival time                                                                             -618.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.58


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/post_place255/b (d04non02yn0d5)                           100.67                2.02 c   534.08 r
  fifo1/post_place255/o1 (d04non02yn0d5)                           42.55               35.89 c   569.97 f
  fifo1/n2622 (net)                             4        10.93                          0.00     569.97 f
  fifo1/route35/a (d04bfn00ynud5)                                  43.59                1.72 c   571.69 f
  fifo1/route35/o (d04bfn00ynud5)                                  16.98               29.49 c   601.18 f
  fifo1/n6229 (net)                             2         9.08                          0.00     601.18 f
  fifo1/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)       28.42               13.53 c   614.71 f
  data arrival time                                                                              614.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.87     778.87
  clock reconvergence pessimism                                                         0.00     778.87
  clock uncertainty                                                                   -50.00     728.87
  fifo1/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                           0.00     728.87 r
  clock gating setup time                                                             -56.32     672.55
  data required time                                                                             672.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.55
  data arrival time                                                                             -614.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.84


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0h0)       32.69                8.71 c   650.81 r
  data arrival time                                                                              650.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    301.96     801.96
  clock reconvergence pessimism                                                         0.00     801.96
  clock uncertainty                                                                   -50.00     751.96
  fifo2/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0h0)                           0.00     751.96 r
  clock gating setup time                                                             -43.17     708.80
  data required time                                                                             708.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.80
  data arrival time                                                                             -650.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.98


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/U197/a (d04non02yn0e0)                                    102.76                1.23 &   567.83 r
  fifo0/U197/o1 (d04non02yn0e0)                                    41.09               32.49 c   600.32 f
  fifo0/N133 (net)                              5        13.23                          0.00     600.32 f
  fifo0/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0h0)          44.10                6.79 c   607.11 f
  data arrival time                                                                              607.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.84     782.84
  clock reconvergence pessimism                                                         0.00     782.84
  clock uncertainty                                                                   -50.00     732.84
  fifo0/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0h0)                              0.00     732.84 r
  clock gating setup time                                                             -67.74     665.10
  data required time                                                                             665.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.10
  data arrival time                                                                             -607.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     57.99


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U600/a (d04non02yn0f0)                                    119.39                3.33 c   543.96 r
  fifo1/U600/o1 (d04non02yn0f0)                                    52.63               40.41 c   584.36 f
  fifo1/N132 (net)                              5        18.38                          0.00     584.36 f
  fifo1/clk_gate_data_mem_reg_1__0_latch/en (d04cgc01nd0g0)        57.83                9.67 c   594.03 f
  data arrival time                                                                              594.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    265.57     765.57
  clock reconvergence pessimism                                                         0.00     765.57
  clock uncertainty                                                                   -50.00     715.57
  fifo1/clk_gate_data_mem_reg_1__0_latch/clk (d04cgc01nd0g0)                            0.00     715.57 r
  clock gating setup time                                                             -63.00     652.57
  data required time                                                                             652.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             652.57
  data arrival time                                                                             -594.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     58.54


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0c0)          56.11               24.95 c   622.89 r
  data arrival time                                                                              622.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.43     781.43
  clock reconvergence pessimism                                                         0.00     781.43
  clock uncertainty                                                                   -50.00     731.43
  fifo2/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0c0)                              0.00     731.43 r
  clock gating setup time                                                             -49.34     682.10
  data required time                                                                             682.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.10
  data arrival time                                                                             -622.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     59.20


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)       36.52               11.16 c   653.87 r
  data arrival time                                                                              653.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.45     808.45
  clock reconvergence pessimism                                                         0.00     808.45
  clock uncertainty                                                                   -50.00     758.45
  fifo2/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                           0.00     758.45 r
  clock gating setup time                                                             -45.17     713.29
  data required time                                                                             713.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             713.29
  data arrival time                                                                             -653.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     59.42


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/route38/a (d04orn02yn0b0)                                 119.41                3.33 c   543.95 r
  fifo1/route38/o (d04orn02yn0b0)                                  23.86               33.21     577.16 r
  fifo1/N116 (net)                              1         2.34                          0.00     577.16 r
  fifo1/route33/a (d04inn00ynue3)                                  23.86                0.55 &   577.71 r
  fifo1/route33/o1 (d04inn00ynue3)                                 35.36               22.30 c   600.01 f
  fifo1/n6234 (net)                             5        25.90                          0.00     600.01 f
  fifo1/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0h0)       41.53               11.18 c   611.18 f
  data arrival time                                                                              611.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.42     783.42
  clock reconvergence pessimism                                                         0.00     783.42
  clock uncertainty                                                                   -50.00     733.42
  fifo1/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0h0)                           0.00     733.42 r
  clock gating setup time                                                             -62.80     670.62
  data required time                                                                             670.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.62
  data arrival time                                                                             -611.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     59.44


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U421/a (d04non02yd0f0)                                    118.05                2.37 &   556.81 r
  fifo0/U421/o1 (d04non02yd0f0)                                    47.80               38.50 c   595.32 f
  fifo0/N112 (net)                              5        15.80                          0.00     595.32 f
  fifo0/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0i0)       49.41                4.27 c   599.59 f
  data arrival time                                                                              599.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.94     779.94
  clock reconvergence pessimism                                                         0.00     779.94
  clock uncertainty                                                                   -50.00     729.94
  fifo0/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0i0)                           0.00     729.94 r
  clock gating setup time                                                             -70.51     659.43
  data required time                                                                             659.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.43
  data arrival time                                                                             -599.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     59.84


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U421/a (d04non02yd0f0)                                    118.05                2.37 &   556.81 r
  fifo0/U421/o1 (d04non02yd0f0)                                    47.80               38.50 c   595.32 f
  fifo0/N112 (net)                              5        15.80                          0.00     595.32 f
  fifo0/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0i0)       50.38                5.12 c   600.44 f
  data arrival time                                                                              600.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.37     780.37
  clock reconvergence pessimism                                                         0.00     780.37
  clock uncertainty                                                                   -50.00     730.37
  fifo0/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0i0)                           0.00     730.37 r
  clock gating setup time                                                             -69.70     660.67
  data required time                                                                             660.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.67
  data arrival time                                                                             -600.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.24


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U29/a (d04non02yd0h5)                                     119.89                4.01 c   544.63 r
  fifo1/U29/o1 (d04non02yd0h5)                                     47.57               35.35 c   579.98 f
  fifo1/N108 (net)                              5        28.78                          0.00     579.98 f
  fifo1/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0f0)         55.68               15.00 c   594.98 f
  data arrival time                                                                              594.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.19     774.19
  clock reconvergence pessimism                                                         0.00     774.19
  clock uncertainty                                                                   -50.00     724.19
  fifo1/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0f0)                             0.00     724.19 r
  clock gating setup time                                                             -68.86     655.33
  data required time                                                                             655.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             655.33
  data arrival time                                                                             -594.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.35


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0j0)         52.09               22.98 c   625.71 f
  data arrival time                                                                              625.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.72     799.72
  clock reconvergence pessimism                                                         0.00     799.72
  clock uncertainty                                                                   -50.00     749.72
  fifo2/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0j0)                             0.00     749.72 r
  clock gating setup time                                                             -63.61     686.11
  data required time                                                                             686.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.11
  data arrival time                                                                             -625.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.40


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0i0)        64.76               36.88 c   634.83 r
  data arrival time                                                                              634.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.16     798.16
  clock reconvergence pessimism                                                         0.00     798.16
  clock uncertainty                                                                   -50.00     748.16
  fifo2/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0i0)                            0.00     748.16 r
  clock gating setup time                                                             -52.92     695.24
  data required time                                                                             695.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.24
  data arrival time                                                                             -634.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.41


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_29__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/route18/a (d04orn02yd0d5)                                 118.05                2.63 &   557.08 r
  fifo0/route18/o (d04orn02yd0d5)                                  20.14               39.21 c   596.28 r
  fifo0/N104 (net)                              1         8.40                          0.00     596.28 r
  fifo0/route19/a (d04inn00yduo7)                                  20.19                0.72 c   597.00 r
  fifo0/route19/o1 (d04inn00yduo7)                                 15.16                9.99 c   606.99 f
  fifo0/n6509 (net)                             5        27.24                          0.00     606.99 f
  fifo0/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)       23.63                9.10 c   616.08 f
  data arrival time                                                                              616.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.02     784.02
  clock reconvergence pessimism                                                         0.00     784.02
  clock uncertainty                                                                   -50.00     734.02
  fifo0/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                           0.00     734.02 r
  clock gating setup time                                                             -57.41     676.61
  data required time                                                                             676.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.61
  data arrival time                                                                             -616.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.52


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/U197/a (d04non02yn0e0)                                    102.76                1.23 &   567.83 r
  fifo0/U197/o1 (d04non02yn0e0)                                    41.09               32.49 c   600.32 f
  fifo0/N133 (net)                              5        13.23                          0.00     600.32 f
  fifo0/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)        44.63                6.91 c   607.23 f
  data arrival time                                                                              607.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.69     784.69
  clock reconvergence pessimism                                                         0.00     784.69
  clock uncertainty                                                                   -50.00     734.69
  fifo0/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                            0.00     734.69 r
  clock gating setup time                                                             -66.93     667.76
  data required time                                                                             667.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.76
  data arrival time                                                                             -607.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.53


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U605/b (d04non02yd0f0)                                    101.11                2.73 c   534.79 r
  fifo1/U605/o1 (d04non02yd0f0)                                    49.67               37.63 c   572.42 f
  fifo1/N112 (net)                              5        18.69                          0.00     572.42 f
  fifo1/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0i0)       65.57               25.75 c   598.17 f
  data arrival time                                                                              598.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.51     784.51
  clock reconvergence pessimism                                                         0.00     784.51
  clock uncertainty                                                                   -50.00     734.51
  fifo1/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0i0)                           0.00     734.51 r
  clock gating setup time                                                             -75.49     659.02
  data required time                                                                             659.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.02
  data arrival time                                                                             -598.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     60.85


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_31__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U421/a (d04non02yn0b5)                                     21.15                2.33 c   534.83 f
  fifo1/U421/o1 (d04non02yn0b5)                                    18.06               13.93     548.76 r
  fifo1/n2092 (net)                             1         0.53                          0.00     548.76 r
  fifo1/U102/a (d04inn00wn0a5)                                     18.06                0.06 &   548.82 r
  fifo1/U102/o1 (d04inn00wn0a5)                                    13.69               21.10     569.91 f
  fifo1/n2037 (net)                             1         0.90                          0.00     569.91 f
  fifo1/U11/a (d04nab02yn0d0)                                      13.69                0.21 &   570.13 f
  fifo1/U11/out (d04nab02yn0d0)                                    16.87               33.01     603.14 f
  fifo1/n4 (net)                                1         3.23                          0.00     603.14 f
  fifo1/place357/a (d04inn00ynuf5)                                 16.87                1.17 &   604.31 f
  fifo1/place357/o1 (d04inn00ynuf5)                                30.46               19.64 c   623.95 r
  fifo1/n2052 (net)                             5        22.80                          0.00     623.95 r
  fifo1/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)       35.54                8.03 c   631.98 r
  data arrival time                                                                              631.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.57     787.57
  clock reconvergence pessimism                                                         0.00     787.57
  clock uncertainty                                                                   -50.00     737.57
  fifo1/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                           0.00     737.57 r
  clock gating setup time                                                             -44.55     693.02
  data required time                                                                             693.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.02
  data arrival time                                                                             -631.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     61.04


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U604/a (d04non02yn0e0)                                    118.05                2.71 &   557.15 r
  fifo0/U604/o1 (d04non02yn0e0)                                    46.86               36.13 c   593.28 f
  fifo0/N128 (net)                              5        15.30                          0.00     593.28 f
  fifo0/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0h0)        48.23                3.00 c   596.28 f
  data arrival time                                                                              596.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.51     773.51
  clock reconvergence pessimism                                                         0.00     773.51
  clock uncertainty                                                                   -50.00     723.51
  fifo0/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0h0)                            0.00     723.51 r
  clock gating setup time                                                             -65.98     657.54
  data required time                                                                             657.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             657.54
  data arrival time                                                                             -596.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     61.25


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0i0)        64.26               31.59 c   629.54 r
  data arrival time                                                                              629.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.89     792.89
  clock reconvergence pessimism                                                         0.00     792.89
  clock uncertainty                                                                   -50.00     742.89
  fifo2/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0i0)                            0.00     742.89 r
  clock gating setup time                                                             -51.78     691.12
  data required time                                                                             691.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.12
  data arrival time                                                                             -629.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     61.58


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U421/a (d04non02yd0f0)                                    118.05                2.37 &   556.81 r
  fifo0/U421/o1 (d04non02yd0f0)                                    47.80               38.50 c   595.32 f
  fifo0/N112 (net)                              5        15.80                          0.00     595.32 f
  fifo0/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0i0)         50.51                5.34 c   600.65 f
  data arrival time                                                                              600.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.95     782.95
  clock reconvergence pessimism                                                         0.00     782.95
  clock uncertainty                                                                   -50.00     732.95
  fifo0/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0i0)                             0.00     732.95 r
  clock gating setup time                                                             -70.52     662.43
  data required time                                                                             662.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.43
  data arrival time                                                                             -600.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     61.78


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U143/a (d04non02yn0c5)                                     38.63                0.60 &   555.96 r
  fifo1/U143/o1 (d04non02yn0c5)                                    17.55               18.02     573.98 f
  fifo1/N115 (net)                              1         2.89                          0.00     573.98 f
  fifo1/route39/a (d04bfn00yduk0)                                  17.55                0.75 &   574.73 f
  fifo1/route39/o (d04bfn00yduk0)                                  11.28               22.41 c   597.13 f
  fifo1/n6235 (net)                             5        22.55                          0.00     597.13 f
  fifo1/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0j0)         35.54               11.58 c   608.71 f
  data arrival time                                                                              608.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.05     775.05
  clock reconvergence pessimism                                                         0.00     775.05
  clock uncertainty                                                                   -50.00     725.05
  fifo1/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0j0)                             0.00     725.05 r
  clock gating setup time                                                             -54.04     671.02
  data required time                                                                             671.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.02
  data arrival time                                                                             -608.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.30


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U26/b (d04non02yd0f7)                                     100.95                2.46 c   534.51 r
  fifo1/U26/o1 (d04non02yd0f7)                                     51.52               38.21 c   572.72 f
  fifo1/N104 (net)                              5        29.63                          0.00     572.72 f
  fifo1/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0i0)       62.91               22.00 c   594.72 f
  data arrival time                                                                              594.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.94     782.94
  clock reconvergence pessimism                                                         0.00     782.94
  clock uncertainty                                                                   -50.00     732.94
  fifo1/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0i0)                           0.00     732.94 r
  clock gating setup time                                                             -75.69     657.24
  data required time                                                                             657.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             657.24
  data arrival time                                                                             -594.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.52


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_0__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U218/a (d04inn00wn0a5)                                     30.51                0.77 &   511.31 f
  fifo1/U218/o1 (d04inn00wn0a5)                                    55.62               67.25     578.56 r
  fifo1/n2016 (net)                             1         2.62                          0.00     578.56 r
  fifo1/U268/a (d04non02yd0f0)                                     55.62                0.75 &   579.31 r
  fifo1/U268/o1 (d04non02yd0f0)                                    33.91               28.20 c   607.51 f
  fifo1/N133 (net)                              5        13.96                          0.00     607.51 f
  fifo1/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0g0)          36.23                4.97 c   612.48 f
  data arrival time                                                                              612.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.61     783.61
  clock reconvergence pessimism                                                         0.00     783.61
  clock uncertainty                                                                   -50.00     733.61
  fifo1/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0g0)                              0.00     733.61 r
  clock gating setup time                                                             -58.40     675.21
  data required time                                                                             675.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.21
  data arrival time                                                                             -612.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.73


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U143/a (d04non02yn0c5)                                     38.63                0.60 &   555.96 r
  fifo1/U143/o1 (d04non02yn0c5)                                    17.55               18.02     573.98 f
  fifo1/N115 (net)                              1         2.89                          0.00     573.98 f
  fifo1/route39/a (d04bfn00yduk0)                                  17.55                0.75 &   574.73 f
  fifo1/route39/o (d04bfn00yduk0)                                  11.28               22.41 c   597.13 f
  fifo1/n6235 (net)                             5        22.55                          0.00     597.13 f
  fifo1/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0e0)       32.04                8.69 c   605.83 f
  data arrival time                                                                              605.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.16     774.16
  clock reconvergence pessimism                                                         0.00     774.16
  clock uncertainty                                                                   -50.00     724.16
  fifo1/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0e0)                           0.00     724.16 r
  clock gating setup time                                                             -55.58     668.58
  data required time                                                                             668.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.58
  data arrival time                                                                             -605.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.75


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U29/a (d04non02yd0h5)                                     119.89                4.01 c   544.63 r
  fifo1/U29/o1 (d04non02yd0h5)                                     47.57               35.35 c   579.98 f
  fifo1/N108 (net)                              5        28.78                          0.00     579.98 f
  fifo1/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0b0)       55.92               17.18 c   597.17 f
  data arrival time                                                                              597.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.39     778.39
  clock reconvergence pessimism                                                         0.00     778.39
  clock uncertainty                                                                   -50.00     728.39
  fifo1/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0b0)                           0.00     728.39 r
  clock gating setup time                                                             -68.44     659.95
  data required time                                                                             659.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.95
  data arrival time                                                                             -597.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     62.78


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U291/a (d04inn00wn0a5)                                     29.05                0.43 &   487.78 f
  fifo1/U291/o1 (d04inn00wn0a5)                                    67.73               75.79     563.58 r
  fifo1/n10 (net)                               1         3.37                          0.00     563.58 r
  fifo1/U292/b (d04non02yd0f7)                                     67.73                0.38 &   563.96 r
  fifo1/U292/o1 (d04non02yd0f7)                                    39.24               32.22 c   596.18 f
  fifo1/N103 (net)                              5        22.94                          0.00     596.18 f
  fifo1/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0g0)       41.99                3.72 c   599.90 f
  data arrival time                                                                              599.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.96     774.96
  clock reconvergence pessimism                                                         0.00     774.96
  clock uncertainty                                                                   -50.00     724.96
  fifo1/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0g0)                           0.00     724.96 r
  clock gating setup time                                                             -61.77     663.20
  data required time                                                                             663.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             663.20
  data arrival time                                                                             -599.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     63.30


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U291/a (d04inn00wn0a5)                                     29.05                0.43 &   487.78 f
  fifo1/U291/o1 (d04inn00wn0a5)                                    67.73               75.79     563.58 r
  fifo1/n10 (net)                               1         3.37                          0.00     563.58 r
  fifo1/U292/b (d04non02yd0f7)                                     67.73                0.38 &   563.96 r
  fifo1/U292/o1 (d04non02yd0f7)                                    39.24               32.22 c   596.18 f
  fifo1/N103 (net)                              5        22.94                          0.00     596.18 f
  fifo1/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0e0)         41.98                3.85 c   600.03 f
  data arrival time                                                                              600.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.47     773.47
  clock reconvergence pessimism                                                         0.00     773.47
  clock uncertainty                                                                   -50.00     723.47
  fifo1/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0e0)                             0.00     723.47 r
  clock gating setup time                                                             -59.95     663.52
  data required time                                                                             663.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             663.52
  data arrival time                                                                             -600.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     63.49


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0h0)        30.74               14.29 c   633.86 f
  data arrival time                                                                              633.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.95     807.95
  clock reconvergence pessimism                                                         0.00     807.95
  clock uncertainty                                                                   -50.00     757.95
  fifo2/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0h0)                            0.00     757.95 r
  clock gating setup time                                                             -60.50     697.45
  data required time                                                                             697.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.45
  data arrival time                                                                             -633.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     63.59


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U29/a (d04non02yd0h5)                                     119.89                4.01 c   544.63 r
  fifo1/U29/o1 (d04non02yd0h5)                                     47.57               35.35 c   579.98 f
  fifo1/N108 (net)                              5        28.78                          0.00     579.98 f
  fifo1/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0i0)       55.77               15.78 c   595.76 f
  data arrival time                                                                              595.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.90     782.90
  clock reconvergence pessimism                                                         0.00     782.90
  clock uncertainty                                                                   -50.00     732.90
  fifo1/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0i0)                           0.00     732.90 r
  clock gating setup time                                                             -73.50     659.40
  data required time                                                                             659.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.40
  data arrival time                                                                             -595.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     63.64


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_21__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U421/a (d04non02yd0f0)                                    118.05                2.37 &   556.81 r
  fifo0/U421/o1 (d04non02yd0f0)                                    47.80               38.50 c   595.32 f
  fifo0/N112 (net)                              5        15.80                          0.00     595.32 f
  fifo0/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0h0)       51.22                5.98 c   601.29 f
  data arrival time                                                                              601.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.74     784.74
  clock reconvergence pessimism                                                         0.00     784.74
  clock uncertainty                                                                   -50.00     734.74
  fifo0/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0h0)                           0.00     734.74 r
  clock gating setup time                                                             -69.71     665.03
  data required time                                                                             665.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.03
  data arrival time                                                                             -601.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     63.74


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_0__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/U197/a (d04non02yn0e0)                                    102.76                1.23 &   567.83 r
  fifo0/U197/o1 (d04non02yn0e0)                                    41.09               32.49 c   600.32 f
  fifo0/N133 (net)                              5        13.23                          0.00     600.32 f
  fifo0/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)        42.76                4.09 c   604.41 f
  data arrival time                                                                              604.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.27     783.27
  clock reconvergence pessimism                                                         0.00     783.27
  clock uncertainty                                                                   -50.00     733.27
  fifo0/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                            0.00     733.27 r
  clock gating setup time                                                             -64.80     668.47
  data required time                                                                             668.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.47
  data arrival time                                                                             -604.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     64.06


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_18__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U143/a (d04non02yn0c5)                                     38.63                0.60 &   555.96 r
  fifo1/U143/o1 (d04non02yn0c5)                                    17.55               18.02     573.98 f
  fifo1/N115 (net)                              1         2.89                          0.00     573.98 f
  fifo1/route39/a (d04bfn00yduk0)                                  17.55                0.75 &   574.73 f
  fifo1/route39/o (d04bfn00yduk0)                                  11.28               22.41 c   597.13 f
  fifo1/n6235 (net)                             5        22.55                          0.00     597.13 f
  fifo1/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0h0)       25.69               11.69 c   608.83 f
  data arrival time                                                                              608.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.56     778.56
  clock reconvergence pessimism                                                         0.00     778.56
  clock uncertainty                                                                   -50.00     728.56
  fifo1/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0h0)                           0.00     728.56 r
  clock gating setup time                                                             -55.49     673.07
  data required time                                                                             673.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.07
  data arrival time                                                                             -608.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     64.24


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U598/b (d04non02yd0f0)                                     33.68                5.98 c   546.58 f
  fifo0/U598/o1 (d04non02yd0f0)                                    66.56               42.67 c   589.25 r
  fifo0/N114 (net)                              5        18.04                          0.00     589.25 r
  fifo0/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0i0)       71.00               15.74 c   604.99 r
  data arrival time                                                                              604.99

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.04     772.04
  clock reconvergence pessimism                                                         0.00     772.04
  clock uncertainty                                                                   -50.00     722.04
  fifo0/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0i0)                           0.00     722.04 r
  clock gating setup time                                                             -52.60     669.44
  data required time                                                                             669.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.44
  data arrival time                                                                             -604.99
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     64.45


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/route15/a (d04orn02yn0c0)                                  33.60                5.86 c   546.45 f
  fifo0/route15/o (d04orn02yn0c0)                                  11.82               31.27     577.72 f
  fifo0/N110 (net)                              1         3.84                          0.00     577.72 f
  fifo0/route17/a (d04inn00ydui0)                                  11.82                0.79 &   578.51 f
  fifo0/route17/o1 (d04inn00ydui0)                                 27.25               15.89 c   594.40 r
  fifo0/n6508 (net)                             5        26.19                          0.00     594.40 r
  fifo0/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)       53.63               26.69 c   621.09 r
  data arrival time                                                                              621.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.43     785.43
  clock reconvergence pessimism                                                         0.00     785.43
  clock uncertainty                                                                   -50.00     735.43
  fifo0/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                           0.00     735.43 r
  clock gating setup time                                                             -49.88     685.55
  data required time                                                                             685.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.55
  data arrival time                                                                             -621.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     64.46


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U600/a (d04non02yn0f0)                                    119.39                3.33 c   543.96 r
  fifo1/U600/o1 (d04non02yn0f0)                                    52.63               40.41 c   584.36 f
  fifo1/N132 (net)                              5        18.38                          0.00     584.36 f
  fifo1/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0c0)        56.07                6.82 c   591.18 f
  data arrival time                                                                              591.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.23     776.23
  clock reconvergence pessimism                                                         0.00     776.23
  clock uncertainty                                                                   -50.00     726.23
  fifo1/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0c0)                            0.00     726.23 r
  clock gating setup time                                                             -70.37     655.86
  data required time                                                                             655.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             655.86
  data arrival time                                                                             -591.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     64.68


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/post_place375/b (d04non02yd0f7)                           102.76                1.28 &   567.87 r
  fifo0/post_place375/o1 (d04non02yd0f7)                           32.96               27.56 c   595.44 f
  fifo0/n2904 (net)                             5        11.84                          0.00     595.44 f
  fifo0/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0i0)       33.41                0.91 c   596.35 f
  data arrival time                                                                              596.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.58     773.58
  clock reconvergence pessimism                                                         0.00     773.58
  clock uncertainty                                                                   -50.00     723.58
  fifo0/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0i0)                           0.00     723.58 r
  clock gating setup time                                                             -62.14     661.44
  data required time                                                                             661.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.44
  data arrival time                                                                             -596.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.10


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U600/a (d04non02yn0f0)                                    119.39                3.33 c   543.96 r
  fifo1/U600/o1 (d04non02yn0f0)                                    52.63               40.41 c   584.36 f
  fifo1/N132 (net)                              5        18.38                          0.00     584.36 f
  fifo1/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0h0)        59.97               18.15 c   602.52 f
  data arrival time                                                                              602.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.40     791.40
  clock reconvergence pessimism                                                         0.00     791.40
  clock uncertainty                                                                   -50.00     741.40
  fifo1/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0h0)                            0.00     741.40 r
  clock gating setup time                                                             -73.77     667.63
  data required time                                                                             667.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.63
  data arrival time                                                                             -602.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.12


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_31__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/U1486/a (d04inn00yn0a5)                                    48.58                2.22 c   497.42 f
  fifo2/U1486/o1 (d04inn00yn0a5)                                   25.34               31.21     528.64 r
  fifo2/n3486 (net)                             2         1.42                          0.00     528.64 r
  fifo2/U11/b (d04nab02wn0b0)                                      25.34                0.08 &   528.72 r
  fifo2/U11/out (d04nab02wn0b0)                                    26.26               34.89     563.62 f
  fifo2/n3667 (net)                             1         0.88                          0.00     563.62 f
  fifo2/U10/a (d04nab02yn0c0)                                      26.26                0.15 &   563.77 f
  fifo2/U10/out (d04nab02yn0c0)                                    16.09               33.60     597.37 f
  fifo2/n3671 (net)                             1         1.99                          0.00     597.37 f
  fifo2/U13/a (d04nab02yn0f0)                                      16.09                0.86 &   598.23 f
  fifo2/U13/out (d04nab02yn0f0)                                    18.29               27.94 c   626.16 f
  fifo2/n3665 (net)                             1         4.96                          0.00     626.16 f
  fifo2/place990/a (d04inn00ynuh5)                                 19.10                2.00 c   628.16 f
  fifo2/place990/o1 (d04inn00ynuh5)                                22.76               14.54 c   642.71 r
  fifo2/n4141 (net)                             9        26.19                          0.00     642.71 r
  fifo2/clk_gate_data_mem_reg_31__6_latch/en (d04cgc01nd0h0)       36.50               12.81 c   655.52 r
  data arrival time                                                                              655.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    315.75     815.75
  clock reconvergence pessimism                                                         0.00     815.75
  clock uncertainty                                                                   -50.00     765.75
  fifo2/clk_gate_data_mem_reg_31__6_latch/clk (d04cgc01nd0h0)                           0.00     765.75 r
  clock gating setup time                                                             -44.94     720.82
  data required time                                                                             720.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             720.82
  data arrival time                                                                             -655.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.30


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/post_place255/b (d04non02yn0d5)                           100.67                2.02 c   534.08 r
  fifo1/post_place255/o1 (d04non02yn0d5)                           42.55               35.89 c   569.97 f
  fifo1/n2622 (net)                             4        10.93                          0.00     569.97 f
  fifo1/route35/a (d04bfn00ynud5)                                  43.59                1.72 c   571.69 f
  fifo1/route35/o (d04bfn00ynud5)                                  16.98               29.49 c   601.18 f
  fifo1/n6229 (net)                             2         9.08                          0.00     601.18 f
  fifo1/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)         26.29                7.26 c   608.44 f
  data arrival time                                                                              608.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.61     781.61
  clock reconvergence pessimism                                                         0.00     781.61
  clock uncertainty                                                                   -50.00     731.61
  fifo1/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                             0.00     731.61 r
  clock gating setup time                                                             -57.45     674.16
  data required time                                                                             674.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.16
  data arrival time                                                                             -608.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.72


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0h0)       31.22               14.62 c   617.34 f
  data arrival time                                                                              617.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.99     793.99
  clock reconvergence pessimism                                                         0.00     793.99
  clock uncertainty                                                                   -50.00     743.99
  fifo2/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0h0)                           0.00     743.99 r
  clock gating setup time                                                             -60.85     683.14
  data required time                                                                             683.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.14
  data arrival time                                                                             -617.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.80


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__4_latch/en (d04cgc01nd0h0)        62.62               26.32 c   624.27 r
  data arrival time                                                                              624.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.67     791.67
  clock reconvergence pessimism                                                         0.00     791.67
  clock uncertainty                                                                   -50.00     741.67
  fifo2/clk_gate_data_mem_reg_5__4_latch/clk (d04cgc01nd0h0)                            0.00     741.67 r
  clock gating setup time                                                             -51.45     690.22
  data required time                                                                             690.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.22
  data arrival time                                                                             -624.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     65.95


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/U290/a (d04non02yd0c5)                                     25.08                0.79 &   457.36 r
  fifo0/U290/o1 (d04non02yd0c5)                                    28.40               16.30     473.67 f
  fifo0/n3600 (net)                             4         3.29                          0.00     473.67 f
  fifo0/U291/a (d04inn00wn0a5)                                     28.40                0.21 &   473.88 f
  fifo0/U291/o1 (d04inn00wn0a5)                                    26.32               41.24     515.12 r
  fifo0/n12 (net)                               1         0.91                          0.00     515.12 r
  fifo0/place79/b (d04orn02yn0c0)                                  26.32                0.11 &   515.23 r
  fifo0/place79/o (d04orn02yn0c0)                                  17.57               33.71     548.94 r
  fifo0/n2208 (net)                             1         3.26                          0.00     548.94 r
  fifo0/place407/a (d04inn00ynuf5)                                 17.57                0.49 &   549.43 r
  fifo0/place407/o1 (d04inn00ynuf5)                                29.06               15.97 c   565.40 f
  fifo0/n2086 (net)                             5        29.74                          0.00     565.40 f
  fifo0/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0h0)       50.27               26.98 c   592.39 f
  data arrival time                                                                              592.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.94     773.94
  clock reconvergence pessimism                                                         0.00     773.94
  clock uncertainty                                                                   -50.00     723.94
  fifo0/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0h0)                           0.00     723.94 r
  clock gating setup time                                                             -65.52     658.41
  data required time                                                                             658.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             658.41
  data arrival time                                                                             -592.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     66.03


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__5_latch/en (d04cgc01nd0h0)       77.93               23.92 c   631.41 r
  data arrival time                                                                              631.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.44     802.44
  clock reconvergence pessimism                                                         0.00     802.44
  clock uncertainty                                                                   -50.00     752.44
  fifo2/clk_gate_data_mem_reg_18__5_latch/clk (d04cgc01nd0h0)                           0.00     752.44 r
  clock gating setup time                                                             -54.21     698.24
  data required time                                                                             698.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.24
  data arrival time                                                                             -631.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     66.83


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_30__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U530/a (d04inn00wn0a5)                                     51.85                2.09 c   549.18 r
  fifo2/U530/o1 (d04inn00wn0a5)                                    27.54               43.52     592.71 f
  fifo2/n3794 (net)                             1         1.53                          0.00     592.71 f
  fifo2/U764/a (d04orn02yd0f7)                                     27.54                0.20 &   592.90 f
  fifo2/U764/o (d04orn02yd0f7)                                     13.81               38.61 c   631.51 f
  fifo2/n3793 (net)                             1         8.95                          0.00     631.51 f
  fifo2/place893/a (d04inn00yduq0)                                 13.86                0.59 c   632.10 f
  fifo2/place893/o1 (d04inn00yduq0)                                14.08               10.01 c   642.11 r
  fifo2/n4006 (net)                             9        39.35                          0.00     642.11 r
  fifo2/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)       30.80                6.25 c   648.36 r
  data arrival time                                                                              648.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.44     808.44
  clock reconvergence pessimism                                                         0.00     808.44
  clock uncertainty                                                                   -50.00     758.44
  fifo2/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                           0.00     758.44 r
  clock gating setup time                                                             -43.25     715.19
  data required time                                                                             715.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             715.19
  data arrival time                                                                             -648.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     66.83


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U109/b (d04non02yn0d5)                                     16.22                3.75 c   548.44 f
  fifo1/U109/o1 (d04non02yn0d5)                                    27.73               23.13 c   571.57 r
  fifo1/N129 (net)                              3         6.46                          0.00     571.57 r
  fifo1/clk_gate_data_mem_reg_4__0_latch/en (d04cgc01nd0c0)        28.06                0.59 c   572.16 r
  data arrival time                                                                              572.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    227.59     727.59
  clock reconvergence pessimism                                                         0.00     727.59
  clock uncertainty                                                                   -50.00     677.59
  fifo1/clk_gate_data_mem_reg_4__0_latch/clk (d04cgc01nd0c0)                            0.00     677.59 r
  clock gating setup time                                                             -38.56     639.03
  data required time                                                                             639.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             639.03
  data arrival time                                                                             -572.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     66.87


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U598/b (d04non02yd0f0)                                     33.68                5.98 c   546.58 f
  fifo0/U598/o1 (d04non02yd0f0)                                    66.56               42.67 c   589.25 r
  fifo0/N114 (net)                              5        18.04                          0.00     589.25 r
  fifo0/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0g0)       71.48               17.22 c   606.47 r
  data arrival time                                                                              606.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.48     774.48
  clock reconvergence pessimism                                                         0.00     774.48
  clock uncertainty                                                                   -50.00     724.48
  fifo0/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0g0)                           0.00     724.48 r
  clock gating setup time                                                             -50.60     673.88
  data required time                                                                             673.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.88
  data arrival time                                                                             -606.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.41


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__4_latch/en (d04cgc01nd0i0)        64.59               26.49 c   614.59 r
  data arrival time                                                                              614.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.10     783.10
  clock reconvergence pessimism                                                         0.00     783.10
  clock uncertainty                                                                   -50.00     733.10
  fifo2/clk_gate_data_mem_reg_6__4_latch/clk (d04cgc01nd0i0)                            0.00     733.10 r
  clock gating setup time                                                             -51.08     682.02
  data required time                                                                             682.02
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.02
  data arrival time                                                                             -614.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.42


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U198/a (d04inn00ln0b3)                                     29.05                0.40 &   487.76 f
  fifo1/U198/o1 (d04inn00ln0b3)                                    28.37               41.20     528.96 r
  fifo1/n1976 (net)                             1         1.92                          0.00     528.96 r
  fifo1/U135/a (d04non02yn0d5)                                     28.37                0.42 &   529.38 r
  fifo1/U135/o1 (d04non02yn0d5)                                    14.41               12.98     542.36 f
  fifo1/N111 (net)                              1         2.88                          0.00     542.36 f
  fifo1/route1108/a (d04bfn00yduk0)                                14.41                0.48 &   542.84 f
  fifo1/route1108/o (d04bfn00yduk0)                                10.90               21.53 c   564.38 f
  fifo1/n7320 (net)                             3        15.74                          0.00     564.38 f
  fifo1/route1109/a (d04bfn00ynud5)                                21.66               11.20 c   575.58 f
  fifo1/route1109/o (d04bfn00ynud5)                                19.66               25.94 c   601.52 f
  fifo1/n7321 (net)                             3        11.59                          0.00     601.52 f
  fifo1/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0h0)       30.71               14.60 c   616.12 f
  data arrival time                                                                              616.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.58     796.58
  clock reconvergence pessimism                                                         0.00     796.58
  clock uncertainty                                                                   -50.00     746.58
  fifo1/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0h0)                           0.00     746.58 r
  clock gating setup time                                                             -62.98     683.61
  data required time                                                                             683.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.61
  data arrival time                                                                             -616.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.49


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0h0)       69.30               12.53 c   620.01 r
  data arrival time                                                                              620.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.13     790.13
  clock reconvergence pessimism                                                         0.00     790.13
  clock uncertainty                                                                   -50.00     740.13
  fifo2/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0h0)                           0.00     740.13 r
  clock gating setup time                                                             -52.46     687.67
  data required time                                                                             687.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.67
  data arrival time                                                                             -620.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.66


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)       59.18               17.48 c   615.51 r
  data arrival time                                                                              615.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.03     783.03
  clock reconvergence pessimism                                                         0.00     783.03
  clock uncertainty                                                                   -50.00     733.03
  fifo2/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                           0.00     733.03 r
  clock gating setup time                                                             -49.80     683.23
  data required time                                                                             683.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.23
  data arrival time                                                                             -615.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.71


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U600/a (d04non02yn0f0)                                    119.39                3.33 c   543.96 r
  fifo1/U600/o1 (d04non02yn0f0)                                    52.63               40.41 c   584.36 f
  fifo1/N132 (net)                              5        18.38                          0.00     584.36 f
  fifo1/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0h0)        55.84                6.36 c   590.72 f
  data arrival time                                                                              590.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.30     773.30
  clock reconvergence pessimism                                                         0.00     773.30
  clock uncertainty                                                                   -50.00     723.30
  fifo1/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0h0)                            0.00     723.30 r
  clock gating setup time                                                             -64.85     658.45
  data required time                                                                             658.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             658.45
  data arrival time                                                                             -590.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.73


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0c0)        64.65               26.62 c   614.73 r
  data arrival time                                                                              614.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.67     782.67
  clock reconvergence pessimism                                                         0.00     782.67
  clock uncertainty                                                                   -50.00     732.67
  fifo2/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0c0)                            0.00     732.67 r
  clock gating setup time                                                             -50.06     682.61
  data required time                                                                             682.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.61
  data arrival time                                                                             -614.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     67.88


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/post_place375/b (d04non02yd0f7)                           102.76                1.28 &   567.87 r
  fifo0/post_place375/o1 (d04non02yd0f7)                           32.96               27.56 c   595.44 f
  fifo0/n2904 (net)                             5        11.84                          0.00     595.44 f
  fifo0/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)       35.18                4.38 c   599.82 f
  data arrival time                                                                              599.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.58     780.58
  clock reconvergence pessimism                                                         0.00     780.58
  clock uncertainty                                                                   -50.00     730.58
  fifo0/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                           0.00     730.58 r
  clock gating setup time                                                             -62.32     668.25
  data required time                                                                             668.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.25
  data arrival time                                                                             -599.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     68.43


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/route38/a (d04orn02yn0b0)                                 119.41                3.33 c   543.95 r
  fifo1/route38/o (d04orn02yn0b0)                                  23.86               33.21     577.16 r
  fifo1/N116 (net)                              1         2.34                          0.00     577.16 r
  fifo1/route33/a (d04inn00ynue3)                                  23.86                0.55 &   577.71 r
  fifo1/route33/o1 (d04inn00ynue3)                                 35.36               22.30 c   600.01 f
  fifo1/n6234 (net)                             5        25.90                          0.00     600.01 f
  fifo1/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)       39.84                5.90 c   605.91 f
  data arrival time                                                                              605.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.05     788.05
  clock reconvergence pessimism                                                         0.00     788.05
  clock uncertainty                                                                   -50.00     738.05
  fifo1/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                           0.00     738.05 r
  clock gating setup time                                                             -63.62     674.42
  data required time                                                                             674.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.42
  data arrival time                                                                             -605.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     68.51


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U26/b (d04non02yd0f7)                                     100.95                2.46 c   534.51 r
  fifo1/U26/o1 (d04non02yd0f7)                                     51.52               38.21 c   572.72 f
  fifo1/N104 (net)                              5        29.63                          0.00     572.72 f
  fifo1/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)       69.74               21.73 c   594.46 f
  data arrival time                                                                              594.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.20     790.20
  clock reconvergence pessimism                                                         0.00     790.20
  clock uncertainty                                                                   -50.00     740.20
  fifo1/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                           0.00     740.20 r
  clock gating setup time                                                             -77.20     663.00
  data required time                                                                             663.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             663.00
  data arrival time                                                                             -594.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     68.55


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__7_latch/en (d04cgc01nd0h0)        42.32               15.70 c   628.39 r
  data arrival time                                                                              628.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.30     792.30
  clock reconvergence pessimism                                                         0.00     792.30
  clock uncertainty                                                                   -50.00     742.30
  fifo2/clk_gate_data_mem_reg_1__7_latch/clk (d04cgc01nd0h0)                            0.00     742.30 r
  clock gating setup time                                                             -45.09     697.21
  data required time                                                                             697.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.21
  data arrival time                                                                             -628.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     68.82


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U199/b (d04nan02wn0c0)                                     14.81                0.40 c   521.23 r
  fifo0/U199/o1 (d04nan02wn0c0)                                    11.52               20.74     541.97 f
  fifo0/n1999 (net)                             1         1.07                          0.00     541.97 f
  fifo0/U379/a (d04nab02yn0d0)                                     11.52                0.30 &   542.26 f
  fifo0/U379/out (d04nab02yn0d0)                                   15.23               29.96     572.22 f
  fifo0/n2153 (net)                             1         2.53                          0.00     572.22 f
  fifo0/place571/a (d04inn00yd0f7)                                 15.23                0.47 &   572.69 f
  fifo0/place571/o1 (d04inn00yd0f7)                                34.38               24.42 c   597.12 r
  fifo0/n2348 (net)                             5        19.68                          0.00     597.12 r
  fifo0/clk_gate_data_mem_reg_31__1_latch/en (d04cgc01nd0h0)       42.38               12.81 c   609.93 r
  data arrival time                                                                              609.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.29     775.29
  clock reconvergence pessimism                                                         0.00     775.29
  clock uncertainty                                                                   -50.00     725.29
  fifo0/clk_gate_data_mem_reg_31__1_latch/clk (d04cgc01nd0h0)                           0.00     725.29 r
  clock gating setup time                                                             -46.29     679.00
  data required time                                                                             679.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.00
  data arrival time                                                                             -609.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     69.07


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0h0)       48.47               15.64 c   611.14 f
  data arrival time                                                                              611.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.35     798.35
  clock reconvergence pessimism                                                         0.00     798.35
  clock uncertainty                                                                   -50.00     748.35
  fifo2/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0h0)                           0.00     748.35 r
  clock gating setup time                                                             -67.96     680.39
  data required time                                                                             680.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.39
  data arrival time                                                                             -611.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     69.25


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U591/b (d04nob02yd0g0)                                     16.81                4.90 c   549.59 f
  fifo1/U591/out (d04nob02yd0g0)                                   58.09               34.57 c   584.16 r
  fifo1/N131 (net)                              5        27.12                          0.00     584.16 r
  fifo1/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0i0)        70.21               29.88 c   614.04 r
  data arrival time                                                                              614.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.92     787.92
  clock reconvergence pessimism                                                         0.00     787.92
  clock uncertainty                                                                   -50.00     737.92
  fifo1/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0i0)                            0.00     737.92 r
  clock gating setup time                                                             -54.01     683.91
  data required time                                                                             683.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.91
  data arrival time                                                                             -614.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     69.87


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U600/a (d04non02yd0f7)                                    118.05                2.85 &   557.29 r
  fifo0/U600/o1 (d04non02yd0f7)                                    39.06               25.42 c   582.71 f
  fifo0/N120 (net)                              5        16.09                          0.00     582.71 f
  fifo0/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0g0)       44.68                9.47 c   592.19 f
  data arrival time                                                                              592.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.66     776.66
  clock reconvergence pessimism                                                         0.00     776.66
  clock uncertainty                                                                   -50.00     726.66
  fifo0/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0g0)                           0.00     726.66 r
  clock gating setup time                                                             -63.98     662.68
  data required time                                                                             662.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.68
  data arrival time                                                                             -592.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     70.49


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U26/b (d04non02yd0f7)                                     100.95                2.46 c   534.51 r
  fifo1/U26/o1 (d04non02yd0f7)                                     51.52               38.21 c   572.72 f
  fifo1/N104 (net)                              5        29.63                          0.00     572.72 f
  fifo1/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)       72.49               28.40 c   601.12 f
  data arrival time                                                                              601.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.72     798.72
  clock reconvergence pessimism                                                         0.00     798.72
  clock uncertainty                                                                   -50.00     748.72
  fifo1/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                           0.00     748.72 r
  clock gating setup time                                                             -77.07     671.65
  data required time                                                                             671.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.65
  data arrival time                                                                             -601.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     70.53


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__6_latch/en (d04cgc01nd0h0)       82.45               38.19 c   599.94 f
  data arrival time                                                                              599.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    297.78     797.78
  clock reconvergence pessimism                                                         0.00     797.78
  clock uncertainty                                                                   -50.00     747.78
  fifo2/clk_gate_data_mem_reg_24__6_latch/clk (d04cgc01nd0h0)                           0.00     747.78 r
  clock gating setup time                                                             -76.42     671.37
  data required time                                                                             671.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.37
  data arrival time                                                                             -599.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     71.43


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U370/a (d04non02yd0f0)                                    118.59                2.24 c   542.87 r
  fifo1/U370/o1 (d04non02yd0f0)                                    54.20               41.44 c   584.31 f
  fifo1/N124 (net)                              5        19.28                          0.00     584.31 f
  fifo1/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)        59.56               13.06 c   597.36 f
  data arrival time                                                                              597.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.49     792.49
  clock reconvergence pessimism                                                         0.00     792.49
  clock uncertainty                                                                   -50.00     742.49
  fifo1/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                            0.00     742.49 r
  clock gating setup time                                                             -73.39     669.09
  data required time                                                                             669.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.09
  data arrival time                                                                             -597.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     71.73


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U29/a (d04non02yd0h5)                                     119.89                4.01 c   544.63 r
  fifo1/U29/o1 (d04non02yd0h5)                                     47.57               35.35 c   579.98 f
  fifo1/N108 (net)                              5        28.78                          0.00     579.98 f
  fifo1/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0h0)       52.78                8.39 c   588.37 f
  data arrival time                                                                              588.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.33     777.33
  clock reconvergence pessimism                                                         0.00     777.33
  clock uncertainty                                                                   -50.00     727.33
  fifo1/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0h0)                           0.00     727.33 r
  clock gating setup time                                                             -67.21     660.12
  data required time                                                                             660.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.12
  data arrival time                                                                             -588.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     71.75


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_1__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U600/a (d04non02yn0f0)                                    119.39                3.33 c   543.96 r
  fifo1/U600/o1 (d04non02yn0f0)                                    52.63               40.41 c   584.36 f
  fifo1/N132 (net)                              5        18.38                          0.00     584.36 f
  fifo1/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0i0)          55.77                6.36 c   590.73 f
  data arrival time                                                                              590.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.74     784.74
  clock reconvergence pessimism                                                         0.00     784.74
  clock uncertainty                                                                   -50.00     734.74
  fifo1/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0i0)                              0.00     734.74 r
  clock gating setup time                                                             -72.24     662.51
  data required time                                                                             662.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.51
  data arrival time                                                                             -590.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     71.78


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/place760/a (d04non02yd0h5)                                118.00                9.44 c   568.36 r
  fifo2/place760/o1 (d04non02yd0h5)                                31.53               19.23 c   587.58 f
  fifo2/n4346 (net)                             5        13.65                          0.00     587.58 f
  fifo2/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)       47.32               20.15 c   607.73 f
  data arrival time                                                                              607.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.16     798.16
  clock reconvergence pessimism                                                         0.00     798.16
  clock uncertainty                                                                   -50.00     748.16
  fifo2/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                           0.00     748.16 r
  clock gating setup time                                                             -68.16     680.00
  data required time                                                                             680.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.00
  data arrival time                                                                             -607.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     72.27


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U591/b (d04nob02yd0g0)                                     16.81                4.90 c   549.59 f
  fifo1/U591/out (d04nob02yd0g0)                                   58.09               34.57 c   584.16 r
  fifo1/N131 (net)                              5        27.12                          0.00     584.16 r
  fifo1/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0i0)        69.53               25.30 c   609.46 r
  data arrival time                                                                              609.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.71     784.71
  clock reconvergence pessimism                                                         0.00     784.71
  clock uncertainty                                                                   -50.00     734.71
  fifo1/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0i0)                            0.00     734.71 r
  clock gating setup time                                                             -52.82     681.89
  data required time                                                                             681.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.89
  data arrival time                                                                             -609.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     72.44


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__4_latch/en (d04cgc01nd0h0)        37.09               16.53 c   629.23 r
  data arrival time                                                                              629.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.55     796.55
  clock reconvergence pessimism                                                         0.00     796.55
  clock uncertainty                                                                   -50.00     746.55
  fifo2/clk_gate_data_mem_reg_1__4_latch/clk (d04cgc01nd0h0)                            0.00     746.55 r
  clock gating setup time                                                             -44.86     701.69
  data required time                                                                             701.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.69
  data arrival time                                                                             -629.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     72.46


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__6_latch/en (d04cgc01nd0h0)       75.00               25.76 c   633.24 r
  data arrival time                                                                              633.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.28     810.28
  clock reconvergence pessimism                                                         0.00     810.28
  clock uncertainty                                                                   -50.00     760.28
  fifo2/clk_gate_data_mem_reg_18__6_latch/clk (d04cgc01nd0h0)                           0.00     760.28 r
  clock gating setup time                                                             -54.30     705.98
  data required time                                                                             705.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.98
  data arrival time                                                                             -633.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     72.74


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U605/b (d04non02yd0f0)                                    101.11                2.73 c   534.79 r
  fifo1/U605/o1 (d04non02yd0f0)                                    49.67               37.63 c   572.42 f
  fifo1/N112 (net)                              5        18.69                          0.00     572.42 f
  fifo1/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0i0)       65.04               23.81 c   596.23 f
  data arrival time                                                                              596.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.11     791.11
  clock reconvergence pessimism                                                         0.00     791.11
  clock uncertainty                                                                   -50.00     741.11
  fifo1/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0i0)                           0.00     741.11 r
  clock gating setup time                                                             -72.01     669.11
  data required time                                                                             669.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.11
  data arrival time                                                                             -596.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     72.88


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__7_latch/en (d04cgc01nd0h0)       73.12               20.30 c   627.78 r
  data arrival time                                                                              627.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.54     803.54
  clock reconvergence pessimism                                                         0.00     803.54
  clock uncertainty                                                                   -50.00     753.54
  fifo2/clk_gate_data_mem_reg_18__7_latch/clk (d04cgc01nd0h0)                           0.00     753.54 r
  clock gating setup time                                                             -52.67     700.88
  data required time                                                                             700.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.88
  data arrival time                                                                             -627.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     73.10


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__6_latch/en (d04cgc01nd0h0)        45.41               22.07 c   634.76 r
  data arrival time                                                                              634.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    306.76     806.76
  clock reconvergence pessimism                                                         0.00     806.76
  clock uncertainty                                                                   -50.00     756.76
  fifo2/clk_gate_data_mem_reg_1__6_latch/clk (d04cgc01nd0h0)                            0.00     756.76 r
  clock gating setup time                                                             -48.26     708.51
  data required time                                                                             708.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.51
  data arrival time                                                                             -634.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     73.74


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/post_place375/b (d04non02yd0f7)                           102.76                1.28 &   567.87 r
  fifo0/post_place375/o1 (d04non02yd0f7)                           32.96               27.56 c   595.44 f
  fifo0/n2904 (net)                             5        11.84                          0.00     595.44 f
  fifo0/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)       34.02                2.50 c   597.93 f
  data arrival time                                                                              597.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.70     783.70
  clock reconvergence pessimism                                                         0.00     783.70
  clock uncertainty                                                                   -50.00     733.70
  fifo0/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                           0.00     733.70 r
  clock gating setup time                                                             -61.98     671.71
  data required time                                                                             671.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.71
  data arrival time                                                                             -597.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     73.78


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U109/b (d04non02yn0d5)                                     16.22                3.75 c   548.44 f
  fifo1/U109/o1 (d04non02yn0d5)                                    27.73               23.13 c   571.57 r
  fifo1/N129 (net)                              3         6.46                          0.00     571.57 r
  fifo1/route45/a (d04bfn00yduk0)                                  28.08                0.64 c   572.21 r
  fifo1/route45/o (d04bfn00yduk0)                                  16.98               24.46 c   596.67 r
  fifo1/n6241 (net)                             3        21.11                          0.00     596.67 r
  fifo1/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0h0)          27.00               12.56 c   609.23 r
  data arrival time                                                                              609.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.30     773.30
  clock reconvergence pessimism                                                         0.00     773.30
  clock uncertainty                                                                   -50.00     723.30
  fifo1/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0h0)                              0.00     723.30 r
  clock gating setup time                                                             -40.15     683.14
  data required time                                                                             683.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.14
  data arrival time                                                                             -609.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     73.91


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0h0)        37.20               17.13 c   629.82 r
  data arrival time                                                                              629.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.58     799.58
  clock reconvergence pessimism                                                         0.00     799.58
  clock uncertainty                                                                   -50.00     749.58
  fifo2/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0h0)                            0.00     749.58 r
  clock gating setup time                                                             -45.64     703.93
  data required time                                                                             703.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.93
  data arrival time                                                                             -629.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.11


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U581/b (d04nob02yd0f5)                                     32.64                4.55 c   545.14 f
  fifo0/U581/out (d04nob02yd0f5)                                   70.60               43.68 c   588.82 r
  fifo0/N115 (net)                              5        23.35                          0.00     588.82 r
  fifo0/clk_gate_data_mem_reg_18__3_latch/en (d04cgc01nd0h0)       73.83                8.03 c   596.84 r
  data arrival time                                                                              596.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.13     774.13
  clock reconvergence pessimism                                                         0.00     774.13
  clock uncertainty                                                                   -50.00     724.13
  fifo0/clk_gate_data_mem_reg_18__3_latch/clk (d04cgc01nd0h0)                           0.00     724.13 r
  clock gating setup time                                                             -53.03     671.10
  data required time                                                                             671.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.10
  data arrival time                                                                             -596.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.25


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U581/b (d04nob02yd0f5)                                     32.64                4.55 c   545.14 f
  fifo0/U581/out (d04nob02yd0f5)                                   70.60               43.68 c   588.82 r
  fifo0/N115 (net)                              5        23.35                          0.00     588.82 r
  fifo0/clk_gate_data_mem_reg_18__1_latch/en (d04cgc01nd0i0)       87.55               14.90 c   603.72 r
  data arrival time                                                                              603.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.26     785.26
  clock reconvergence pessimism                                                         0.00     785.26
  clock uncertainty                                                                   -50.00     735.26
  fifo0/clk_gate_data_mem_reg_18__1_latch/clk (d04cgc01nd0i0)                           0.00     735.26 r
  clock gating setup time                                                             -57.14     678.12
  data required time                                                                             678.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.12
  data arrival time                                                                             -603.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.40


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_30__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U291/a (d04inn00wn0a5)                                     29.05                0.43 &   487.78 f
  fifo1/U291/o1 (d04inn00wn0a5)                                    67.73               75.79     563.58 r
  fifo1/n10 (net)                               1         3.37                          0.00     563.58 r
  fifo1/U292/b (d04non02yd0f7)                                     67.73                0.38 &   563.96 r
  fifo1/U292/o1 (d04non02yd0f7)                                    39.24               32.22 c   596.18 f
  fifo1/N103 (net)                              5        22.94                          0.00     596.18 f
  fifo1/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)       43.95                9.63 c   605.81 f
  data arrival time                                                                              605.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.20     798.20
  clock reconvergence pessimism                                                         0.00     798.20
  clock uncertainty                                                                   -50.00     748.20
  fifo1/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                           0.00     748.20 r
  clock gating setup time                                                             -67.88     680.32
  data required time                                                                             680.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.32
  data arrival time                                                                             -605.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.51


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U199/b (d04nan02wn0c0)                                     14.81                0.40 c   521.23 r
  fifo0/U199/o1 (d04nan02wn0c0)                                    11.52               20.74     541.97 f
  fifo0/n1999 (net)                             1         1.07                          0.00     541.97 f
  fifo0/U379/a (d04nab02yn0d0)                                     11.52                0.30 &   542.26 f
  fifo0/U379/out (d04nab02yn0d0)                                   15.23               29.96     572.22 f
  fifo0/n2153 (net)                             1         2.53                          0.00     572.22 f
  fifo0/place571/a (d04inn00yd0f7)                                 15.23                0.47 &   572.69 f
  fifo0/place571/o1 (d04inn00yd0f7)                                34.38               24.42 c   597.12 r
  fifo0/n2348 (net)                             5        19.68                          0.00     597.12 r
  fifo0/clk_gate_data_mem_reg_31__latch/en (d04cgc01nd0h0)         40.78                9.02 c   606.14 r
  data arrival time                                                                              606.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.55     776.55
  clock reconvergence pessimism                                                         0.00     776.55
  clock uncertainty                                                                   -50.00     726.55
  fifo0/clk_gate_data_mem_reg_31__latch/clk (d04cgc01nd0h0)                             0.00     726.55 r
  clock gating setup time                                                             -45.80     680.75
  data required time                                                                             680.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.75
  data arrival time                                                                             -606.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.61


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0h0)            75.04               34.41 c   613.57 f
  data arrival time                                                                              613.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    316.52     816.52
  clock reconvergence pessimism                                                         0.00     816.52
  clock uncertainty                                                                   -50.00     766.52
  fifo2/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0h0)                                0.00     766.52 r
  clock gating setup time                                                             -78.34     688.18
  data required time                                                                             688.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.18
  data arrival time                                                                             -613.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.61


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U109/b (d04non02yn0d5)                                     16.22                3.75 c   548.44 f
  fifo1/U109/o1 (d04non02yn0d5)                                    27.73               23.13 c   571.57 r
  fifo1/N129 (net)                              3         6.46                          0.00     571.57 r
  fifo1/route45/a (d04bfn00yduk0)                                  28.08                0.64 c   572.21 r
  fifo1/route45/o (d04bfn00yduk0)                                  16.98               24.46 c   596.67 r
  fifo1/n6241 (net)                             3        21.11                          0.00     596.67 r
  fifo1/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0h0)        27.02               13.71 c   610.37 r
  data arrival time                                                                              610.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.09     775.09
  clock reconvergence pessimism                                                         0.00     775.09
  clock uncertainty                                                                   -50.00     725.09
  fifo1/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0h0)                            0.00     725.09 r
  clock gating setup time                                                             -40.06     685.03
  data required time                                                                             685.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.03
  data arrival time                                                                             -610.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.66


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/place200/a (d04inn00yn0b5)                                 90.39                3.61 c   427.32 r
  fifo0/place200/o1 (d04inn00yn0b5)                                26.69               20.57     447.89 f
  fifo0/n1397 (net)                             3         3.31                          0.00     447.89 f
  fifo0/U540/b (d04non02yn0d0)                                     26.69                0.36 &   448.25 f
  fifo0/U540/o1 (d04non02yn0d0)                                    30.92               28.46 c   476.70 r
  fifo0/n3400 (net)                             4         5.72                          0.00     476.70 r
  fifo0/U541/a (d04inn00wn0a5)                                     30.93                0.51 c   477.22 r
  fifo0/U541/o1 (d04inn00wn0a5)                                    24.84               35.46     512.68 f
  fifo0/n2700 (net)                             1         1.82                          0.00     512.68 f
  fifo0/U542/b (d04non02yn0d5)                                     24.84                0.47 &   513.15 f
  fifo0/U542/o1 (d04non02yn0d5)                                    81.48               48.12 c   561.27 r
  fifo0/N107 (net)                              5        19.39                          0.00     561.27 r
  fifo0/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0c0)       90.22               22.59 c   583.86 r
  data arrival time                                                                              583.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    264.85     764.85
  clock reconvergence pessimism                                                         0.00     764.85
  clock uncertainty                                                                   -50.00     714.85
  fifo0/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0c0)                           0.00     714.85 r
  clock gating setup time                                                             -56.19     658.66
  data required time                                                                             658.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             658.66
  data arrival time                                                                             -583.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.80


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0h0)            74.39               32.22 c   611.38 f
  data arrival time                                                                              611.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.62     810.62
  clock reconvergence pessimism                                                         0.00     810.62
  clock uncertainty                                                                   -50.00     760.62
  fifo2/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0h0)                                0.00     760.62 r
  clock gating setup time                                                             -74.41     686.20
  data required time                                                                             686.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.20
  data arrival time                                                                             -611.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.82


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_4_latch/en (d04cgc01nd0h0)            74.35               32.10 c   611.27 f
  data arrival time                                                                              611.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.48     810.48
  clock reconvergence pessimism                                                         0.00     810.48
  clock uncertainty                                                                   -50.00     760.48
  fifo2/clk_gate_data_rd_reg_4_latch/clk (d04cgc01nd0h0)                                0.00     760.48 r
  clock gating setup time                                                             -74.37     686.11
  data required time                                                                             686.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.11
  data arrival time                                                                             -611.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.84


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/U468/a (d04non02yd0h5)                                    117.81                9.22 c   568.13 r
  fifo2/U468/o1 (d04non02yd0h5)                                    29.69               17.36 c   585.49 f
  fifo2/N210 (net)                              4        12.27                          0.00     585.49 f
  fifo2/clk_gate_data_mem_reg_10__7_latch/en (d04cgc01nd0i0)       43.46               13.23 c   598.72 f
  data arrival time                                                                              598.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.83     789.83
  clock reconvergence pessimism                                                         0.00     789.83
  clock uncertainty                                                                   -50.00     739.83
  fifo2/clk_gate_data_mem_reg_10__7_latch/clk (d04cgc01nd0i0)                           0.00     739.83 r
  clock gating setup time                                                             -66.16     673.67
  data required time                                                                             673.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.67
  data arrival time                                                                             -598.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     74.95


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0i0)         75.04               25.87 c   633.35 r
  data arrival time                                                                              633.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.44     813.44
  clock reconvergence pessimism                                                         0.00     813.44
  clock uncertainty                                                                   -50.00     763.44
  fifo2/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0i0)                             0.00     763.44 r
  clock gating setup time                                                             -55.02     708.42
  data required time                                                                             708.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.42
  data arrival time                                                                             -633.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.07


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__3_latch/en (d04cgc01nd0h0)       73.04               33.31 c   595.06 f
  data arrival time                                                                              595.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    297.94     797.94
  clock reconvergence pessimism                                                         0.00     797.94
  clock uncertainty                                                                   -50.00     747.94
  fifo2/clk_gate_data_mem_reg_24__3_latch/clk (d04cgc01nd0h0)                           0.00     747.94 r
  clock gating setup time                                                             -77.62     670.32
  data required time                                                                             670.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.32
  data arrival time                                                                             -595.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.26


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__7_latch/en (d04cgc01nd0h0)       81.31               33.89 c   595.64 f
  data arrival time                                                                              595.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.74     799.74
  clock reconvergence pessimism                                                         0.00     799.74
  clock uncertainty                                                                   -50.00     749.74
  fifo2/clk_gate_data_mem_reg_24__7_latch/clk (d04cgc01nd0h0)                           0.00     749.74 r
  clock gating setup time                                                             -78.77     670.97
  data required time                                                                             670.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.97
  data arrival time                                                                             -595.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.33


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_29__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U26/b (d04non02yd0f7)                                     100.95                2.46 c   534.51 r
  fifo1/U26/o1 (d04non02yd0f7)                                     51.52               38.21 c   572.72 f
  fifo1/N104 (net)                              5        29.63                          0.00     572.72 f
  fifo1/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0h0)         60.30               12.04 c   584.76 f
  data arrival time                                                                              584.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.64     781.64
  clock reconvergence pessimism                                                         0.00     781.64
  clock uncertainty                                                                   -50.00     731.64
  fifo1/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0h0)                             0.00     731.64 r
  clock gating setup time                                                             -71.50     660.15
  data required time                                                                             660.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.15
  data arrival time                                                                             -584.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.38


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/U290/a (d04non02yd0c5)                                     25.08                0.79 &   457.36 r
  fifo0/U290/o1 (d04non02yd0c5)                                    28.40               16.30     473.67 f
  fifo0/n3600 (net)                             4         3.29                          0.00     473.67 f
  fifo0/U291/a (d04inn00wn0a5)                                     28.40                0.21 &   473.88 f
  fifo0/U291/o1 (d04inn00wn0a5)                                    26.32               41.24     515.12 r
  fifo0/n12 (net)                               1         0.91                          0.00     515.12 r
  fifo0/place79/b (d04orn02yn0c0)                                  26.32                0.11 &   515.23 r
  fifo0/place79/o (d04orn02yn0c0)                                  17.57               33.71     548.94 r
  fifo0/n2208 (net)                             1         3.26                          0.00     548.94 r
  fifo0/place407/a (d04inn00ynuf5)                                 17.57                0.49 &   549.43 r
  fifo0/place407/o1 (d04inn00ynuf5)                                29.06               15.97 c   565.40 f
  fifo0/n2086 (net)                             5        29.74                          0.00     565.40 f
  fifo0/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)       47.41               18.23 c   583.64 f
  data arrival time                                                                              583.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.30     773.30
  clock reconvergence pessimism                                                         0.00     773.30
  clock uncertainty                                                                   -50.00     723.30
  fifo0/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                           0.00     723.30 r
  clock gating setup time                                                             -64.19     659.11
  data required time                                                                             659.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.11
  data arrival time                                                                             -583.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.48


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_17__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/route38/a (d04orn02yn0b0)                                 119.41                3.33 c   543.95 r
  fifo1/route38/o (d04orn02yn0b0)                                  23.86               33.21     577.16 r
  fifo1/N116 (net)                              1         2.34                          0.00     577.16 r
  fifo1/route33/a (d04inn00ynue3)                                  23.86                0.55 &   577.71 r
  fifo1/route33/o1 (d04inn00ynue3)                                 35.36               22.30 c   600.01 f
  fifo1/n6234 (net)                             5        25.90                          0.00     600.01 f
  fifo1/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0h0)       46.39               15.55 c   615.56 f
  data arrival time                                                                              615.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.17     810.17
  clock reconvergence pessimism                                                         0.00     810.17
  clock uncertainty                                                                   -50.00     760.17
  fifo1/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0h0)                           0.00     760.17 r
  clock gating setup time                                                             -69.12     691.05
  data required time                                                                             691.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.05
  data arrival time                                                                             -615.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.49


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/route1/a (d04orn02yn0c0)                                   25.08                0.83 &   457.40 r
  fifo0/route1/o (d04orn02yn0c0)                                   16.31               28.08 c   485.48 r
  fifo0/n3300 (net)                             1         3.42                          0.00     485.48 r
  fifo0/route2/a (d04inn00ynue3)                                   16.37                0.71 c   486.20 r
  fifo0/route2/o1 (d04inn00ynue3)                                   9.45                9.82 c   496.02 f
  fifo0/n6493 (net)                             4         5.20                          0.00     496.02 f
  fifo0/U288/a (d04inn00yn0a5)                                      9.54                0.68 c   496.69 f
  fifo0/U288/o1 (d04inn00yn0a5)                                    30.85               27.75     524.45 r
  fifo0/n10 (net)                               1         3.39                          0.00     524.45 r
  fifo0/U289/b (d04non02yd0f7)                                     30.85                0.41 &   524.86 r
  fifo0/U289/o1 (d04non02yd0f7)                                    33.75               22.47 c   547.33 f
  fifo0/N103 (net)                              5        28.10                          0.00     547.33 f
  fifo0/clk_gate_data_mem_reg_30__0_latch/en (d04cgc01nd0c0)       57.60               24.62 c   571.95 f
  data arrival time                                                                              571.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    265.18     765.18
  clock reconvergence pessimism                                                         0.00     765.18
  clock uncertainty                                                                   -50.00     715.18
  fifo0/clk_gate_data_mem_reg_30__0_latch/clk (d04cgc01nd0c0)                           0.00     715.18 r
  clock gating setup time                                                             -67.65     647.52
  data required time                                                                             647.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             647.52
  data arrival time                                                                             -571.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.57


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0i0)       53.55               20.16 c   615.65 f
  data arrival time                                                                              615.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.55     811.55
  clock reconvergence pessimism                                                         0.00     811.55
  clock uncertainty                                                                   -50.00     761.55
  fifo2/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0i0)                           0.00     761.55 r
  clock gating setup time                                                             -70.31     691.24
  data required time                                                                             691.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.24
  data arrival time                                                                             -615.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.59


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U604/a (d04non02yn0e0)                                    118.05                2.71 &   557.15 r
  fifo0/U604/o1 (d04non02yn0e0)                                    46.86               36.13 c   593.28 f
  fifo0/N128 (net)                              5        15.30                          0.00     593.28 f
  fifo0/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0h0)        53.98               11.96 c   605.24 f
  data arrival time                                                                              605.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.74     798.74
  clock reconvergence pessimism                                                         0.00     798.74
  clock uncertainty                                                                   -50.00     748.74
  fifo0/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0h0)                            0.00     748.74 r
  clock gating setup time                                                             -67.86     680.88
  data required time                                                                             680.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.88
  data arrival time                                                                             -605.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.64


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U577/b (d04nob02yn0d0)                                     34.66                8.33 c   548.93 f
  fifo0/U577/out (d04nob02yn0d0)                                   19.16               23.01     571.94 r
  fifo0/N113 (net)                              2         2.18                          0.00     571.94 r
  fifo0/route22/a (d04bfn00ynud5)                                  19.16                0.60 &   572.53 r
  fifo0/route22/o (d04bfn00ynud5)                                  13.40               19.94 c   592.48 r
  fifo0/n6516 (net)                             4         5.39                          0.00     592.48 r
  fifo0/route27/a (d04bfn00ynud5)                                  14.99                3.50 c   595.97 r
  fifo0/route27/o (d04bfn00ynud5)                                  13.46               18.93 c   614.90 r
  fifo0/n6517 (net)                             1         5.67                          0.00     614.90 r
  fifo0/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0h0)       20.47                9.14 c   624.04 r
  data arrival time                                                                              624.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.90     789.90
  clock reconvergence pessimism                                                         0.00     789.90
  clock uncertainty                                                                   -50.00     739.90
  fifo0/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0h0)                           0.00     739.90 r
  clock gating setup time                                                             -40.08     699.82
  data required time                                                                             699.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.82
  data arrival time                                                                             -624.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.77


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U577/b (d04nob02yn0d0)                                     34.66                8.33 c   548.93 f
  fifo0/U577/out (d04nob02yn0d0)                                   19.16               23.01     571.94 r
  fifo0/N113 (net)                              2         2.18                          0.00     571.94 r
  fifo0/route21/a (d04bfn00ynub5)                                  19.16                0.01 &   571.95 r
  fifo0/route21/o (d04bfn00ynub5)                                  23.09               27.63 c   599.57 r
  fifo0/n6518 (net)                             1         5.15                          0.00     599.57 r
  fifo0/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0b0)         23.41                4.57 c   604.15 r
  data arrival time                                                                              604.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    264.84     764.84
  clock reconvergence pessimism                                                         0.00     764.84
  clock uncertainty                                                                   -50.00     714.84
  fifo0/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0b0)                             0.00     714.84 r
  clock gating setup time                                                             -34.83     680.01
  data required time                                                                             680.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.01
  data arrival time                                                                             -604.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.86


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U370/a (d04non02yd0f0)                                    118.59                2.24 c   542.87 r
  fifo1/U370/o1 (d04non02yd0f0)                                    54.20               41.44 c   584.31 f
  fifo1/N124 (net)                              5        19.28                          0.00     584.31 f
  fifo1/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0h0)        58.51                9.39 c   593.70 f
  data arrival time                                                                              593.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.80     792.80
  clock reconvergence pessimism                                                         0.00     792.80
  clock uncertainty                                                                   -50.00     742.80
  fifo1/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0h0)                            0.00     742.80 r
  clock gating setup time                                                             -73.11     669.68
  data required time                                                                             669.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.68
  data arrival time                                                                             -593.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     75.98


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U595/b (d04nob02yn0f0)                                     45.21               12.38 c   523.32 f
  fifo0/U595/out (d04nob02yn0f0)                                   70.85               47.91 c   571.23 r
  fifo0/N121 (net)                              5        19.83                          0.00     571.23 r
  fifo0/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)       79.35               20.28 c   591.51 r
  data arrival time                                                                              591.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    271.50     771.50
  clock reconvergence pessimism                                                         0.00     771.50
  clock uncertainty                                                                   -50.00     721.50
  fifo0/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                           0.00     721.50 r
  clock gating setup time                                                             -53.97     667.53
  data required time                                                                             667.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.53
  data arrival time                                                                             -591.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.02


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place49/b (d04orn02yn0f0)                             13.89                2.32 c   502.43 f
  fifo1/post_place49/o (d04orn02yn0f0)                             18.37               32.06 c   534.49 f
  fifo1/n2415 (net)                             4        12.60                          0.00     534.49 f
  fifo1/U299/a (d04non02yd0h5)                                     18.97                1.08 c   535.57 f
  fifo1/U299/o1 (d04non02yd0h5)                                    35.05               23.72 c   559.29 r
  fifo1/N105 (net)                              5        19.72                          0.00     559.29 r
  fifo1/clk_gate_data_mem_reg_28__0_latch/en (d04cgc01nd0c0)       35.32                1.16 c   560.45 r
  data arrival time                                                                              560.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    227.70     727.70
  clock reconvergence pessimism                                                         0.00     727.70
  clock uncertainty                                                                   -50.00     677.70
  fifo1/clk_gate_data_mem_reg_28__0_latch/clk (d04cgc01nd0c0)                           0.00     677.70 r
  clock gating setup time                                                             -41.23     636.48
  data required time                                                                             636.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             636.48
  data arrival time                                                                             -560.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.03


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0h0)          45.75               23.50 c   636.20 r
  data arrival time                                                                              636.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.90     809.90
  clock reconvergence pessimism                                                         0.00     809.90
  clock uncertainty                                                                   -50.00     759.90
  fifo2/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0h0)                              0.00     759.90 r
  clock gating setup time                                                             -47.50     712.40
  data required time                                                                             712.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             712.40
  data arrival time                                                                             -636.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.20


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U604/a (d04non02yn0e0)                                    118.05                2.71 &   557.15 r
  fifo0/U604/o1 (d04non02yn0e0)                                    46.86               36.13 c   593.28 f
  fifo0/N128 (net)                              5        15.30                          0.00     593.28 f
  fifo0/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0j0)        50.28                5.42 c   598.70 f
  data arrival time                                                                              598.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.18     789.18
  clock reconvergence pessimism                                                         0.00     789.18
  clock uncertainty                                                                   -50.00     739.18
  fifo0/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0j0)                            0.00     739.18 r
  clock gating setup time                                                             -63.91     675.27
  data required time                                                                             675.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.27
  data arrival time                                                                             -598.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.57


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.93     336.93
  fifo1/cnt_data_reg_3_/clk (d04fyj43yd0c0)                        43.42                0.00     336.93 r
  fifo1/cnt_data_reg_3_/o (d04fyj43yd0c0)                          18.35               48.90 c   385.83 f
  fifo1/cnt_data[3] (net)                       5         5.06                          0.00     385.83 f
  fifo1/place529/d (d04orn04wn0c0)                                 18.78                1.88 c   387.71 f
  fifo1/place529/o (d04orn04wn0c0)                                 24.54              115.43 c   503.15 f
  fifo1/n2316 (net)                             3         2.95                          0.00     503.15 f
  fifo1/place365/a (d04inn00wn0a5)                                 24.56                0.52 c   503.67 f
  fifo1/place365/o1 (d04inn00wn0a5)                                27.83               40.61     544.28 r
  fifo1/n2238 (net)                             1         1.07                          0.00     544.28 r
  fifo1/post_place63/b (d04ann02yn0b3)                             27.83                0.28 &   544.55 r
  fifo1/post_place63/o (d04ann02yn0b3)                             28.49               42.99     587.55 r
  fifo1/n2423 (net)                             1         4.66                          0.00     587.55 r
  fifo1/post_place62/a (d04non02yd0h5)                             28.49                0.69 &   588.23 r
  fifo1/post_place62/o1 (d04non02yd0h5)                            13.06               11.89 c   600.13 f
  fifo1/n2319 (net)                             5         6.33                          0.00     600.13 f
  fifo1/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0i0)            13.47                1.23 c   601.36 f
  data arrival time                                                                              601.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.94     777.94
  clock reconvergence pessimism                                                         0.00     777.94
  clock uncertainty                                                                   -50.00     727.94
  fifo1/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0i0)                                0.00     727.94 r
  clock gating setup time                                                             -50.01     677.93
  data required time                                                                             677.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.93
  data arrival time                                                                             -601.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.57


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U595/b (d04nob02yn0f0)                                     45.21               12.38 c   523.32 f
  fifo0/U595/out (d04nob02yn0f0)                                   70.85               47.91 c   571.23 r
  fifo0/N121 (net)                              5        19.83                          0.00     571.23 r
  fifo0/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0h0)         80.29               25.13 c   596.35 r
  data arrival time                                                                              596.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.00     778.00
  clock reconvergence pessimism                                                         0.00     778.00
  clock uncertainty                                                                   -50.00     728.00
  fifo0/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0h0)                             0.00     728.00 r
  clock gating setup time                                                             -54.94     673.06
  data required time                                                                             673.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.06
  data arrival time                                                                             -596.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     76.71


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0h0)         50.34               21.16 c   616.65 f
  data arrival time                                                                              616.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    314.43     814.43
  clock reconvergence pessimism                                                         0.00     814.43
  clock uncertainty                                                                   -50.00     764.43
  fifo2/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0h0)                             0.00     764.43 r
  clock gating setup time                                                             -70.31     694.13
  data required time                                                                             694.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.13
  data arrival time                                                                             -616.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.48


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_18__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/place744/a (d04inn00ynub3)                                 29.69                0.60 c   524.19 r
  fifo2/place744/o1 (d04inn00ynub3)                                59.01               37.46 c   561.65 f
  fifo2/n3830 (net)                             3        17.77                          0.00     561.65 f
  fifo2/place604/a (d04non02yd0i0)                                 64.44                6.90 c   568.55 f
  fifo2/place604/o1 (d04non02yd0i0)                                52.70               38.93 c   607.48 r
  fifo2/n4328 (net)                             9        26.69                          0.00     607.48 r
  fifo2/clk_gate_data_mem_reg_18__0_latch/en (d04cgc01nd0h0)       73.43               21.29 c   628.77 r
  data arrival time                                                                              628.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.93     809.93
  clock reconvergence pessimism                                                         0.00     809.93
  clock uncertainty                                                                   -50.00     759.93
  fifo2/clk_gate_data_mem_reg_18__0_latch/clk (d04cgc01nd0h0)                           0.00     759.93 r
  clock gating setup time                                                             -53.62     706.31
  data required time                                                                             706.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.31
  data arrival time                                                                             -628.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.54


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/place760/a (d04non02yd0h5)                                118.00                9.44 c   568.36 r
  fifo2/place760/o1 (d04non02yd0h5)                                31.53               19.23 c   587.58 f
  fifo2/n4346 (net)                             5        13.65                          0.00     587.58 f
  fifo2/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)       46.23               17.47 c   605.05 f
  data arrival time                                                                              605.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.97     800.97
  clock reconvergence pessimism                                                         0.00     800.97
  clock uncertainty                                                                   -50.00     750.97
  fifo2/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                           0.00     750.97 r
  clock gating setup time                                                             -68.26     682.71
  data required time                                                                             682.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.71
  data arrival time                                                                             -605.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.66


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U605/b (d04non02yd0f0)                                    101.11                2.73 c   534.79 r
  fifo1/U605/o1 (d04non02yd0f0)                                    49.67               37.63 c   572.42 f
  fifo1/N112 (net)                              5        18.69                          0.00     572.42 f
  fifo1/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0g0)         58.24               10.82 c   583.23 f
  data arrival time                                                                              583.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.32     778.32
  clock reconvergence pessimism                                                         0.00     778.32
  clock uncertainty                                                                   -50.00     728.32
  fifo1/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0g0)                             0.00     728.32 r
  clock gating setup time                                                             -67.36     660.96
  data required time                                                                             660.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             660.96
  data arrival time                                                                             -583.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.73


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/place760/a (d04non02yd0h5)                                118.00                9.44 c   568.36 r
  fifo2/place760/o1 (d04non02yd0h5)                                31.53               19.23 c   587.58 f
  fifo2/n4346 (net)                             5        13.65                          0.00     587.58 f
  fifo2/clk_gate_data_mem_reg_10__4_latch/en (d04cgc01nd0h0)       46.22               17.46 c   605.04 f
  data arrival time                                                                              605.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    301.08     801.08
  clock reconvergence pessimism                                                         0.00     801.08
  clock uncertainty                                                                   -50.00     751.08
  fifo2/clk_gate_data_mem_reg_10__4_latch/clk (d04cgc01nd0h0)                           0.00     751.08 r
  clock gating setup time                                                             -68.28     682.80
  data required time                                                                             682.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.80
  data arrival time                                                                             -605.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.76


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U198/a (d04inn00ln0b3)                                     29.05                0.40 &   487.76 f
  fifo1/U198/o1 (d04inn00ln0b3)                                    28.37               41.20     528.96 r
  fifo1/n1976 (net)                             1         1.92                          0.00     528.96 r
  fifo1/U135/a (d04non02yn0d5)                                     28.37                0.42 &   529.38 r
  fifo1/U135/o1 (d04non02yn0d5)                                    14.41               12.98     542.36 f
  fifo1/N111 (net)                              1         2.88                          0.00     542.36 f
  fifo1/route1108/a (d04bfn00yduk0)                                14.41                0.48 &   542.84 f
  fifo1/route1108/o (d04bfn00yduk0)                                10.90               21.53 c   564.38 f
  fifo1/n7320 (net)                             3        15.74                          0.00     564.38 f
  fifo1/route1109/a (d04bfn00ynud5)                                21.66               11.20 c   575.58 f
  fifo1/route1109/o (d04bfn00ynud5)                                19.66               25.94 c   601.52 f
  fifo1/n7321 (net)                             3        11.59                          0.00     601.52 f
  fifo1/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0h0)         21.16                1.35 c   602.87 f
  data arrival time                                                                              602.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.40     782.40
  clock reconvergence pessimism                                                         0.00     782.40
  clock uncertainty                                                                   -50.00     732.40
  fifo1/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0h0)                             0.00     732.40 r
  clock gating setup time                                                             -51.72     680.68
  data required time                                                                             680.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.68
  data arrival time                                                                             -602.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.80


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__4_latch/en (d04cgc01nd0h0)       59.80               19.46 c   617.50 r
  data arrival time                                                                              617.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.40     796.40
  clock reconvergence pessimism                                                         0.00     796.40
  clock uncertainty                                                                   -50.00     746.40
  fifo2/clk_gate_data_mem_reg_22__4_latch/clk (d04cgc01nd0h0)                           0.00     746.40 r
  clock gating setup time                                                             -50.93     695.47
  data required time                                                                             695.47
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.47
  data arrival time                                                                             -617.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     77.97


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U594/b (d04nob02yn0d0)                                     34.43                7.83 c   548.42 f
  fifo0/U594/out (d04nob02yn0d0)                                   24.81               25.20 c   573.62 r
  fifo0/N117 (net)                              2         4.02                          0.00     573.62 r
  fifo0/route24/a (d04bfn00ynud5)                                  24.85                1.33 c   574.95 r
  fifo0/route24/o (d04bfn00ynud5)                                  20.83               24.38 c   599.33 r
  fifo0/n6513 (net)                             3         8.90                          0.00     599.33 r
  fifo0/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0c0)       22.84                4.83 c   604.16 r
  data arrival time                                                                              604.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    269.38     769.38
  clock reconvergence pessimism                                                         0.00     769.38
  clock uncertainty                                                                   -50.00     719.38
  fifo0/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0c0)                           0.00     719.38 r
  clock gating setup time                                                             -37.13     682.25
  data required time                                                                             682.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.25
  data arrival time                                                                             -604.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.09


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U603/a (d04non02yn0f0)                                     34.86                8.91 c   549.51 f
  fifo0/U603/o1 (d04non02yn0f0)                                    34.38               26.81 c   576.32 r
  fifo0/N116 (net)                              4         8.04                          0.00     576.32 r
  fifo0/route20/a (d04bfn00ynud5)                                  35.18                1.39 c   577.71 r
  fifo0/route20/o (d04bfn00ynud5)                                  23.91               24.16 c   601.87 r
  fifo0/n6510 (net)                             2        10.02                          0.00     601.87 r
  fifo0/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0h0)       31.17               13.02 c   614.89 r
  data arrival time                                                                              614.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.64     786.64
  clock reconvergence pessimism                                                         0.00     786.64
  clock uncertainty                                                                   -50.00     736.64
  fifo0/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0h0)                           0.00     736.64 r
  clock gating setup time                                                             -43.65     692.99
  data required time                                                                             692.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.99
  data arrival time                                                                             -614.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.10


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0h0)        23.84                5.77 c   625.35 f
  data arrival time                                                                              625.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.23     811.23
  clock reconvergence pessimism                                                         0.00     811.23
  clock uncertainty                                                                   -50.00     761.23
  fifo2/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0h0)                            0.00     761.23 r
  clock gating setup time                                                             -57.74     703.48
  data required time                                                                             703.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.48
  data arrival time                                                                             -625.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.14


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U605/b (d04non02yd0f0)                                    101.11                2.73 c   534.79 r
  fifo1/U605/o1 (d04non02yd0f0)                                    49.67               37.63 c   572.42 f
  fifo1/N112 (net)                              5        18.69                          0.00     572.42 f
  fifo1/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0i0)       55.53                9.40 c   581.82 f
  data arrival time                                                                              581.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.12     778.12
  clock reconvergence pessimism                                                         0.00     778.12
  clock uncertainty                                                                   -50.00     728.12
  fifo1/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0i0)                           0.00     728.12 r
  clock gating setup time                                                             -68.14     659.98
  data required time                                                                             659.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.98
  data arrival time                                                                             -581.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.16


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U582/b (d04nob02yn0f0)                                     34.60                8.20 c   548.79 f
  fifo0/U582/out (d04nob02yn0f0)                                   16.34               20.36     569.15 r
  fifo0/N111 (net)                              1         2.81                          0.00     569.15 r
  fifo0/route28/a (d04bfn00yduk0)                                  16.34                0.41 &   569.56 r
  fifo0/route28/o (d04bfn00yduk0)                                  13.77               21.23 c   590.79 r
  fifo0/n6519 (net)                             5        23.94                          0.00     590.79 r
  fifo0/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0i0)       39.28               16.65 c   607.43 r
  data arrival time                                                                              607.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.20     782.20
  clock reconvergence pessimism                                                         0.00     782.20
  clock uncertainty                                                                   -50.00     732.20
  fifo0/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0i0)                           0.00     732.20 r
  clock gating setup time                                                             -46.44     685.77
  data required time                                                                             685.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.77
  data arrival time                                                                             -607.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.33


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__4_latch/en (d04cgc01nd0b0)       60.81               15.29 c   568.84 r
  data arrival time                                                                              568.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    244.03     744.03
  clock reconvergence pessimism                                                         0.00     744.03
  clock uncertainty                                                                   -50.00     694.03
  fifo2/clk_gate_data_mem_reg_17__4_latch/clk (d04cgc01nd0b0)                           0.00     694.03 r
  clock gating setup time                                                             -46.79     647.24
  data required time                                                                             647.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             647.24
  data arrival time                                                                             -568.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.40


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__6_latch/en (d04cgc01nd0h0)       49.94               19.84 c   615.33 f
  data arrival time                                                                              615.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.84     813.84
  clock reconvergence pessimism                                                         0.00     813.84
  clock uncertainty                                                                   -50.00     763.84
  fifo2/clk_gate_data_mem_reg_20__6_latch/clk (d04cgc01nd0h0)                           0.00     763.84 r
  clock gating setup time                                                             -70.10     693.74
  data required time                                                                             693.74
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.74
  data arrival time                                                                             -615.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.41


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__7_latch/en (d04cgc01nd0h0)       51.69               17.34 c   612.83 f
  data arrival time                                                                              612.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.12     811.12
  clock reconvergence pessimism                                                         0.00     811.12
  clock uncertainty                                                                   -50.00     761.12
  fifo2/clk_gate_data_mem_reg_20__7_latch/clk (d04cgc01nd0h0)                           0.00     761.12 r
  clock gating setup time                                                             -69.86     691.26
  data required time                                                                             691.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.26
  data arrival time                                                                             -612.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.43


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0h0)       51.89               17.33 c   612.83 f
  data arrival time                                                                              612.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.03     811.03
  clock reconvergence pessimism                                                         0.00     811.03
  clock uncertainty                                                                   -50.00     761.03
  fifo2/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0h0)                           0.00     761.03 r
  clock gating setup time                                                             -69.70     691.33
  data required time                                                                             691.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.33
  data arrival time                                                                             -612.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.50


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_24__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U297/a (d04non02yd0d0)                                     31.65                1.29 &   456.71 r
  fifo0/U297/o1 (d04non02yd0d0)                                    22.82               12.75     469.46 f
  fifo0/n3500 (net)                             3         2.67                          0.00     469.46 f
  fifo0/U226/a (d04inn00wn0a5)                                     22.82                0.64 &   470.10 f
  fifo0/U226/o1 (d04inn00wn0a5)                                   102.76               96.50     566.60 r
  fifo0/n2019 (net)                             2         5.46                          0.00     566.60 r
  fifo0/post_place375/b (d04non02yd0f7)                           102.76                1.28 &   567.87 r
  fifo0/post_place375/o1 (d04non02yd0f7)                           32.96               27.56 c   595.44 f
  fifo0/n2904 (net)                             5        11.84                          0.00     595.44 f
  fifo0/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0j0)         33.90                2.16 c   597.60 f
  data arrival time                                                                              597.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.04     781.04
  clock reconvergence pessimism                                                         0.00     781.04
  clock uncertainty                                                                   -50.00     731.04
  fifo0/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0j0)                             0.00     731.04 r
  clock gating setup time                                                             -54.84     676.19
  data required time                                                                             676.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.19
  data arrival time                                                                             -597.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.60


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__4_latch/en (d04cgc01nd0h0)       72.04               27.94 c   589.69 f
  data arrival time                                                                              589.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.14     795.14
  clock reconvergence pessimism                                                         0.00     795.14
  clock uncertainty                                                                   -50.00     745.14
  fifo2/clk_gate_data_mem_reg_24__4_latch/clk (d04cgc01nd0h0)                           0.00     745.14 r
  clock gating setup time                                                             -76.77     668.37
  data required time                                                                             668.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.37
  data arrival time                                                                             -589.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.68


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_20__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1913/a (d04nob02yd0i0)                                    55.83                0.49 &   541.97 f
  fifo2/U1913/out (d04nob02yd0i0)                                  31.51               53.53 c   595.50 f
  fifo2/N190 (net)                              9        32.91                          0.00     595.50 f
  fifo2/clk_gate_data_mem_reg_20__5_latch/en (d04cgc01nd0h0)       51.19               15.84 c   611.34 f
  data arrival time                                                                              611.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.63     809.63
  clock reconvergence pessimism                                                         0.00     809.63
  clock uncertainty                                                                   -50.00     759.63
  fifo2/clk_gate_data_mem_reg_20__5_latch/clk (d04cgc01nd0h0)                           0.00     759.63 r
  clock gating setup time                                                             -69.57     690.05
  data required time                                                                             690.05
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.05
  data arrival time                                                                             -611.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.72


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0i0)       59.92               19.91 c   617.95 r
  data arrival time                                                                              617.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.18     798.18
  clock reconvergence pessimism                                                         0.00     798.18
  clock uncertainty                                                                   -50.00     748.18
  fifo2/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0i0)                           0.00     748.18 r
  clock gating setup time                                                             -51.47     696.71
  data required time                                                                             696.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.71
  data arrival time                                                                             -617.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.76


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_25__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U29/a (d04non02yd0h5)                                     119.89                4.01 c   544.63 r
  fifo1/U29/o1 (d04non02yd0h5)                                     47.57               35.35 c   579.98 f
  fifo1/N108 (net)                              5        28.78                          0.00     579.98 f
  fifo1/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0h0)       54.47               13.64 c   593.63 f
  data arrival time                                                                              593.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.86     795.86
  clock reconvergence pessimism                                                         0.00     795.86
  clock uncertainty                                                                   -50.00     745.86
  fifo1/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0h0)                           0.00     745.86 r
  clock gating setup time                                                             -73.31     672.55
  data required time                                                                             672.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.55
  data arrival time                                                                             -593.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.93


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/place200/a (d04inn00yn0b5)                                 90.39                3.61 c   427.32 r
  fifo0/place200/o1 (d04inn00yn0b5)                                26.69               20.57     447.89 f
  fifo0/n1397 (net)                             3         3.31                          0.00     447.89 f
  fifo0/U540/b (d04non02yn0d0)                                     26.69                0.36 &   448.25 f
  fifo0/U540/o1 (d04non02yn0d0)                                    30.92               28.46 c   476.70 r
  fifo0/n3400 (net)                             4         5.72                          0.00     476.70 r
  fifo0/U541/a (d04inn00wn0a5)                                     30.93                0.51 c   477.22 r
  fifo0/U541/o1 (d04inn00wn0a5)                                    24.84               35.46     512.68 f
  fifo0/n2700 (net)                             1         1.82                          0.00     512.68 f
  fifo0/U542/b (d04non02yn0d5)                                     24.84                0.47 &   513.15 f
  fifo0/U542/o1 (d04non02yn0d5)                                    81.48               48.12 c   561.27 r
  fifo0/N107 (net)                              5        19.39                          0.00     561.27 r
  fifo0/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0i0)       90.88               27.76 c   589.04 r
  data arrival time                                                                              589.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.07     775.07
  clock reconvergence pessimism                                                         0.00     775.07
  clock uncertainty                                                                   -50.00     725.07
  fifo0/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0i0)                           0.00     725.07 r
  clock gating setup time                                                             -57.09     667.98
  data required time                                                                             667.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.98
  data arrival time                                                                             -589.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     78.94


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U582/b (d04nob02yn0f0)                                     34.60                8.20 c   548.79 f
  fifo0/U582/out (d04nob02yn0f0)                                   16.34               20.36     569.15 r
  fifo0/N111 (net)                              1         2.81                          0.00     569.15 r
  fifo0/route28/a (d04bfn00yduk0)                                  16.34                0.41 &   569.56 r
  fifo0/route28/o (d04bfn00yduk0)                                  13.77               21.23 c   590.79 r
  fifo0/n6519 (net)                             5        23.94                          0.00     590.79 r
  fifo0/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)       43.61               22.81 c   613.59 r
  data arrival time                                                                              613.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.60     790.60
  clock reconvergence pessimism                                                         0.00     790.60
  clock uncertainty                                                                   -50.00     740.60
  fifo0/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                           0.00     740.60 r
  clock gating setup time                                                             -47.91     692.69
  data required time                                                                             692.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.69
  data arrival time                                                                             -613.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.10


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U603/a (d04non02yn0f0)                                     34.86                8.91 c   549.51 f
  fifo0/U603/o1 (d04non02yn0f0)                                    34.38               26.81 c   576.32 r
  fifo0/N116 (net)                              4         8.04                          0.00     576.32 r
  fifo0/route20/a (d04bfn00ynud5)                                  35.18                1.39 c   577.71 r
  fifo0/route20/o (d04bfn00ynud5)                                  23.91               24.16 c   601.87 r
  fifo0/n6510 (net)                             2        10.02                          0.00     601.87 r
  fifo0/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)         31.15               12.86 c   614.73 r
  data arrival time                                                                              614.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.67     787.67
  clock reconvergence pessimism                                                         0.00     787.67
  clock uncertainty                                                                   -50.00     737.67
  fifo0/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                             0.00     737.67 r
  clock gating setup time                                                             -43.74     693.93
  data required time                                                                             693.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.93
  data arrival time                                                                             -614.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.20


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/route15/a (d04orn02yn0c0)                                  33.60                5.86 c   546.45 f
  fifo0/route15/o (d04orn02yn0c0)                                  11.82               31.27     577.72 f
  fifo0/N110 (net)                              1         3.84                          0.00     577.72 f
  fifo0/route17/a (d04inn00ydui0)                                  11.82                0.79 &   578.51 f
  fifo0/route17/o1 (d04inn00ydui0)                                 27.25               15.89 c   594.40 r
  fifo0/n6508 (net)                             5        26.19                          0.00     594.40 r
  fifo0/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0h0)         39.97               15.39 c   609.79 r
  data arrival time                                                                              609.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.85     784.85
  clock reconvergence pessimism                                                         0.00     784.85
  clock uncertainty                                                                   -50.00     734.85
  fifo0/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0h0)                             0.00     734.85 r
  clock gating setup time                                                             -45.73     689.13
  data required time                                                                             689.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.13
  data arrival time                                                                             -609.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.33


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U598/b (d04non02yd0f0)                                     33.68                5.98 c   546.58 f
  fifo0/U598/o1 (d04non02yd0f0)                                    66.56               42.67 c   589.25 r
  fifo0/N114 (net)                              5        18.04                          0.00     589.25 r
  fifo0/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0i0)         69.21                8.98 c   598.22 r
  data arrival time                                                                              598.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.86     780.86
  clock reconvergence pessimism                                                         0.00     780.86
  clock uncertainty                                                                   -50.00     730.86
  fifo0/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0i0)                             0.00     730.86 r
  clock gating setup time                                                             -53.25     677.61
  data required time                                                                             677.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.61
  data arrival time                                                                             -598.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.39


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__7_latch/en (d04cgc01nd0h0)        18.84                2.85 c   622.43 f
  data arrival time                                                                              622.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.19     804.19
  clock reconvergence pessimism                                                         0.00     804.19
  clock uncertainty                                                                   -50.00     754.19
  fifo2/clk_gate_data_mem_reg_4__7_latch/clk (d04cgc01nd0h0)                            0.00     754.19 r
  clock gating setup time                                                             -52.32     701.87
  data required time                                                                             701.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.87
  data arrival time                                                                             -622.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.44


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__5_latch/en (d04cgc01nd0h0)        22.04                4.78 c   624.35 f
  data arrival time                                                                              624.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.40     810.40
  clock reconvergence pessimism                                                         0.00     810.40
  clock uncertainty                                                                   -50.00     760.40
  fifo2/clk_gate_data_mem_reg_4__5_latch/clk (d04cgc01nd0h0)                            0.00     760.40 r
  clock gating setup time                                                             -56.50     703.90
  data required time                                                                             703.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.90
  data arrival time                                                                             -624.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.55


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U593/b (d04nob02yn0b5)                                     35.75                6.96 c   521.99 f
  fifo1/U593/out (d04nob02yn0b5)                                   19.14               23.91     545.90 r
  fifo1/N113 (net)                              1         1.50                          0.00     545.90 r
  fifo1/route650/a (d04bfn00yd0i0)                                 19.14                0.10 &   546.00 r
  fifo1/route650/o (d04bfn00yd0i0)                                 30.33               30.07 c   576.07 r
  fifo1/n6853 (net)                             5        27.50                          0.00     576.07 r
  fifo1/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0h0)       49.07               24.82 c   600.89 r
  data arrival time                                                                              600.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.27     778.27
  clock reconvergence pessimism                                                         0.00     778.27
  clock uncertainty                                                                   -50.00     728.27
  fifo1/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0h0)                           0.00     728.27 r
  clock gating setup time                                                             -47.71     680.56
  data required time                                                                             680.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.56
  data arrival time                                                                             -600.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.67


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__2_latch/en (d04cgc01nd0h0)       71.63               26.51 c   588.27 f
  data arrival time                                                                              588.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.81     792.81
  clock reconvergence pessimism                                                         0.00     792.81
  clock uncertainty                                                                   -50.00     742.81
  fifo2/clk_gate_data_mem_reg_24__2_latch/clk (d04cgc01nd0h0)                           0.00     742.81 r
  clock gating setup time                                                             -74.67     668.15
  data required time                                                                             668.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.15
  data arrival time                                                                             -588.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.88


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__7_latch/en (d04cgc01nd0h0)        55.19               21.57 c   619.52 r
  data arrival time                                                                              619.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.59     799.59
  clock reconvergence pessimism                                                         0.00     799.59
  clock uncertainty                                                                   -50.00     749.59
  fifo2/clk_gate_data_mem_reg_5__7_latch/clk (d04cgc01nd0h0)                            0.00     749.59 r
  clock gating setup time                                                             -50.10     699.49
  data required time                                                                             699.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.49
  data arrival time                                                                             -619.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     79.97


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_4__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1933/a (d04nob02yn0d0)                                    55.83                1.06 &   542.54 f
  fifo2/U1933/out (d04nob02yn0d0)                                  20.79               46.99 c   589.53 f
  fifo2/N222 (net)                              1         5.20                          0.00     589.53 f
  fifo2/post_place556/a (d04bfn00yduk0)                            23.14                4.36 c   593.89 f
  fifo2/post_place556/o (d04bfn00yduk0)                            13.21               25.69 c   619.57 f
  fifo2/n5491 (net)                             9        26.39                          0.00     619.57 f
  fifo2/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)        22.07                4.88 c   624.45 f
  data arrival time                                                                              624.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.36     811.36
  clock reconvergence pessimism                                                         0.00     811.36
  clock uncertainty                                                                   -50.00     761.36
  fifo2/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                            0.00     761.36 r
  clock gating setup time                                                             -56.73     704.63
  data required time                                                                             704.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.63
  data arrival time                                                                             -624.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     80.17


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_21__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/U605/b (d04non02yd0f0)                                    101.11                2.73 c   534.79 r
  fifo1/U605/o1 (d04non02yd0f0)                                    49.67               37.63 c   572.42 f
  fifo1/N112 (net)                              5        18.69                          0.00     572.42 f
  fifo1/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0g0)       55.45                9.24 c   581.66 f
  data arrival time                                                                              581.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.02     778.02
  clock reconvergence pessimism                                                         0.00     778.02
  clock uncertainty                                                                   -50.00     728.02
  fifo1/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0g0)                           0.00     728.02 r
  clock gating setup time                                                             -66.10     661.91
  data required time                                                                             661.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.91
  data arrival time                                                                             -581.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     80.25


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_9__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U27/b (d04nob02wn0b0)                                      75.94                1.40 c   411.60 r
  fifo1/U27/out (d04nob02wn0b0)                                    29.94               52.65     464.25 f
  fifo1/n8 (net)                                1         0.99                          0.00     464.25 f
  fifo1/U28/b (d04nan02yn0b5)                                      29.94                1.36 &   465.61 f
  fifo1/U28/o1 (d04nan02yn0b5)                                    116.88               75.02 c   540.62 r
  fifo1/n3900 (net)                             4        15.78                          0.00     540.62 r
  fifo1/U370/a (d04non02yd0f0)                                    118.59                2.24 c   542.87 r
  fifo1/U370/o1 (d04non02yd0f0)                                    54.20               41.44 c   584.31 f
  fifo1/N124 (net)                              5        19.28                          0.00     584.31 f
  fifo1/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0j0)        58.88                9.49 c   593.80 f
  data arrival time                                                                              593.80

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.87     789.87
  clock reconvergence pessimism                                                         0.00     789.87
  clock uncertainty                                                                   -50.00     739.87
  fifo1/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0j0)                            0.00     739.87 r
  clock gating setup time                                                             -65.48     674.39
  data required time                                                                             674.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.39
  data arrival time                                                                             -593.80
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     80.60


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__latch/en (d04cgc01nd0i0)         83.20               42.36 c   604.11 f
  data arrival time                                                                              604.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    314.69     814.69
  clock reconvergence pessimism                                                         0.00     814.69
  clock uncertainty                                                                   -50.00     764.69
  fifo2/clk_gate_data_mem_reg_24__latch/clk (d04cgc01nd0i0)                             0.00     764.69 r
  clock gating setup time                                                             -79.93     684.76
  data required time                                                                             684.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.76
  data arrival time                                                                             -604.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     80.65


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0h0)        56.16               25.13 c   623.08 r
  data arrival time                                                                              623.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.01     804.01
  clock reconvergence pessimism                                                         0.00     804.01
  clock uncertainty                                                                   -50.00     754.01
  fifo2/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0h0)                            0.00     754.01 r
  clock gating setup time                                                             -50.16     703.85
  data required time                                                                             703.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.85
  data arrival time                                                                             -623.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     80.77


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0h0)        56.14               25.02 c   622.97 r
  data arrival time                                                                              622.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.08     804.08
  clock reconvergence pessimism                                                         0.00     804.08
  clock uncertainty                                                                   -50.00     754.08
  fifo2/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0h0)                            0.00     754.08 r
  clock gating setup time                                                             -50.02     704.06
  data required time                                                                             704.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.06
  data arrival time                                                                             -622.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     81.09


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U600/a (d04non02yd0f7)                                    118.05                2.85 &   557.29 r
  fifo0/U600/o1 (d04non02yd0f7)                                    39.06               25.42 c   582.71 f
  fifo0/N120 (net)                              5        16.09                          0.00     582.71 f
  fifo0/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)       40.52                5.02 c   587.74 f
  data arrival time                                                                              587.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.86     783.86
  clock reconvergence pessimism                                                         0.00     783.86
  clock uncertainty                                                                   -50.00     733.86
  fifo0/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                           0.00     733.86 r
  clock gating setup time                                                             -64.92     668.94
  data required time                                                                             668.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.94
  data arrival time                                                                             -587.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     81.21


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U594/b (d04nob02yn0d0)                                     34.43                7.83 c   548.42 f
  fifo0/U594/out (d04nob02yn0d0)                                   24.81               25.20 c   573.62 r
  fifo0/N117 (net)                              2         4.02                          0.00     573.62 r
  fifo0/route25/a (d04bfn00ynud5)                                  24.85                1.33 c   574.95 r
  fifo0/route25/o (d04bfn00ynud5)                                  17.32               21.83 c   596.78 r
  fifo0/n6514 (net)                             2         7.12                          0.00     596.78 r
  fifo0/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0g0)       17.96                1.23 c   598.01 r
  data arrival time                                                                              598.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    264.28     764.28
  clock reconvergence pessimism                                                         0.00     764.28
  clock uncertainty                                                                   -50.00     714.28
  fifo0/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0g0)                           0.00     714.28 r
  clock gating setup time                                                             -34.60     679.68
  data required time                                                                             679.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.68
  data arrival time                                                                             -598.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     81.67


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0h0)        63.51               24.40 c   612.50 r
  data arrival time                                                                              612.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.05     796.05
  clock reconvergence pessimism                                                         0.00     796.05
  clock uncertainty                                                                   -50.00     746.05
  fifo2/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0h0)                            0.00     746.05 r
  clock gating setup time                                                             -51.63     694.42
  data required time                                                                             694.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.42
  data arrival time                                                                             -612.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     81.92


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/route37/b (d04orn02yn0f0)                                 100.53                1.80 c   533.86 r
  fifo1/route37/o (d04orn02yn0f0)                                  13.05               34.19     568.04 r
  fifo1/N128 (net)                              1         4.90                          0.00     568.04 r
  fifo1/route32/a (d04inn00ynuh5)                                  13.05                0.36 &   568.40 r
  fifo1/route32/o1 (d04inn00ynuh5)                                 15.29                9.63 c   578.03 f
  fifo1/n6233 (net)                             5        20.31                          0.00     578.03 f
  fifo1/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0h0)          20.25                4.75 c   582.78 f
  data arrival time                                                                              582.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.21     772.21
  clock reconvergence pessimism                                                         0.00     772.21
  clock uncertainty                                                                   -50.00     722.21
  fifo1/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0h0)                              0.00     722.21 r
  clock gating setup time                                                             -57.26     664.94
  data required time                                                                             664.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             664.94
  data arrival time                                                                             -582.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     82.16


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U588/a (d04nob02yn0b5)                                     30.51                0.47 &   511.01 f
  fifo1/U588/out (d04nob02yn0b5)                                   17.05               31.70     542.71 f
  fifo1/N117 (net)                              1         1.28                          0.00     542.71 f
  fifo1/post_route7/a (d04bfn00ynud5)                              17.05                0.40 &   543.11 f
  fifo1/post_route7/o (d04bfn00ynud5)                              27.24               28.94 c   572.05 f
  fifo1/n20 (net)                               5        16.61                          0.00     572.05 f
  fifo1/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0c0)       30.26                5.29 c   577.34 f
  data arrival time                                                                              577.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.46     767.46
  clock reconvergence pessimism                                                         0.00     767.46
  clock uncertainty                                                                   -50.00     717.46
  fifo1/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0c0)                           0.00     717.46 r
  clock gating setup time                                                             -57.88     659.59
  data required time                                                                             659.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             659.59
  data arrival time                                                                             -577.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     82.24


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U598/b (d04non02yd0f0)                                     33.68                5.98 c   546.58 f
  fifo0/U598/o1 (d04non02yd0f0)                                    66.56               42.67 c   589.25 r
  fifo0/N114 (net)                              5        18.04                          0.00     589.25 r
  fifo0/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0h0)       68.29                5.90 c   595.15 r
  data arrival time                                                                              595.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.27     781.27
  clock reconvergence pessimism                                                         0.00     781.27
  clock uncertainty                                                                   -50.00     731.27
  fifo0/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0h0)                           0.00     731.27 r
  clock gating setup time                                                             -53.33     677.94
  data required time                                                                             677.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.94
  data arrival time                                                                             -595.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     82.79


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/route37/b (d04orn02yn0f0)                                 100.53                1.80 c   533.86 r
  fifo1/route37/o (d04orn02yn0f0)                                  13.05               34.19     568.04 r
  fifo1/N128 (net)                              1         4.90                          0.00     568.04 r
  fifo1/route32/a (d04inn00ynuh5)                                  13.05                0.36 &   568.40 r
  fifo1/route32/o1 (d04inn00ynuh5)                                 15.29                9.63 c   578.03 f
  fifo1/n6233 (net)                             5        20.31                          0.00     578.03 f
  fifo1/clk_gate_data_mem_reg_5__3_latch/en (d04cgc01nd0i0)        22.75                5.97 c   584.00 f
  data arrival time                                                                              584.00

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.11     773.11
  clock reconvergence pessimism                                                         0.00     773.11
  clock uncertainty                                                                   -50.00     723.11
  fifo1/clk_gate_data_mem_reg_5__3_latch/clk (d04cgc01nd0i0)                            0.00     723.11 r
  clock gating setup time                                                             -56.25     666.87
  data required time                                                                             666.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             666.87
  data arrival time                                                                             -584.00
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     82.86


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U199/b (d04nan02wn0c0)                                     14.81                0.40 c   521.23 r
  fifo0/U199/o1 (d04nan02wn0c0)                                    11.52               20.74     541.97 f
  fifo0/n1999 (net)                             1         1.07                          0.00     541.97 f
  fifo0/U379/a (d04nab02yn0d0)                                     11.52                0.30 &   542.26 f
  fifo0/U379/out (d04nab02yn0d0)                                   15.23               29.96     572.22 f
  fifo0/n2153 (net)                             1         2.53                          0.00     572.22 f
  fifo0/place571/a (d04inn00yd0f7)                                 15.23                0.47 &   572.69 f
  fifo0/place571/o1 (d04inn00yd0f7)                                34.38               24.42 c   597.12 r
  fifo0/n2348 (net)                             5        19.68                          0.00     597.12 r
  fifo0/clk_gate_data_mem_reg_31__0_latch/en (d04cgc01nd0h0)       42.83               15.20 c   612.32 r
  data arrival time                                                                              612.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.67     793.67
  clock reconvergence pessimism                                                         0.00     793.67
  clock uncertainty                                                                   -50.00     743.67
  fifo0/clk_gate_data_mem_reg_31__0_latch/clk (d04cgc01nd0h0)                           0.00     743.67 r
  clock gating setup time                                                             -48.17     695.50
  data required time                                                                             695.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.50
  data arrival time                                                                             -612.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     83.18


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U119/b (d04non02yd0h5)                                     38.63                0.55 &   555.91 r
  fifo1/U119/o1 (d04non02yd0h5)                                    21.67               19.55 c   575.45 f
  fifo1/N107 (net)                              5        16.51                          0.00     575.45 f
  fifo1/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0h0)         31.72               13.42 c   588.87 f
  data arrival time                                                                              588.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.53     781.53
  clock reconvergence pessimism                                                         0.00     781.53
  clock uncertainty                                                                   -50.00     731.53
  fifo1/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0h0)                             0.00     731.53 r
  clock gating setup time                                                             -59.46     672.07
  data required time                                                                             672.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.07
  data arrival time                                                                             -588.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     83.20


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/route15/a (d04orn02yn0c0)                                  33.60                5.86 c   546.45 f
  fifo0/route15/o (d04orn02yn0c0)                                  11.82               31.27     577.72 f
  fifo0/N110 (net)                              1         3.84                          0.00     577.72 f
  fifo0/route17/a (d04inn00ydui0)                                  11.82                0.79 &   578.51 f
  fifo0/route17/o1 (d04inn00ydui0)                                 27.25               15.89 c   594.40 r
  fifo0/n6508 (net)                             5        26.19                          0.00     594.40 r
  fifo0/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0i0)       38.20                7.66 c   602.07 r
  data arrival time                                                                              602.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.40     779.40
  clock reconvergence pessimism                                                         0.00     779.40
  clock uncertainty                                                                   -50.00     729.40
  fifo0/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0i0)                           0.00     729.40 r
  clock gating setup time                                                             -44.07     685.33
  data required time                                                                             685.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.33
  data arrival time                                                                             -602.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     83.27


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U583/b (d04nob02yn0f0)                                     37.18                4.45 c   526.13 f
  fifo1/U583/out (d04nob02yn0f0)                                   64.23               45.09 c   571.22 r
  fifo1/N119 (net)                              5        18.47                          0.00     571.22 r
  fifo1/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0h0)       71.65               21.31 c   592.54 r
  data arrival time                                                                              592.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.85     778.85
  clock reconvergence pessimism                                                         0.00     778.85
  clock uncertainty                                                                   -50.00     728.85
  fifo1/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0h0)                           0.00     728.85 r
  clock gating setup time                                                             -52.36     676.49
  data required time                                                                             676.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.49
  data arrival time                                                                             -592.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     83.96


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/U468/a (d04non02yd0h5)                                    117.81                9.22 c   568.13 r
  fifo2/U468/o1 (d04non02yd0h5)                                    29.69               17.36 c   585.49 f
  fifo2/N210 (net)                              4        12.27                          0.00     585.49 f
  fifo2/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0h0)       47.07               18.71 c   604.20 f
  data arrival time                                                                              604.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.25     803.25
  clock reconvergence pessimism                                                         0.00     803.25
  clock uncertainty                                                                   -50.00     753.25
  fifo2/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0h0)                           0.00     753.25 r
  clock gating setup time                                                             -65.00     688.25
  data required time                                                                             688.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.25
  data arrival time                                                                             -604.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.05


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U595/b (d04nob02yn0f0)                                     45.21               12.38 c   523.32 f
  fifo0/U595/out (d04nob02yn0f0)                                   70.85               47.91 c   571.23 r
  fifo0/N121 (net)                              5        19.83                          0.00     571.23 r
  fifo0/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0e0)       78.99               18.21 c   589.44 r
  data arrival time                                                                              589.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.57     774.57
  clock reconvergence pessimism                                                         0.00     774.57
  clock uncertainty                                                                   -50.00     724.57
  fifo0/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0e0)                           0.00     724.57 r
  clock gating setup time                                                             -51.04     673.52
  data required time                                                                             673.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.52
  data arrival time                                                                             -589.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.09


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0i0)       53.71               18.15 c   607.66 r
  data arrival time                                                                              607.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.76     790.76
  clock reconvergence pessimism                                                         0.00     790.76
  clock uncertainty                                                                   -50.00     740.76
  fifo2/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0i0)                           0.00     740.76 r
  clock gating setup time                                                             -48.87     691.89
  data required time                                                                             691.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.89
  data arrival time                                                                             -607.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.23


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/place760/a (d04non02yd0h5)                                118.00                9.44 c   568.36 r
  fifo2/place760/o1 (d04non02yd0h5)                                31.53               19.23 c   587.58 f
  fifo2/n4346 (net)                             5        13.65                          0.00     587.58 f
  fifo2/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0h0)       37.33                6.16 c   593.75 f
  data arrival time                                                                              593.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.52     790.52
  clock reconvergence pessimism                                                         0.00     790.52
  clock uncertainty                                                                   -50.00     740.52
  fifo2/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0h0)                           0.00     740.52 r
  clock gating setup time                                                             -62.35     678.17
  data required time                                                                             678.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.17
  data arrival time                                                                             -593.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.43


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           25.97               53.75 c   397.85 f
  fifo0/addr_wr[3] (net)                        6         5.09                          0.00     397.85 f
  fifo0/U583/a (d04inn00ln0a5)                                     26.47                2.41 c   400.26 f
  fifo0/U583/o1 (d04inn00ln0a5)                                    45.45               53.61     453.87 r
  fifo0/n1905 (net)                             2         2.54                          0.00     453.87 r
  fifo0/place512/a (d04non02yn0d5)                                 45.45                0.98 &   454.85 r
  fifo0/place512/o1 (d04non02yn0d5)                                26.68               20.40     475.25 f
  fifo0/n2295 (net)                             1         5.01                          0.00     475.25 f
  fifo0/place252/a (d04nan02yd0h0)                                 26.68                1.60 &   476.85 f
  fifo0/place252/o1 (d04nan02yd0h0)                                34.45               23.68 c   500.54 r
  fifo0/n4100 (net)                             8        30.05                          0.00     500.54 r
  fifo0/U592/b (d04nob02yn0f0)                                     47.40               11.19 c   511.72 r
  fifo0/U592/out (d04nob02yn0f0)                                   18.74               19.17     530.89 f
  fifo0/N119 (net)                              1         3.24                          0.00     530.89 f
  fifo0/route787/a (d04bfn00yduk0)                                 18.74                1.21 &   532.10 f
  fifo0/route787/o (d04bfn00yduk0)                                 13.43               24.61 c   556.71 f
  fifo0/n7281 (net)                             5        25.29                          0.00     556.71 f
  fifo0/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0h0)       37.60               24.46 c   581.17 f
  data arrival time                                                                              581.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.91     776.91
  clock reconvergence pessimism                                                         0.00     776.91
  clock uncertainty                                                                   -50.00     726.91
  fifo0/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0h0)                           0.00     726.91 r
  clock gating setup time                                                             -61.11     665.80
  data required time                                                                             665.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.80
  data arrival time                                                                             -581.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.63


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)       26.02                7.63 c   610.36 f
  data arrival time                                                                              610.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.68     800.68
  clock reconvergence pessimism                                                         0.00     800.68
  clock uncertainty                                                                   -50.00     750.68
  fifo2/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                           0.00     750.68 r
  clock gating setup time                                                             -55.33     695.35
  data required time                                                                             695.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.35
  data arrival time                                                                             -610.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     84.99


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U589/a (d04nob02yn0f0)                                     32.28                0.93 &   553.87 r
  fifo1/U589/out (d04nob02yn0f0)                                   37.63               35.29 c   589.16 r
  fifo1/N126 (net)                              5        10.52                          0.00     589.16 r
  fifo1/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0i0)        38.92                3.42 c   592.59 r
  data arrival time                                                                              592.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    271.89     771.89
  clock reconvergence pessimism                                                         0.00     771.89
  clock uncertainty                                                                   -50.00     721.89
  fifo1/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0i0)                            0.00     721.89 r
  clock gating setup time                                                             -44.29     677.60
  data required time                                                                             677.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.60
  data arrival time                                                                             -592.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     85.02


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U594/b (d04nob02yn0d0)                                     34.43                7.83 c   548.42 f
  fifo0/U594/out (d04nob02yn0d0)                                   24.81               25.20 c   573.62 r
  fifo0/N117 (net)                              2         4.02                          0.00     573.62 r
  fifo0/route25/a (d04bfn00ynud5)                                  24.85                1.33 c   574.95 r
  fifo0/route25/o (d04bfn00ynud5)                                  17.32               21.83 c   596.78 r
  fifo0/n6514 (net)                             2         7.12                          0.00     596.78 r
  fifo0/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0i0)         22.41                9.64 c   606.42 r
  data arrival time                                                                              606.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.28     782.28
  clock reconvergence pessimism                                                         0.00     782.28
  clock uncertainty                                                                   -50.00     732.28
  fifo0/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0i0)                             0.00     732.28 r
  clock gating setup time                                                             -40.83     691.45
  data required time                                                                             691.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.45
  data arrival time                                                                             -606.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     85.03


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U591/a (d04nob02yn0b5)                                     14.81                0.40 c   521.23 r
  fifo0/U591/out (d04nob02yn0b5)                                   20.20               24.47     545.71 r
  fifo0/N126 (net)                              1         1.61                          0.00     545.71 r
  fifo0/post_route6/a (d04bfn00yd0i0)                              20.20                0.39 &   546.10 r
  fifo0/post_route6/o (d04bfn00yd0i0)                              26.13               28.80 c   574.90 r
  fifo0/n18 (net)                               5        26.31                          0.00     574.90 r
  fifo0/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)        51.77               21.90 c   596.79 r
  data arrival time                                                                              596.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.15     781.15
  clock reconvergence pessimism                                                         0.00     781.15
  clock uncertainty                                                                   -50.00     731.15
  fifo0/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                            0.00     731.15 r
  clock gating setup time                                                             -49.32     681.83
  data required time                                                                             681.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.83
  data arrival time                                                                             -596.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     85.04


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/route1/a (d04orn02yn0c0)                                   25.08                0.83 &   457.40 r
  fifo0/route1/o (d04orn02yn0c0)                                   16.31               28.08 c   485.48 r
  fifo0/n3300 (net)                             1         3.42                          0.00     485.48 r
  fifo0/route2/a (d04inn00ynue3)                                   16.37                0.71 c   486.20 r
  fifo0/route2/o1 (d04inn00ynue3)                                   9.45                9.82 c   496.02 f
  fifo0/n6493 (net)                             4         5.20                          0.00     496.02 f
  fifo0/U288/a (d04inn00yn0a5)                                      9.54                0.68 c   496.69 f
  fifo0/U288/o1 (d04inn00yn0a5)                                    30.85               27.75     524.45 r
  fifo0/n10 (net)                               1         3.39                          0.00     524.45 r
  fifo0/U289/b (d04non02yd0f7)                                     30.85                0.41 &   524.86 r
  fifo0/U289/o1 (d04non02yd0f7)                                    33.75               22.47 c   547.33 f
  fifo0/N103 (net)                              5        28.10                          0.00     547.33 f
  fifo0/clk_gate_data_mem_reg_30__2_latch/en (d04cgc01nd0j0)       59.15               29.45 c   576.78 f
  data arrival time                                                                              576.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.32     775.32
  clock reconvergence pessimism                                                         0.00     775.32
  clock uncertainty                                                                   -50.00     725.32
  fifo0/clk_gate_data_mem_reg_30__2_latch/clk (d04cgc01nd0j0)                           0.00     725.32 r
  clock gating setup time                                                             -62.77     662.54
  data required time                                                                             662.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             662.54
  data arrival time                                                                             -576.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     85.77


  Startpoint: fifo1/cnt_data_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_rd_reg_2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.93     336.93
  fifo1/cnt_data_reg_3_/clk (d04fyj43yd0c0)                        43.42                0.00     336.93 r
  fifo1/cnt_data_reg_3_/o (d04fyj43yd0c0)                          18.35               48.90 c   385.83 f
  fifo1/cnt_data[3] (net)                       5         5.06                          0.00     385.83 f
  fifo1/place529/d (d04orn04wn0c0)                                 18.78                1.88 c   387.71 f
  fifo1/place529/o (d04orn04wn0c0)                                 24.54              115.43 c   503.15 f
  fifo1/n2316 (net)                             3         2.95                          0.00     503.15 f
  fifo1/place365/a (d04inn00wn0a5)                                 24.56                0.52 c   503.67 f
  fifo1/place365/o1 (d04inn00wn0a5)                                27.83               40.61     544.28 r
  fifo1/n2238 (net)                             1         1.07                          0.00     544.28 r
  fifo1/post_place63/b (d04ann02yn0b3)                             27.83                0.28 &   544.55 r
  fifo1/post_place63/o (d04ann02yn0b3)                             28.49               42.99     587.55 r
  fifo1/n2423 (net)                             1         4.66                          0.00     587.55 r
  fifo1/post_place62/a (d04non02yd0h5)                             28.49                0.69 &   588.23 r
  fifo1/post_place62/o1 (d04non02yd0h5)                            13.06               11.89 c   600.13 f
  fifo1/n2319 (net)                             5         6.33                          0.00     600.13 f
  fifo1/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0h0)            13.48                1.31 c   601.44 f
  data arrival time                                                                              601.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.16     791.16
  clock reconvergence pessimism                                                         0.00     791.16
  clock uncertainty                                                                   -50.00     741.16
  fifo1/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0h0)                                0.00     741.16 r
  clock gating setup time                                                             -53.87     687.30
  data required time                                                                             687.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.30
  data arrival time                                                                             -601.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     85.86


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U109/b (d04non02yn0d5)                                     16.22                3.75 c   548.44 f
  fifo1/U109/o1 (d04non02yn0d5)                                    27.73               23.13 c   571.57 r
  fifo1/N129 (net)                              3         6.46                          0.00     571.57 r
  fifo1/route45/a (d04bfn00yduk0)                                  28.08                0.64 c   572.21 r
  fifo1/route45/o (d04bfn00yduk0)                                  16.98               24.46 c   596.67 r
  fifo1/n6241 (net)                             3        21.11                          0.00     596.67 r
  fifo1/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)        25.58               10.23 c   606.90 r
  data arrival time                                                                              606.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.27     784.27
  clock reconvergence pessimism                                                         0.00     784.27
  clock uncertainty                                                                   -50.00     734.27
  fifo1/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                            0.00     734.27 r
  clock gating setup time                                                             -41.36     692.92
  data required time                                                                             692.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.92
  data arrival time                                                                             -606.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.02


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/U468/a (d04non02yd0h5)                                    117.81                9.22 c   568.13 r
  fifo2/U468/o1 (d04non02yd0h5)                                    29.69               17.36 c   585.49 f
  fifo2/N210 (net)                              4        12.27                          0.00     585.49 f
  fifo2/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0i0)         48.18               21.34 c   606.83 f
  data arrival time                                                                              606.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.41     810.41
  clock reconvergence pessimism                                                         0.00     810.41
  clock uncertainty                                                                   -50.00     760.41
  fifo2/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0i0)                             0.00     760.41 r
  clock gating setup time                                                             -67.25     693.16
  data required time                                                                             693.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.16
  data arrival time                                                                             -606.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.33


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U582/b (d04nob02yn0f0)                                     37.33                4.90 c   526.57 f
  fifo1/U582/out (d04nob02yn0f0)                                   75.00               55.96 c   582.53 r
  fifo1/N125 (net)                              5        22.42                          0.00     582.53 r
  fifo1/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)        77.13               12.26 c   594.79 r
  data arrival time                                                                              594.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.15     785.15
  clock reconvergence pessimism                                                         0.00     785.15
  clock uncertainty                                                                   -50.00     735.15
  fifo1/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                            0.00     735.15 r
  clock gating setup time                                                             -54.02     681.13
  data required time                                                                             681.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.13
  data arrival time                                                                             -594.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.34


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/U468/a (d04non02yd0h5)                                    117.81                9.22 c   568.13 r
  fifo2/U468/o1 (d04non02yd0h5)                                    29.69               17.36 c   585.49 f
  fifo2/N210 (net)                              4        12.27                          0.00     585.49 f
  fifo2/clk_gate_data_mem_reg_10__6_latch/en (d04cgc01nd0h0)       48.15               21.24 c   606.72 f
  data arrival time                                                                              606.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.39     810.39
  clock reconvergence pessimism                                                         0.00     810.39
  clock uncertainty                                                                   -50.00     760.39
  fifo2/clk_gate_data_mem_reg_10__6_latch/clk (d04cgc01nd0h0)                           0.00     760.39 r
  clock gating setup time                                                             -67.24     693.15
  data required time                                                                             693.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.15
  data arrival time                                                                             -606.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.43


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U603/a (d04non02yn0f0)                                     34.86                8.91 c   549.51 f
  fifo0/U603/o1 (d04non02yn0f0)                                    34.38               26.81 c   576.32 r
  fifo0/N116 (net)                              4         8.04                          0.00     576.32 r
  fifo0/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0f0)       36.46                5.45 c   581.77 r
  data arrival time                                                                              581.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    261.36     761.36
  clock reconvergence pessimism                                                         0.00     761.36
  clock uncertainty                                                                   -50.00     711.36
  fifo0/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0f0)                           0.00     711.36 r
  clock gating setup time                                                             -43.16     668.20
  data required time                                                                             668.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.20
  data arrival time                                                                             -581.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.43


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_rd_reg_5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U1059/d (d04nak24wn0c0)                                    36.84                0.43 &   427.46 r
  fifo2/U1059/o1 (d04nak24wn0c0)                                   19.12              126.34     553.80 f
  fifo2/n3787 (net)                             1         3.37                          0.00     553.80 f
  fifo2/U708/b (d04ann02yd0k0)                                     19.12                0.50 &   554.30 f
  fifo2/U708/o (d04ann02yd0k0)                                     18.57               24.86 c   579.17 f
  fifo2/n4344 (net)                            16        48.19                          0.00     579.17 f
  fifo2/clk_gate_data_rd_reg_5_latch/en (d04cgc01nd0h0)            68.37               21.44 c   600.61 f
  data arrival time                                                                              600.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.72     812.72
  clock reconvergence pessimism                                                         0.00     812.72
  clock uncertainty                                                                   -50.00     762.72
  fifo2/clk_gate_data_rd_reg_5_latch/clk (d04cgc01nd0h0)                                0.00     762.72 r
  clock gating setup time                                                             -75.60     687.12
  data required time                                                                             687.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.12
  data arrival time                                                                             -600.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.52


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0h0)       41.41               18.26 c   608.81 r
  data arrival time                                                                              608.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.37     791.37
  clock reconvergence pessimism                                                         0.00     791.37
  clock uncertainty                                                                   -50.00     741.37
  fifo2/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0h0)                           0.00     741.37 r
  clock gating setup time                                                             -46.04     695.33
  data required time                                                                             695.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.33
  data arrival time                                                                             -608.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     86.52


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/U290/a (d04non02yd0c5)                                     25.08                0.79 &   457.36 r
  fifo0/U290/o1 (d04non02yd0c5)                                    28.40               16.30     473.67 f
  fifo0/n3600 (net)                             4         3.29                          0.00     473.67 f
  fifo0/U291/a (d04inn00wn0a5)                                     28.40                0.21 &   473.88 f
  fifo0/U291/o1 (d04inn00wn0a5)                                    26.32               41.24     515.12 r
  fifo0/n12 (net)                               1         0.91                          0.00     515.12 r
  fifo0/place79/b (d04orn02yn0c0)                                  26.32                0.11 &   515.23 r
  fifo0/place79/o (d04orn02yn0c0)                                  17.57               33.71     548.94 r
  fifo0/n2208 (net)                             1         3.26                          0.00     548.94 r
  fifo0/place407/a (d04inn00ynuf5)                                 17.57                0.49 &   549.43 r
  fifo0/place407/o1 (d04inn00ynuf5)                                29.06               15.97 c   565.40 f
  fifo0/n2086 (net)                             5        29.74                          0.00     565.40 f
  fifo0/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0h0)         42.42               16.99 c   582.39 f
  data arrival time                                                                              582.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.83     787.83
  clock reconvergence pessimism                                                         0.00     787.83
  clock uncertainty                                                                   -50.00     737.83
  fifo0/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0h0)                             0.00     737.83 r
  clock gating setup time                                                             -68.40     669.43
  data required time                                                                             669.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.43
  data arrival time                                                                             -582.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.03


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_5__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U604/a (d04non02yn0e0)                                    118.05                2.71 &   557.15 r
  fifo0/U604/o1 (d04non02yn0e0)                                    46.86               36.13 c   593.28 f
  fifo0/N128 (net)                              5        15.30                          0.00     593.28 f
  fifo0/clk_gate_data_mem_reg_5__latch/en (d04cgc01nd0i0)          48.30                3.21 c   596.49 f
  data arrival time                                                                              596.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.32     800.32
  clock reconvergence pessimism                                                         0.00     800.32
  clock uncertainty                                                                   -50.00     750.32
  fifo0/clk_gate_data_mem_reg_5__latch/clk (d04cgc01nd0i0)                              0.00     750.32 r
  clock gating setup time                                                             -66.67     683.66
  data required time                                                                             683.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.66
  data arrival time                                                                             -596.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.16


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_10__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                           43.32               63.58 c   395.99 f
  fifo2/addr_wr[1] (net)                        9        11.75                          0.00     395.99 f
  fifo2/place267/a (d04inn00ln0a5)                                 43.89                1.12 c   397.11 f
  fifo2/place267/o1 (d04inn00ln0a5)                                66.77               81.80     478.92 r
  fifo2/n10603 (net)                            3         3.76                          0.00     478.92 r
  fifo2/U1901/b (d04non02yn0d0)                                    66.77                1.09 &   480.01 r
  fifo2/U1901/o1 (d04non02yn0d0)                                   21.21               19.38 c   499.39 f
  fifo2/n753 (net)                              3         3.51                          0.00     499.39 f
  fifo2/place744/a (d04inn00ynub3)                                 21.24                0.56 c   499.95 f
  fifo2/place744/o1 (d04inn00ynub3)                               108.31               58.96 c   558.91 r
  fifo2/n3830 (net)                             3        24.02                          0.00     558.91 r
  fifo2/place760/a (d04non02yd0h5)                                118.00                9.44 c   568.36 r
  fifo2/place760/o1 (d04non02yd0h5)                                31.53               19.23 c   587.58 f
  fifo2/n4346 (net)                             5        13.65                          0.00     587.58 f
  fifo2/clk_gate_data_mem_reg_10__5_latch/en (d04cgc01nd0i0)       43.45               12.59 c   600.18 f
  data arrival time                                                                              600.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.04     802.04
  clock reconvergence pessimism                                                         0.00     802.04
  clock uncertainty                                                                   -50.00     752.04
  fifo2/clk_gate_data_mem_reg_10__5_latch/clk (d04cgc01nd0i0)                           0.00     752.04 r
  clock gating setup time                                                             -64.65     687.39
  data required time                                                                             687.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.39
  data arrival time                                                                             -600.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.21


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U589/a (d04nob02yn0f0)                                     32.28                0.93 &   553.87 r
  fifo1/U589/out (d04nob02yn0f0)                                   37.63               35.29 c   589.16 r
  fifo1/N126 (net)                              5        10.52                          0.00     589.16 r
  fifo1/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0e0)        38.94                3.50 c   592.66 r
  data arrival time                                                                              592.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    271.64     771.64
  clock reconvergence pessimism                                                         0.00     771.64
  clock uncertainty                                                                   -50.00     721.64
  fifo1/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0e0)                            0.00     721.64 r
  clock gating setup time                                                             -41.55     680.09
  data required time                                                                             680.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.09
  data arrival time                                                                             -592.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.43


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__6_latch/en (d04cgc01nd0h0)       62.49               24.56 c   605.81 r
  data arrival time                                                                              605.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.90     793.90
  clock reconvergence pessimism                                                         0.00     793.90
  clock uncertainty                                                                   -50.00     743.90
  fifo2/clk_gate_data_mem_reg_26__6_latch/clk (d04cgc01nd0h0)                           0.00     743.90 r
  clock gating setup time                                                             -50.63     693.27
  data required time                                                                             693.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.27
  data arrival time                                                                             -605.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.47


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U540/a (d04non02yn0d0)                                     31.65                1.37 &   456.79 r
  fifo0/U540/o1 (d04non02yn0d0)                                    14.31               15.07 c   471.86 f
  fifo0/n3400 (net)                             4         4.40                          0.00     471.86 f
  fifo0/U227/a (d04inn00wn0a5)                                     14.34                0.47 c   472.32 f
  fifo0/U227/o1 (d04inn00wn0a5)                                    48.61               50.29     522.61 r
  fifo0/n2020 (net)                             1         2.44                          0.00     522.61 r
  fifo0/U196/a (d04non02yd0f0)                                     48.61                0.30 &   522.91 r
  fifo0/U196/o1 (d04non02yd0f0)                                    38.28               26.07 c   548.99 f
  fifo0/N131 (net)                              5        19.34                          0.00     548.99 f
  fifo0/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0h0)        61.28               29.53 c   578.52 f
  data arrival time                                                                              578.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.54     792.54
  clock reconvergence pessimism                                                         0.00     792.54
  clock uncertainty                                                                   -50.00     742.54
  fifo0/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0h0)                            0.00     742.54 r
  clock gating setup time                                                             -76.31     666.22
  data required time                                                                             666.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             666.22
  data arrival time                                                                             -578.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.70


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/U290/a (d04non02yd0c5)                                     25.08                0.79 &   457.36 r
  fifo0/U290/o1 (d04non02yd0c5)                                    28.40               16.30     473.67 f
  fifo0/n3600 (net)                             4         3.29                          0.00     473.67 f
  fifo0/U291/a (d04inn00wn0a5)                                     28.40                0.21 &   473.88 f
  fifo0/U291/o1 (d04inn00wn0a5)                                    26.32               41.24     515.12 r
  fifo0/n12 (net)                               1         0.91                          0.00     515.12 r
  fifo0/place79/b (d04orn02yn0c0)                                  26.32                0.11 &   515.23 r
  fifo0/place79/o (d04orn02yn0c0)                                  17.57               33.71     548.94 r
  fifo0/n2208 (net)                             1         3.26                          0.00     548.94 r
  fifo0/place407/a (d04inn00ynuf5)                                 17.57                0.49 &   549.43 r
  fifo0/place407/o1 (d04inn00ynuf5)                                29.06               15.97 c   565.40 f
  fifo0/n2086 (net)                             5        29.74                          0.00     565.40 f
  fifo0/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0h0)       40.52                9.89 c   575.30 f
  data arrival time                                                                              575.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.77     774.77
  clock reconvergence pessimism                                                         0.00     774.77
  clock uncertainty                                                                   -50.00     724.77
  fifo0/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0h0)                           0.00     724.77 r
  clock gating setup time                                                             -61.71     663.07
  data required time                                                                             663.07
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             663.07
  data arrival time                                                                             -575.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.77


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U589/a (d04nob02yn0f0)                                     32.28                0.93 &   553.87 r
  fifo1/U589/out (d04nob02yn0f0)                                   37.63               35.29 c   589.16 r
  fifo1/N126 (net)                              5        10.52                          0.00     589.16 r
  fifo1/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0d0)          38.47                2.21 c   591.38 r
  data arrival time                                                                              591.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.95     772.95
  clock reconvergence pessimism                                                         0.00     772.95
  clock uncertainty                                                                   -50.00     722.95
  fifo1/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0d0)                              0.00     722.95 r
  clock gating setup time                                                             -43.75     679.20
  data required time                                                                             679.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.20
  data arrival time                                                                             -591.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.83


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_16__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U594/b (d04nob02yn0d0)                                     34.43                7.83 c   548.42 f
  fifo0/U594/out (d04nob02yn0d0)                                   24.81               25.20 c   573.62 r
  fifo0/N117 (net)                              2         4.02                          0.00     573.62 r
  fifo0/route24/a (d04bfn00ynud5)                                  24.85                1.33 c   574.95 r
  fifo0/route24/o (d04bfn00ynud5)                                  20.83               24.38 c   599.33 r
  fifo0/n6513 (net)                             3         8.90                          0.00     599.33 r
  fifo0/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0h0)       22.30                3.33 c   602.66 r
  data arrival time                                                                              602.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.15     781.15
  clock reconvergence pessimism                                                         0.00     781.15
  clock uncertainty                                                                   -50.00     731.15
  fifo0/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0h0)                           0.00     731.15 r
  clock gating setup time                                                             -40.55     690.60
  data required time                                                                             690.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.60
  data arrival time                                                                             -602.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.93


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_18__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U581/b (d04nob02yd0f5)                                     32.64                4.55 c   545.14 f
  fifo0/U581/out (d04nob02yd0f5)                                   70.60               43.68 c   588.82 r
  fifo0/N115 (net)                              5        23.35                          0.00     588.82 r
  fifo0/clk_gate_data_mem_reg_18__latch/en (d04cgc01nd0j0)         75.68                4.30 c   593.12 r
  data arrival time                                                                              593.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.51     781.51
  clock reconvergence pessimism                                                         0.00     781.51
  clock uncertainty                                                                   -50.00     731.51
  fifo0/clk_gate_data_mem_reg_18__latch/clk (d04cgc01nd0j0)                             0.00     731.51 r
  clock gating setup time                                                             -50.42     681.09
  data required time                                                                             681.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.09
  data arrival time                                                                             -593.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     87.97


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U592/b (d04nob02yn0f0)                                     16.89                5.12 c   549.81 f
  fifo1/U592/out (d04nob02yn0f0)                                   14.73               17.59     567.39 r
  fifo1/N127 (net)                              1         3.03                          0.00     567.39 r
  fifo1/route34/a (d04bfn00yd0k0)                                  14.73                0.48 &   567.88 r
  fifo1/route34/o (d04bfn00yd0k0)                                  15.28               22.61 c   590.49 r
  fifo1/n6228 (net)                             5        18.67                          0.00     590.49 r
  fifo1/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0e0)        22.27                7.19 c   597.68 r
  data arrival time                                                                              597.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    271.58     771.58
  clock reconvergence pessimism                                                         0.00     771.58
  clock uncertainty                                                                   -50.00     721.58
  fifo1/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0e0)                            0.00     721.58 r
  clock gating setup time                                                             -35.87     685.71
  data required time                                                                             685.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.71
  data arrival time                                                                             -597.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.03


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U582/b (d04nob02yn0f0)                                     37.33                4.90 c   526.57 f
  fifo1/U582/out (d04nob02yn0f0)                                   75.00               55.96 c   582.53 r
  fifo1/N125 (net)                              5        22.42                          0.00     582.53 r
  fifo1/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0e0)          76.82               10.16 c   592.69 r
  data arrival time                                                                              592.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.38     781.38
  clock reconvergence pessimism                                                         0.00     781.38
  clock uncertainty                                                                   -50.00     731.38
  fifo1/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0e0)                              0.00     731.38 r
  clock gating setup time                                                             -50.61     680.77
  data required time                                                                             680.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.77
  data arrival time                                                                             -592.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.07


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__4_latch/en (d04cgc01nd0h0)       42.21               20.77 c   611.32 r
  data arrival time                                                                              611.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.58     796.58
  clock reconvergence pessimism                                                         0.00     796.58
  clock uncertainty                                                                   -50.00     746.58
  fifo2/clk_gate_data_mem_reg_27__4_latch/clk (d04cgc01nd0h0)                           0.00     746.58 r
  clock gating setup time                                                             -47.01     699.57
  data required time                                                                             699.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.57
  data arrival time                                                                             -611.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.25


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/post_place255/b (d04non02yn0d5)                           100.67                2.02 c   534.08 r
  fifo1/post_place255/o1 (d04non02yn0d5)                           42.55               35.89 c   569.97 f
  fifo1/n2622 (net)                             4        10.93                          0.00     569.97 f
  fifo1/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0h0)       45.80                6.54 c   576.51 f
  data arrival time                                                                              576.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.98     781.98
  clock reconvergence pessimism                                                         0.00     781.98
  clock uncertainty                                                                   -50.00     731.98
  fifo1/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0h0)                           0.00     731.98 r
  clock gating setup time                                                             -67.20     664.77
  data required time                                                                             664.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             664.77
  data arrival time                                                                             -576.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.27


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__5_latch/en (d04cgc01nd0h0)       53.94               18.74 c   608.25 r
  data arrival time                                                                              608.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.28     796.28
  clock reconvergence pessimism                                                         0.00     796.28
  clock uncertainty                                                                   -50.00     746.28
  fifo2/clk_gate_data_mem_reg_14__5_latch/clk (d04cgc01nd0h0)                           0.00     746.28 r
  clock gating setup time                                                             -49.74     696.54
  data required time                                                                             696.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.54
  data arrival time                                                                             -608.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.29


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/place200/a (d04inn00yn0b5)                                 90.39                3.61 c   427.32 r
  fifo0/place200/o1 (d04inn00yn0b5)                                26.69               20.57     447.89 f
  fifo0/n1397 (net)                             3         3.31                          0.00     447.89 f
  fifo0/U540/b (d04non02yn0d0)                                     26.69                0.36 &   448.25 f
  fifo0/U540/o1 (d04non02yn0d0)                                    30.92               28.46 c   476.70 r
  fifo0/n3400 (net)                             4         5.72                          0.00     476.70 r
  fifo0/U541/a (d04inn00wn0a5)                                     30.93                0.51 c   477.22 r
  fifo0/U541/o1 (d04inn00wn0a5)                                    24.84               35.46     512.68 f
  fifo0/n2700 (net)                             1         1.82                          0.00     512.68 f
  fifo0/U542/b (d04non02yn0d5)                                     24.84                0.47 &   513.15 f
  fifo0/U542/o1 (d04non02yn0d5)                                    81.48               48.12 c   561.27 r
  fifo0/N107 (net)                              5        19.39                          0.00     561.27 r
  fifo0/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0b0)       87.22               12.30 c   573.58 r
  data arrival time                                                                              573.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    263.87     763.87
  clock reconvergence pessimism                                                         0.00     763.87
  clock uncertainty                                                                   -50.00     713.87
  fifo0/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0b0)                           0.00     713.87 r
  clock gating setup time                                                             -51.97     661.90
  data required time                                                                             661.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.90
  data arrival time                                                                             -573.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.32


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/route1/a (d04orn02yn0c0)                                   25.08                0.83 &   457.40 r
  fifo0/route1/o (d04orn02yn0c0)                                   16.31               28.08 c   485.48 r
  fifo0/n3300 (net)                             1         3.42                          0.00     485.48 r
  fifo0/route2/a (d04inn00ynue3)                                   16.37                0.71 c   486.20 r
  fifo0/route2/o1 (d04inn00ynue3)                                   9.45                9.82 c   496.02 f
  fifo0/n6493 (net)                             4         5.20                          0.00     496.02 f
  fifo0/U288/a (d04inn00yn0a5)                                      9.54                0.68 c   496.69 f
  fifo0/U288/o1 (d04inn00yn0a5)                                    30.85               27.75     524.45 r
  fifo0/n10 (net)                               1         3.39                          0.00     524.45 r
  fifo0/U289/b (d04non02yd0f7)                                     30.85                0.41 &   524.86 r
  fifo0/U289/o1 (d04non02yd0f7)                                    33.75               22.47 c   547.33 f
  fifo0/N103 (net)                              5        28.10                          0.00     547.33 f
  fifo0/clk_gate_data_mem_reg_30__1_latch/en (d04cgc01nd0h0)       52.73               17.29 c   564.61 f
  data arrival time                                                                              564.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.47     773.47
  clock reconvergence pessimism                                                         0.00     773.47
  clock uncertainty                                                                   -50.00     723.47
  fifo0/clk_gate_data_mem_reg_30__1_latch/clk (d04cgc01nd0h0)                           0.00     723.47 r
  clock gating setup time                                                             -70.50     652.98
  data required time                                                                             652.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             652.98
  data arrival time                                                                             -564.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.36


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__6_latch/en (d04cgc01nd0h0)       57.18               16.49 c   614.53 r
  data arrival time                                                                              614.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.39     802.39
  clock reconvergence pessimism                                                         0.00     802.39
  clock uncertainty                                                                   -50.00     752.39
  fifo2/clk_gate_data_mem_reg_22__6_latch/clk (d04cgc01nd0h0)                           0.00     752.39 r
  clock gating setup time                                                             -49.44     702.95
  data required time                                                                             702.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.95
  data arrival time                                                                             -614.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.42


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U25/b (d04non02yd0f7)                                      79.62                1.85 c   501.74 r
  fifo0/U25/o1 (d04non02yd0f7)                                     37.81               29.65 c   531.40 f
  fifo0/N108 (net)                              5        21.78                          0.00     531.40 f
  fifo0/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0h0)       67.32               34.58 c   565.97 f
  data arrival time                                                                              565.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.60     776.60
  clock reconvergence pessimism                                                         0.00     776.60
  clock uncertainty                                                                   -50.00     726.60
  fifo0/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0h0)                           0.00     726.60 r
  clock gating setup time                                                             -72.19     654.41
  data required time                                                                             654.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             654.41
  data arrival time                                                                             -565.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.44


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U592/b (d04nob02yn0f0)                                     16.89                5.12 c   549.81 f
  fifo1/U592/out (d04nob02yn0f0)                                   14.73               17.59     567.39 r
  fifo1/N127 (net)                              1         3.03                          0.00     567.39 r
  fifo1/route34/a (d04bfn00yd0k0)                                  14.73                0.48 &   567.88 r
  fifo1/route34/o (d04bfn00yd0k0)                                  15.28               22.61 c   590.49 r
  fifo1/n6228 (net)                             5        18.67                          0.00     590.49 r
  fifo1/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0e0)          22.27                7.14 c   597.63 r
  data arrival time                                                                              597.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.13     772.13
  clock reconvergence pessimism                                                         0.00     772.13
  clock uncertainty                                                                   -50.00     722.13
  fifo1/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0e0)                              0.00     722.13 r
  clock gating setup time                                                             -36.03     686.09
  data required time                                                                             686.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.09
  data arrival time                                                                             -597.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     88.46


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0h0)       53.46               17.25 c   606.75 r
  data arrival time                                                                              606.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.56     794.56
  clock reconvergence pessimism                                                         0.00     794.56
  clock uncertainty                                                                   -50.00     744.56
  fifo2/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0h0)                           0.00     744.56 r
  clock gating setup time                                                             -48.63     695.93
  data required time                                                                             695.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.93
  data arrival time                                                                             -606.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.18


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0d0)         62.66               13.63 c   566.23 r
  data arrival time                                                                              566.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    255.44     755.44
  clock reconvergence pessimism                                                         0.00     755.44
  clock uncertainty                                                                   -50.00     705.44
  fifo2/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0d0)                             0.00     705.44 r
  clock gating setup time                                                             -49.95     655.50
  data required time                                                                             655.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             655.50
  data arrival time                                                                             -566.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.26


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U591/b (d04nob02yd0g0)                                     16.81                4.90 c   549.59 f
  fifo1/U591/out (d04nob02yd0g0)                                   58.09               34.57 c   584.16 r
  fifo1/N131 (net)                              5        27.12                          0.00     584.16 r
  fifo1/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0e0)          62.72                8.06 c   592.22 r
  data arrival time                                                                              592.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.92     778.92
  clock reconvergence pessimism                                                         0.00     778.92
  clock uncertainty                                                                   -50.00     728.92
  fifo1/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0e0)                              0.00     728.92 r
  clock gating setup time                                                             -47.35     681.57
  data required time                                                                             681.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.57
  data arrival time                                                                             -592.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.35


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U591/b (d04nob02yd0g0)                                     16.81                4.90 c   549.59 f
  fifo1/U591/out (d04nob02yd0g0)                                   58.09               34.57 c   584.16 r
  fifo1/N131 (net)                              5        27.12                          0.00     584.16 r
  fifo1/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0h0)        65.97               15.86 c   600.02 r
  data arrival time                                                                              600.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.10     792.10
  clock reconvergence pessimism                                                         0.00     792.10
  clock uncertainty                                                                   -50.00     742.10
  fifo1/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0h0)                            0.00     742.10 r
  clock gating setup time                                                             -52.51     689.59
  data required time                                                                             689.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.59
  data arrival time                                                                             -600.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.57


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__4_latch/en (d04cgc01nd0h0)        30.10               13.84 c   604.92 r
  data arrival time                                                                              604.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.46     785.46
  clock reconvergence pessimism                                                         0.00     785.46
  clock uncertainty                                                                   -50.00     735.46
  fifo2/clk_gate_data_mem_reg_2__4_latch/clk (d04cgc01nd0h0)                            0.00     735.46 r
  clock gating setup time                                                             -40.78     694.69
  data required time                                                                             694.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.69
  data arrival time                                                                             -604.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.77


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__7_latch/en (d04cgc01nd0c0)       44.44                4.28 c   593.78 r
  data arrival time                                                                              593.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.51     778.51
  clock reconvergence pessimism                                                         0.00     778.51
  clock uncertainty                                                                   -50.00     728.51
  fifo2/clk_gate_data_mem_reg_14__7_latch/clk (d04cgc01nd0c0)                           0.00     728.51 r
  clock gating setup time                                                             -44.95     683.56
  data required time                                                                             683.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.56
  data arrival time                                                                             -593.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.77


  Startpoint: fifo1/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.25     335.25
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         42.91                0.00     335.25 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                           48.38               59.08 c   394.33 r
  fifo1/addr_wr[3] (net)                        6         5.33                          0.00     394.33 r
  fifo1/U585/a (d04nab02wn0b0)                                     48.86                0.95 c   395.28 r
  fifo1/U585/out (d04nab02wn0b0)                                   47.56               68.79     464.07 r
  fifo1/n3200 (net)                             1         2.20                          0.00     464.07 r
  fifo1/U586/a (d04nab02yd0i0)                                     47.56                0.62 &   464.69 r
  fifo1/U586/out (d04nab02yd0i0)                                   26.92               35.01 c   499.70 r
  fifo1/n4200 (net)                             8        18.86                          0.00     499.70 r
  fifo1/U593/b (d04nob02yn0b5)                                     32.89                7.41 c   507.10 r
  fifo1/U593/out (d04nob02yn0b5)                                   18.32               19.74     526.85 f
  fifo1/N113 (net)                              1         1.45                          0.00     526.85 f
  fifo1/route650/a (d04bfn00yd0i0)                                 18.32                0.10 &   526.95 f
  fifo1/route650/o (d04bfn00yd0i0)                                 24.09               33.07 c   560.02 f
  fifo1/n6853 (net)                             5        27.60                          0.00     560.02 f
  fifo1/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0b0)       38.51               16.15 c   576.17 f
  data arrival time                                                                              576.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.21     778.21
  clock reconvergence pessimism                                                         0.00     778.21
  clock uncertainty                                                                   -50.00     728.21
  fifo1/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0b0)                           0.00     728.21 r
  clock gating setup time                                                             -62.08     666.13
  data required time                                                                             666.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             666.13
  data arrival time                                                                             -576.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     89.97


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U591/a (d04nob02yn0b5)                                     14.81                0.40 c   521.23 r
  fifo0/U591/out (d04nob02yn0b5)                                   20.20               24.47     545.71 r
  fifo0/N126 (net)                              1         1.61                          0.00     545.71 r
  fifo0/post_route6/a (d04bfn00yd0i0)                              20.20                0.39 &   546.10 r
  fifo0/post_route6/o (d04bfn00yd0i0)                              26.13               28.80 c   574.90 r
  fifo0/n18 (net)                               5        26.31                          0.00     574.90 r
  fifo0/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0c0)        31.99                4.60 c   579.49 r
  data arrival time                                                                              579.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    260.64     760.64
  clock reconvergence pessimism                                                         0.00     760.64
  clock uncertainty                                                                   -50.00     710.64
  fifo0/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0c0)                            0.00     710.64 r
  clock gating setup time                                                             -41.10     669.54
  data required time                                                                             669.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.54
  data arrival time                                                                             -579.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.05


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__5_latch/en (d04cgc01nd0i0)       57.38               13.56 c   611.60 r
  data arrival time                                                                              611.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.16     802.16
  clock reconvergence pessimism                                                         0.00     802.16
  clock uncertainty                                                                   -50.00     752.16
  fifo2/clk_gate_data_mem_reg_22__5_latch/clk (d04cgc01nd0i0)                           0.00     752.16 r
  clock gating setup time                                                             -50.38     701.78
  data required time                                                                             701.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.78
  data arrival time                                                                             -611.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.18


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U582/b (d04nob02yn0f0)                                     37.33                4.90 c   526.57 f
  fifo1/U582/out (d04nob02yn0f0)                                   75.00               55.96 c   582.53 r
  fifo1/N125 (net)                              5        22.42                          0.00     582.53 r
  fifo1/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0h0)        76.67                9.94 c   592.47 r
  data arrival time                                                                              592.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.30     787.30
  clock reconvergence pessimism                                                         0.00     787.30
  clock uncertainty                                                                   -50.00     737.30
  fifo1/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0h0)                            0.00     737.30 r
  clock gating setup time                                                             -54.63     682.67
  data required time                                                                             682.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.67
  data arrival time                                                                             -592.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.20


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_23__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/route15/a (d04orn02yn0c0)                                  33.60                5.86 c   546.45 f
  fifo0/route15/o (d04orn02yn0c0)                                  11.82               31.27     577.72 f
  fifo0/N110 (net)                              1         3.84                          0.00     577.72 f
  fifo0/route17/a (d04inn00ydui0)                                  11.82                0.79 &   578.51 f
  fifo0/route17/o1 (d04inn00ydui0)                                 27.25               15.89 c   594.40 r
  fifo0/n6508 (net)                             5        26.19                          0.00     594.40 r
  fifo0/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0h0)       34.16                5.29 c   599.69 r
  data arrival time                                                                              599.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.40     784.40
  clock reconvergence pessimism                                                         0.00     784.40
  clock uncertainty                                                                   -50.00     734.40
  fifo0/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0h0)                           0.00     734.40 r
  clock gating setup time                                                             -44.13     690.27
  data required time                                                                             690.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.27
  data arrival time                                                                             -599.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.58


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U199/b (d04nan02wn0c0)                                     14.81                0.40 c   521.23 r
  fifo0/U199/o1 (d04nan02wn0c0)                                    11.52               20.74     541.97 f
  fifo0/n1999 (net)                             1         1.07                          0.00     541.97 f
  fifo0/U379/a (d04nab02yn0d0)                                     11.52                0.30 &   542.26 f
  fifo0/U379/out (d04nab02yn0d0)                                   15.23               29.96     572.22 f
  fifo0/n2153 (net)                             1         2.53                          0.00     572.22 f
  fifo0/place571/a (d04inn00yd0f7)                                 15.23                0.47 &   572.69 f
  fifo0/place571/o1 (d04inn00yd0f7)                                34.38               24.42 c   597.12 r
  fifo0/n2348 (net)                             5        19.68                          0.00     597.12 r
  fifo0/clk_gate_data_mem_reg_31__3_latch/en (d04cgc01nd0h0)       36.01                2.09 c   599.21 r
  data arrival time                                                                              599.21

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.19     784.19
  clock reconvergence pessimism                                                         0.00     784.19
  clock uncertainty                                                                   -50.00     734.19
  fifo0/clk_gate_data_mem_reg_31__3_latch/clk (d04cgc01nd0h0)                           0.00     734.19 r
  clock gating setup time                                                             -44.31     689.87
  data required time                                                                             689.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.87
  data arrival time                                                                             -599.21
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.67


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U365/a (d04non02yd0f7)                                     37.57                4.01 c   514.95 f
  fifo0/U365/o1 (d04non02yd0f7)                                    46.28               32.21 c   547.16 r
  fifo0/N118 (net)                              5        20.40                          0.00     547.16 r
  fifo0/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0b0)       72.75               29.91 c   577.07 r
  data arrival time                                                                              577.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.59     767.59
  clock reconvergence pessimism                                                         0.00     767.59
  clock uncertainty                                                                   -50.00     717.59
  fifo0/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0b0)                           0.00     717.59 r
  clock gating setup time                                                             -49.85     667.75
  data required time                                                                             667.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.75
  data arrival time                                                                             -577.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.68


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           25.97               53.75 c   397.85 f
  fifo0/addr_wr[3] (net)                        6         5.09                          0.00     397.85 f
  fifo0/U583/a (d04inn00ln0a5)                                     26.47                2.41 c   400.26 f
  fifo0/U583/o1 (d04inn00ln0a5)                                    45.45               53.61     453.87 r
  fifo0/n1905 (net)                             2         2.54                          0.00     453.87 r
  fifo0/place512/a (d04non02yn0d5)                                 45.45                0.98 &   454.85 r
  fifo0/place512/o1 (d04non02yn0d5)                                26.68               20.40     475.25 f
  fifo0/n2295 (net)                             1         5.01                          0.00     475.25 f
  fifo0/place252/a (d04nan02yd0h0)                                 26.68                1.60 &   476.85 f
  fifo0/place252/o1 (d04nan02yd0h0)                                34.45               23.68 c   500.54 r
  fifo0/n4100 (net)                             8        30.05                          0.00     500.54 r
  fifo0/U592/b (d04nob02yn0f0)                                     47.40               11.19 c   511.72 r
  fifo0/U592/out (d04nob02yn0f0)                                   18.74               19.17     530.89 f
  fifo0/N119 (net)                              1         3.24                          0.00     530.89 f
  fifo0/route787/a (d04bfn00yduk0)                                 18.74                1.21 &   532.10 f
  fifo0/route787/o (d04bfn00yduk0)                                 13.43               24.61 c   556.71 f
  fifo0/n7281 (net)                             5        25.29                          0.00     556.71 f
  fifo0/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)       36.00               19.96 c   576.67 f
  data arrival time                                                                              576.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.96     780.96
  clock reconvergence pessimism                                                         0.00     780.96
  clock uncertainty                                                                   -50.00     730.96
  fifo0/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                           0.00     730.96 r
  clock gating setup time                                                             -63.56     667.40
  data required time                                                                             667.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.40
  data arrival time                                                                             -576.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.74


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__3_latch/en (d04cgc01nd0h0)        52.87               25.63 c   583.84 f
  data arrival time                                                                              583.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.64     794.64
  clock reconvergence pessimism                                                         0.00     794.64
  clock uncertainty                                                                   -50.00     744.64
  fifo2/clk_gate_data_mem_reg_0__3_latch/clk (d04cgc01nd0h0)                            0.00     744.64 r
  clock gating setup time                                                             -70.00     674.64
  data required time                                                                             674.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.64
  data arrival time                                                                             -583.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.79


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/route37/b (d04orn02yn0f0)                                 100.53                1.80 c   533.86 r
  fifo1/route37/o (d04orn02yn0f0)                                  13.05               34.19     568.04 r
  fifo1/N128 (net)                              1         4.90                          0.00     568.04 r
  fifo1/route32/a (d04inn00ynuh5)                                  13.05                0.36 &   568.40 r
  fifo1/route32/o1 (d04inn00ynuh5)                                 15.29                9.63 c   578.03 f
  fifo1/n6233 (net)                             5        20.31                          0.00     578.03 f
  fifo1/clk_gate_data_mem_reg_5__2_latch/en (d04cgc01nd0h0)        26.30               13.85 c   591.88 f
  data arrival time                                                                              591.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.82     792.82
  clock reconvergence pessimism                                                         0.00     792.82
  clock uncertainty                                                                   -50.00     742.82
  fifo1/clk_gate_data_mem_reg_5__2_latch/clk (d04cgc01nd0h0)                            0.00     742.82 r
  clock gating setup time                                                             -60.07     682.75
  data required time                                                                             682.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.75
  data arrival time                                                                             -591.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.87


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U481/b (d04non02ld0c0)                                     75.80                2.73 c   421.99 r
  fifo0/U481/o1 (d04non02ld0c0)                                    35.17               47.30     469.29 f
  fifo0/n2123 (net)                             1         4.53                          0.00     469.29 f
  fifo0/U511/b (d04nab02yd0i0)                                     35.17                1.42 &   470.71 f
  fifo0/U511/out (d04nab02yd0i0)                                   27.77               25.08 c   495.79 r
  fifo0/n3900 (net)                             8        18.98                          0.00     495.79 r
  fifo0/U596/b (d04nob02yn0d0)                                     34.06                7.97 c   503.76 r
  fifo0/U596/out (d04nob02yn0d0)                                   25.02               23.28 c   527.04 f
  fifo0/N129 (net)                              2         5.71                          0.00     527.04 f
  fifo0/route29/a (d04bfn00yduk0)                                  26.31                2.38 c   529.42 f
  fifo0/route29/o (d04bfn00yduk0)                                  12.85               25.78 c   555.20 f
  fifo0/n6520 (net)                             4        25.45                          0.00     555.20 f
  fifo0/clk_gate_data_mem_reg_4__latch/en (d04cgc01nd0h0)          35.99               14.97 c   570.17 f
  data arrival time                                                                              570.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.77     774.77
  clock reconvergence pessimism                                                         0.00     774.77
  clock uncertainty                                                                   -50.00     724.77
  fifo0/clk_gate_data_mem_reg_4__latch/clk (d04cgc01nd0h0)                              0.00     724.77 r
  clock gating setup time                                                             -63.65     661.12
  data required time                                                                             661.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             661.12
  data arrival time                                                                             -570.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     90.95


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__4_latch/en (d04cgc01nd0h0)       42.76               22.17 c   582.72 f
  data arrival time                                                                              582.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.04     787.04
  clock reconvergence pessimism                                                         0.00     787.04
  clock uncertainty                                                                   -50.00     737.04
  fifo2/clk_gate_data_mem_reg_29__4_latch/clk (d04cgc01nd0h0)                           0.00     737.04 r
  clock gating setup time                                                             -62.94     674.09
  data required time                                                                             674.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.09
  data arrival time                                                                             -582.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.38


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0h0)       42.12               20.35 c   610.90 r
  data arrival time                                                                              610.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.57     799.57
  clock reconvergence pessimism                                                         0.00     799.57
  clock uncertainty                                                                   -50.00     749.57
  fifo2/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0h0)                           0.00     749.57 r
  clock gating setup time                                                             -47.27     702.30
  data required time                                                                             702.30
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.30
  data arrival time                                                                             -610.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.40


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/route1/a (d04orn02yn0c0)                                   25.08                0.83 &   457.40 r
  fifo0/route1/o (d04orn02yn0c0)                                   16.31               28.08 c   485.48 r
  fifo0/n3300 (net)                             1         3.42                          0.00     485.48 r
  fifo0/route2/a (d04inn00ynue3)                                   16.37                0.71 c   486.20 r
  fifo0/route2/o1 (d04inn00ynue3)                                   9.45                9.82 c   496.02 f
  fifo0/n6493 (net)                             4         5.20                          0.00     496.02 f
  fifo0/U288/a (d04inn00yn0a5)                                      9.54                0.68 c   496.69 f
  fifo0/U288/o1 (d04inn00yn0a5)                                    30.85               27.75     524.45 r
  fifo0/n10 (net)                               1         3.39                          0.00     524.45 r
  fifo0/U289/b (d04non02yd0f7)                                     30.85                0.41 &   524.86 r
  fifo0/U289/o1 (d04non02yd0f7)                                    33.75               22.47 c   547.33 f
  fifo0/N103 (net)                              5        28.10                          0.00     547.33 f
  fifo0/clk_gate_data_mem_reg_30__latch/en (d04cgc01nd0c0)         44.74                8.97 c   556.29 f
  data arrival time                                                                              556.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    260.66     760.66
  clock reconvergence pessimism                                                         0.00     760.66
  clock uncertainty                                                                   -50.00     710.66
  fifo0/clk_gate_data_mem_reg_30__latch/clk (d04cgc01nd0c0)                             0.00     710.66 r
  clock gating setup time                                                             -62.95     647.70
  data required time                                                                             647.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             647.70
  data arrival time                                                                             -556.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.41


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_31__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U199/b (d04nan02wn0c0)                                     14.81                0.40 c   521.23 r
  fifo0/U199/o1 (d04nan02wn0c0)                                    11.52               20.74     541.97 f
  fifo0/n1999 (net)                             1         1.07                          0.00     541.97 f
  fifo0/U379/a (d04nab02yn0d0)                                     11.52                0.30 &   542.26 f
  fifo0/U379/out (d04nab02yn0d0)                                   15.23               29.96     572.22 f
  fifo0/n2153 (net)                             1         2.53                          0.00     572.22 f
  fifo0/place571/a (d04inn00yd0f7)                                 15.23                0.47 &   572.69 f
  fifo0/place571/o1 (d04inn00yd0f7)                                34.38               24.42 c   597.12 r
  fifo0/n2348 (net)                             5        19.68                          0.00     597.12 r
  fifo0/clk_gate_data_mem_reg_31__2_latch/en (d04cgc01nd0h0)       38.24                9.42 c   606.54 r
  data arrival time                                                                              606.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.02     794.02
  clock reconvergence pessimism                                                         0.00     794.02
  clock uncertainty                                                                   -50.00     744.02
  fifo0/clk_gate_data_mem_reg_31__2_latch/clk (d04cgc01nd0h0)                           0.00     744.02 r
  clock gating setup time                                                             -45.93     698.08
  data required time                                                                             698.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.08
  data arrival time                                                                             -606.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.55


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__1_latch/en (d04cgc01nd0h0)       75.34               24.23 c   585.98 f
  data arrival time                                                                              585.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.03     804.03
  clock reconvergence pessimism                                                         0.00     804.03
  clock uncertainty                                                                   -50.00     754.03
  fifo2/clk_gate_data_mem_reg_24__1_latch/clk (d04cgc01nd0h0)                           0.00     754.03 r
  clock gating setup time                                                             -76.41     677.62
  data required time                                                                             677.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.62
  data arrival time                                                                             -585.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.64


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0h0)       58.01               21.46 c   602.71 r
  data arrival time                                                                              602.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.95     794.95
  clock reconvergence pessimism                                                         0.00     794.95
  clock uncertainty                                                                   -50.00     744.95
  fifo2/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0h0)                           0.00     744.95 r
  clock gating setup time                                                             -50.54     694.41
  data required time                                                                             694.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.41
  data arrival time                                                                             -602.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.70


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__0_latch/en (d04cgc01nd0i0)       75.31               24.11 c   585.86 f
  data arrival time                                                                              585.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.19     804.19
  clock reconvergence pessimism                                                         0.00     804.19
  clock uncertainty                                                                   -50.00     754.19
  fifo2/clk_gate_data_mem_reg_24__0_latch/clk (d04cgc01nd0i0)                           0.00     754.19 r
  clock gating setup time                                                             -76.56     677.63
  data required time                                                                             677.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.63
  data arrival time                                                                             -585.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.77


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_2__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U591/b (d04nob02yd0g0)                                     16.81                4.90 c   549.59 f
  fifo1/U591/out (d04nob02yd0g0)                                   58.09               34.57 c   584.16 r
  fifo1/N131 (net)                              5        27.12                          0.00     584.16 r
  fifo1/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0g0)        59.68                4.71 c   588.87 r
  data arrival time                                                                              588.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.14     779.14
  clock reconvergence pessimism                                                         0.00     779.14
  clock uncertainty                                                                   -50.00     729.14
  fifo1/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0g0)                            0.00     729.14 r
  clock gating setup time                                                             -48.46     680.68
  data required time                                                                             680.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.68
  data arrival time                                                                             -588.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.81


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U588/a (d04nob02yn0b5)                                     30.51                0.47 &   511.01 f
  fifo1/U588/out (d04nob02yn0b5)                                   17.05               31.70     542.71 f
  fifo1/N117 (net)                              1         1.28                          0.00     542.71 f
  fifo1/post_route7/a (d04bfn00ynud5)                              17.05                0.40 &   543.11 f
  fifo1/post_route7/o (d04bfn00ynud5)                              27.24               28.94 c   572.05 f
  fifo1/n20 (net)                               5        16.61                          0.00     572.05 f
  fifo1/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0h0)       30.60                6.38 c   578.43 f
  data arrival time                                                                              578.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.88     776.88
  clock reconvergence pessimism                                                         0.00     776.88
  clock uncertainty                                                                   -50.00     726.88
  fifo1/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0h0)                           0.00     726.88 r
  clock gating setup time                                                             -56.47     670.41
  data required time                                                                             670.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.41
  data arrival time                                                                             -578.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     91.98


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__3_latch/en (d04cgc01nd0h0)       42.80               22.26 c   582.81 f
  data arrival time                                                                              582.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.00     788.00
  clock reconvergence pessimism                                                         0.00     788.00
  clock uncertainty                                                                   -50.00     738.00
  fifo2/clk_gate_data_mem_reg_29__3_latch/clk (d04cgc01nd0h0)                           0.00     738.00 r
  clock gating setup time                                                             -63.10     674.91
  data required time                                                                             674.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.91
  data arrival time                                                                             -582.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.10


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U112/b (d04non02yd0f7)                                     34.47                6.00 c   521.03 f
  fifo1/U112/o1 (d04non02yd0f7)                                    61.42               43.61 c   564.64 r
  fifo1/N114 (net)                              5        27.78                          0.00     564.64 r
  fifo1/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0h0)         66.26               16.06 c   580.70 r
  data arrival time                                                                              580.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.78     774.78
  clock reconvergence pessimism                                                         0.00     774.78
  clock uncertainty                                                                   -50.00     724.78
  fifo1/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0h0)                             0.00     724.78 r
  clock gating setup time                                                             -51.64     673.14
  data required time                                                                             673.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.14
  data arrival time                                                                             -580.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.44


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U583/b (d04nob02yn0f0)                                     37.18                4.45 c   526.13 f
  fifo1/U583/out (d04nob02yn0f0)                                   64.23               45.09 c   571.22 r
  fifo1/N119 (net)                              5        18.47                          0.00     571.22 r
  fifo1/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)         70.79               15.60 c   586.82 r
  data arrival time                                                                              586.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.72     782.72
  clock reconvergence pessimism                                                         0.00     782.72
  clock uncertainty                                                                   -50.00     732.72
  fifo1/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                             0.00     732.72 r
  clock gating setup time                                                             -53.31     679.41
  data required time                                                                             679.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.41
  data arrival time                                                                             -586.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.59


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__7_latch/en (d04cgc01nd0h0)       62.05               23.05 c   604.30 r
  data arrival time                                                                              604.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.22     798.22
  clock reconvergence pessimism                                                         0.00     798.22
  clock uncertainty                                                                   -50.00     748.22
  fifo2/clk_gate_data_mem_reg_26__7_latch/clk (d04cgc01nd0h0)                           0.00     748.22 r
  clock gating setup time                                                             -51.24     696.98
  data required time                                                                             696.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.98
  data arrival time                                                                             -604.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.68


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_28__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/U290/a (d04non02yd0c5)                                     25.08                0.79 &   457.36 r
  fifo0/U290/o1 (d04non02yd0c5)                                    28.40               16.30     473.67 f
  fifo0/n3600 (net)                             4         3.29                          0.00     473.67 f
  fifo0/U291/a (d04inn00wn0a5)                                     28.40                0.21 &   473.88 f
  fifo0/U291/o1 (d04inn00wn0a5)                                    26.32               41.24     515.12 r
  fifo0/n12 (net)                               1         0.91                          0.00     515.12 r
  fifo0/place79/b (d04orn02yn0c0)                                  26.32                0.11 &   515.23 r
  fifo0/place79/o (d04orn02yn0c0)                                  17.57               33.71     548.94 r
  fifo0/n2208 (net)                             1         3.26                          0.00     548.94 r
  fifo0/place407/a (d04inn00ynuf5)                                 17.57                0.49 &   549.43 r
  fifo0/place407/o1 (d04inn00ynuf5)                                29.06               15.97 c   565.40 f
  fifo0/n2086 (net)                             5        29.74                          0.00     565.40 f
  fifo0/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0h0)       38.72               14.17 c   579.57 f
  data arrival time                                                                              579.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.24     787.24
  clock reconvergence pessimism                                                         0.00     787.24
  clock uncertainty                                                                   -50.00     737.24
  fifo0/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0h0)                           0.00     737.24 r
  clock gating setup time                                                             -64.97     672.28
  data required time                                                                             672.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.28
  data arrival time                                                                             -579.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.70


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_13__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U18/b (d04nob02yn0b0)                                      90.11                3.14 c   426.85 r
  fifo0/U18/out (d04nob02yn0b0)                                    23.70               20.47     447.31 f
  fifo0/n5 (net)                                1         0.86                          0.00     447.31 f
  fifo0/U19/a (d04nan02wn0b6)                                      23.70                0.31 &   447.62 f
  fifo0/U19/o1 (d04nan02wn0b6)                                    118.05              106.83     554.45 r
  fifo0/n3800 (net)                             4         9.61                          0.00     554.45 r
  fifo0/U600/a (d04non02yd0f7)                                    118.05                2.85 &   557.29 r
  fifo0/U600/o1 (d04non02yd0f7)                                    39.06               25.42 c   582.71 f
  fifo0/N120 (net)                              5        16.09                          0.00     582.71 f
  fifo0/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)         44.82                9.98 c   592.69 f
  data arrival time                                                                              592.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.60     800.60
  clock reconvergence pessimism                                                         0.00     800.60
  clock uncertainty                                                                   -50.00     750.60
  fifo0/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                             0.00     750.60 r
  clock gating setup time                                                             -65.12     685.48
  data required time                                                                             685.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.48
  data arrival time                                                                             -592.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     92.79


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/route785/a (d04orn02yn0c0)                                 65.96                3.52 c   516.11 f
  fifo0/route785/o (d04orn02yn0c0)                                 14.30               40.16     556.27 f
  fifo0/N106 (net)                              1         4.69                          0.00     556.27 f
  fifo0/route786/a (d04inn00ynuh5)                                 14.30                0.39 &   556.66 f
  fifo0/route786/o1 (d04inn00ynuh5)                                19.99               11.35 c   568.01 r
  fifo0/n7279 (net)                             5        24.61                          0.00     568.01 r
  fifo0/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0h0)       47.85               25.58 c   593.59 r
  data arrival time                                                                              593.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.57     785.57
  clock reconvergence pessimism                                                         0.00     785.57
  clock uncertainty                                                                   -50.00     735.57
  fifo0/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0h0)                           0.00     735.57 r
  clock gating setup time                                                             -48.83     686.75
  data required time                                                                             686.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.75
  data arrival time                                                                             -593.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.15


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U599/b (d04non02yn0f0)                                     80.12                2.52 c   502.41 r
  fifo0/U599/o1 (d04non02yn0f0)                                    27.02               23.03 c   525.44 f
  fifo0/N132 (net)                              2         5.97                          0.00     525.44 f
  fifo0/route26/a (d04bfn00yd0k0)                                  27.28                0.61 c   526.05 f
  fifo0/route26/o (d04bfn00yd0k0)                                  11.72               26.47 c   552.52 f
  fifo0/n6515 (net)                             4        20.52                          0.00     552.52 f
  fifo0/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0i0)        41.64               22.61 c   575.13 f
  data arrival time                                                                              575.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.61     785.61
  clock reconvergence pessimism                                                         0.00     785.61
  clock uncertainty                                                                   -50.00     735.61
  fifo0/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0i0)                            0.00     735.61 r
  clock gating setup time                                                             -67.21     668.40
  data required time                                                                             668.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             668.40
  data arrival time                                                                             -575.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.27


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__4_latch/en (d04cgc01nd0h0)       54.06               19.31 c   608.81 r
  data arrival time                                                                              608.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    301.96     801.96
  clock reconvergence pessimism                                                         0.00     801.96
  clock uncertainty                                                                   -50.00     751.96
  fifo2/clk_gate_data_mem_reg_14__4_latch/clk (d04cgc01nd0h0)                           0.00     751.96 r
  clock gating setup time                                                             -49.85     702.11
  data required time                                                                             702.11
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.11
  data arrival time                                                                             -608.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.30


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/post_place255/b (d04non02yn0d5)                           100.67                2.02 c   534.08 r
  fifo1/post_place255/o1 (d04non02yn0d5)                           42.55               35.89 c   569.97 f
  fifo1/n2622 (net)                             4        10.93                          0.00     569.97 f
  fifo1/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)       45.64                5.97 c   575.93 f
  data arrival time                                                                              575.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.57     787.57
  clock reconvergence pessimism                                                         0.00     787.57
  clock uncertainty                                                                   -50.00     737.57
  fifo1/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                           0.00     737.57 r
  clock gating setup time                                                             -68.29     669.28
  data required time                                                                             669.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.28
  data arrival time                                                                             -575.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.35


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__4_latch/en (d04cgc01nd0h0)       57.95               21.11 c   602.36 r
  data arrival time                                                                              602.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.57     796.57
  clock reconvergence pessimism                                                         0.00     796.57
  clock uncertainty                                                                   -50.00     746.57
  fifo2/clk_gate_data_mem_reg_26__4_latch/clk (d04cgc01nd0h0)                           0.00     746.57 r
  clock gating setup time                                                             -50.82     695.75
  data required time                                                                             695.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.75
  data arrival time                                                                             -602.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.39


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__4_latch/en (d04cgc01nd0h0)        53.27               27.93 c   586.14 f
  data arrival time                                                                              586.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.22     802.22
  clock reconvergence pessimism                                                         0.00     802.22
  clock uncertainty                                                                   -50.00     752.22
  fifo2/clk_gate_data_mem_reg_0__4_latch/clk (d04cgc01nd0h0)                            0.00     752.22 r
  clock gating setup time                                                             -72.45     679.77
  data required time                                                                             679.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.77
  data arrival time                                                                             -586.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.64


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__5_latch/en (d04cgc01nd0i0)       23.58                5.59 c   608.32 f
  data arrival time                                                                              608.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.95     807.95
  clock reconvergence pessimism                                                         0.00     807.95
  clock uncertainty                                                                   -50.00     757.95
  fifo2/clk_gate_data_mem_reg_28__5_latch/clk (d04cgc01nd0i0)                           0.00     757.95 r
  clock gating setup time                                                             -55.72     702.24
  data required time                                                                             702.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.24
  data arrival time                                                                             -608.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.92


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U119/b (d04non02yd0h5)                                     38.63                0.55 &   555.91 r
  fifo1/U119/o1 (d04non02yd0h5)                                    21.67               19.55 c   575.45 f
  fifo1/N107 (net)                              5        16.51                          0.00     575.45 f
  fifo1/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0j0)       24.37                4.17 c   579.62 f
  data arrival time                                                                              579.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.14     774.14
  clock reconvergence pessimism                                                         0.00     774.14
  clock uncertainty                                                                   -50.00     724.14
  fifo1/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0j0)                           0.00     724.14 r
  clock gating setup time                                                             -50.54     673.61
  data required time                                                                             673.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.61
  data arrival time                                                                             -579.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     93.98


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U588/a (d04nob02yn0b5)                                     30.51                0.47 &   511.01 f
  fifo1/U588/out (d04nob02yn0b5)                                   17.05               31.70     542.71 f
  fifo1/N117 (net)                              1         1.28                          0.00     542.71 f
  fifo1/post_route7/a (d04bfn00ynud5)                              17.05                0.40 &   543.11 f
  fifo1/post_route7/o (d04bfn00ynud5)                              27.24               28.94 c   572.05 f
  fifo1/n20 (net)                               5        16.61                          0.00     572.05 f
  fifo1/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0h0)       31.31                8.38 c   580.43 f
  data arrival time                                                                              580.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.53     783.53
  clock reconvergence pessimism                                                         0.00     783.53
  clock uncertainty                                                                   -50.00     733.53
  fifo1/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0h0)                           0.00     733.53 r
  clock gating setup time                                                             -58.92     674.60
  data required time                                                                             674.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.60
  data arrival time                                                                             -580.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.18


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_28__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           28.58               59.10     391.40 f
  fifo2/addr_wr[2] (net)                        5         6.24                          0.00     391.40 f
  fifo2/place743/a (d04inn00ynub3)                                 28.58                1.24 &   392.64 f
  fifo2/place743/o1 (d04inn00ynub3)                                39.14               40.95     433.60 r
  fifo2/n3829 (net)                             4         5.90                          0.00     433.60 r
  fifo2/U1903/b (d04orn02ln0a5)                                    39.14                1.91 &   435.50 r
  fifo2/U1903/o (d04orn02ln0a5)                                    43.97               62.19     497.69 r
  fifo2/n746 (net)                              2         2.58                          0.00     497.69 r
  fifo2/U1906/a (d04non02yn0b5)                                    43.97                2.37 &   500.07 r
  fifo2/U1906/o1 (d04non02yn0b5)                                   55.83               41.41     541.48 f
  fifo2/n754 (net)                              4         5.61                          0.00     541.48 f
  fifo2/U1907/a (d04nob02yd0f5)                                    55.83                1.98 &   543.45 f
  fifo2/U1907/out (d04nob02yd0f5)                                  14.04               37.26     580.71 f
  fifo2/N174 (net)                              1         2.77                          0.00     580.71 f
  fifo2/route19/a (d04bfn00yduk0)                                  14.04                0.41 &   581.12 f
  fifo2/route19/o (d04bfn00yduk0)                                  11.43               21.61 c   602.73 f
  fifo2/n12579 (net)                            9        27.05                          0.00     602.73 f
  fifo2/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0h0)       23.06                5.19 c   607.91 f
  data arrival time                                                                              607.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.85     807.85
  clock reconvergence pessimism                                                         0.00     807.85
  clock uncertainty                                                                   -50.00     757.85
  fifo2/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0h0)                           0.00     757.85 r
  clock gating setup time                                                             -55.66     702.19
  data required time                                                                             702.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.19
  data arrival time                                                                             -607.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.27


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0h0)       37.30               14.20 c   604.75 r
  data arrival time                                                                              604.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.33     792.33
  clock reconvergence pessimism                                                         0.00     792.33
  clock uncertainty                                                                   -50.00     742.33
  fifo2/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0h0)                           0.00     742.33 r
  clock gating setup time                                                             -43.29     699.04
  data required time                                                                             699.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.04
  data arrival time                                                                             -604.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.29


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U601/b (d04non02yn0f0)                                     36.72                3.49 c   525.16 f
  fifo1/U601/o1 (d04non02yn0f0)                                    60.53               38.80 c   563.96 r
  fifo1/N122 (net)                              5        20.33                          0.00     563.96 r
  fifo1/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0h0)       74.16               19.70 c   583.66 r
  data arrival time                                                                              583.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.79     781.79
  clock reconvergence pessimism                                                         0.00     781.79
  clock uncertainty                                                                   -50.00     731.79
  fifo1/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0h0)                           0.00     731.79 r
  clock gating setup time                                                             -53.79     678.00
  data required time                                                                             678.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.00
  data arrival time                                                                             -583.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.34


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0h0)       55.74                9.93 c   607.96 r
  data arrival time                                                                              607.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.45     802.45
  clock reconvergence pessimism                                                         0.00     802.45
  clock uncertainty                                                                   -50.00     752.45
  fifo2/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0h0)                           0.00     752.45 r
  clock gating setup time                                                             -49.83     702.62
  data required time                                                                             702.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.62
  data arrival time                                                                             -607.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.65


  Startpoint: fifo1/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.25     335.25
  fifo1/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         42.91                0.00     335.25 r
  fifo1/addr_wr_reg_3_/o (d04fyj43yd0b0)                           48.38               59.08 c   394.33 r
  fifo1/addr_wr[3] (net)                        6         5.33                          0.00     394.33 r
  fifo1/U585/a (d04nab02wn0b0)                                     48.86                0.95 c   395.28 r
  fifo1/U585/out (d04nab02wn0b0)                                   47.56               68.79     464.07 r
  fifo1/n3200 (net)                             1         2.20                          0.00     464.07 r
  fifo1/U586/a (d04nab02yd0i0)                                     47.56                0.62 &   464.69 r
  fifo1/U586/out (d04nab02yd0i0)                                   26.92               35.01 c   499.70 r
  fifo1/n4200 (net)                             8        18.86                          0.00     499.70 r
  fifo1/U593/b (d04nob02yn0b5)                                     32.89                7.41 c   507.10 r
  fifo1/U593/out (d04nob02yn0b5)                                   18.32               19.74     526.85 f
  fifo1/N113 (net)                              1         1.45                          0.00     526.85 f
  fifo1/route650/a (d04bfn00yd0i0)                                 18.32                0.10 &   526.95 f
  fifo1/route650/o (d04bfn00yd0i0)                                 24.09               33.07 c   560.02 f
  fifo1/n6853 (net)                             5        27.60                          0.00     560.02 f
  fifo1/clk_gate_data_mem_reg_20__2_latch/en (d04cgc01nd0h0)       44.27               21.44 c   581.46 f
  data arrival time                                                                              581.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.86     795.86
  clock reconvergence pessimism                                                         0.00     795.86
  clock uncertainty                                                                   -50.00     745.86
  fifo1/clk_gate_data_mem_reg_20__2_latch/clk (d04cgc01nd0h0)                           0.00     745.86 r
  clock gating setup time                                                             -69.46     676.41
  data required time                                                                             676.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.41
  data arrival time                                                                             -581.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     94.95


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0j0)         57.12               16.27 c   614.31 r
  data arrival time                                                                              614.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    306.09     806.09
  clock reconvergence pessimism                                                         0.00     806.09
  clock uncertainty                                                                   -50.00     756.09
  fifo2/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0j0)                             0.00     756.09 r
  clock gating setup time                                                             -46.78     709.31
  data required time                                                                             709.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.31
  data arrival time                                                                             -614.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.01


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U593/b (d04nob02yn0b5)                                     35.75                6.96 c   521.99 f
  fifo1/U593/out (d04nob02yn0b5)                                   19.14               23.91     545.90 r
  fifo1/N113 (net)                              1         1.50                          0.00     545.90 r
  fifo1/route650/a (d04bfn00yd0i0)                                 19.14                0.10 &   546.00 r
  fifo1/route650/o (d04bfn00yd0i0)                                 30.33               30.07 c   576.07 r
  fifo1/n6853 (net)                             5        27.50                          0.00     576.07 r
  fifo1/clk_gate_data_mem_reg_20__latch/en (d04cgc01nd0i0)         41.09               13.15 c   589.22 r
  data arrival time                                                                              589.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.77     779.77
  clock reconvergence pessimism                                                         0.00     779.77
  clock uncertainty                                                                   -50.00     729.77
  fifo1/clk_gate_data_mem_reg_20__latch/clk (d04cgc01nd0i0)                             0.00     729.77 r
  clock gating setup time                                                             -45.28     684.49
  data required time                                                                             684.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.49
  data arrival time                                                                             -589.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.27


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0h0)        60.21               18.11 c   606.22 r
  data arrival time                                                                              606.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.38     802.38
  clock reconvergence pessimism                                                         0.00     802.38
  clock uncertainty                                                                   -50.00     752.38
  fifo2/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0h0)                            0.00     752.38 r
  clock gating setup time                                                             -50.73     701.65
  data required time                                                                             701.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.65
  data arrival time                                                                             -606.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.43


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0h0)       58.00               21.40 c   602.64 r
  data arrival time                                                                              602.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.60     799.60
  clock reconvergence pessimism                                                         0.00     799.60
  clock uncertainty                                                                   -50.00     749.60
  fifo2/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0h0)                           0.00     749.60 r
  clock gating setup time                                                             -51.43     698.17
  data required time                                                                             698.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.17
  data arrival time                                                                             -602.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.52


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0i0)        30.36               14.97 c   606.06 r
  data arrival time                                                                              606.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.45     794.45
  clock reconvergence pessimism                                                         0.00     794.45
  clock uncertainty                                                                   -50.00     744.45
  fifo2/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0i0)                            0.00     744.45 r
  clock gating setup time                                                             -42.77     701.68
  data required time                                                                             701.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.68
  data arrival time                                                                             -606.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     95.63


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U592/b (d04nob02yn0f0)                                     16.89                5.12 c   549.81 f
  fifo1/U592/out (d04nob02yn0f0)                                   14.73               17.59     567.39 r
  fifo1/N127 (net)                              1         3.03                          0.00     567.39 r
  fifo1/route34/a (d04bfn00yd0k0)                                  14.73                0.48 &   567.88 r
  fifo1/route34/o (d04bfn00yd0k0)                                  15.28               22.61 c   590.49 r
  fifo1/n6228 (net)                             5        18.67                          0.00     590.49 r
  fifo1/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0i0)        23.24                9.78 c   600.28 r
  data arrival time                                                                              600.28

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.30     787.30
  clock reconvergence pessimism                                                         0.00     787.30
  clock uncertainty                                                                   -50.00     737.30
  fifo1/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0i0)                            0.00     737.30 r
  clock gating setup time                                                             -40.97     696.33
  data required time                                                                             696.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.33
  data arrival time                                                                             -600.28
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.05


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U119/b (d04non02yd0h5)                                     38.63                0.55 &   555.91 r
  fifo1/U119/o1 (d04non02yd0h5)                                    21.67               19.55 c   575.45 f
  fifo1/N107 (net)                              5        16.51                          0.00     575.45 f
  fifo1/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0g0)       24.23                3.68 c   579.14 f
  data arrival time                                                                              579.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.13     778.13
  clock reconvergence pessimism                                                         0.00     778.13
  clock uncertainty                                                                   -50.00     728.13
  fifo1/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0g0)                           0.00     728.13 r
  clock gating setup time                                                             -52.59     675.53
  data required time                                                                             675.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.53
  data arrival time                                                                             -579.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.40


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0h0)        33.54                9.81 c   622.50 r
  data arrival time                                                                              622.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.05     811.05
  clock reconvergence pessimism                                                         0.00     811.05
  clock uncertainty                                                                   -50.00     761.05
  fifo2/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0h0)                            0.00     761.05 r
  clock gating setup time                                                             -42.06     719.00
  data required time                                                                             719.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.00
  data arrival time                                                                             -622.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.49


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/U766/a (d04inn00ynui5)                                     38.48                5.28 c   561.87 r
  fifo2/U766/o1 (d04inn00ynui5)                                    14.22               10.30 c   572.16 f
  fifo2/N180 (net)                              5        17.12                          0.00     572.16 f
  fifo2/clk_gate_data_mem_reg_25__4_latch/en (d04cgc01nd0h0)       32.97               14.86 c   587.02 f
  data arrival time                                                                              587.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.89     794.89
  clock reconvergence pessimism                                                         0.00     794.89
  clock uncertainty                                                                   -50.00     744.89
  fifo2/clk_gate_data_mem_reg_25__4_latch/clk (d04cgc01nd0h0)                           0.00     744.89 r
  clock gating setup time                                                             -61.32     683.57
  data required time                                                                             683.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.57
  data arrival time                                                                             -587.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.55


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/U766/a (d04inn00ynui5)                                     38.48                5.28 c   561.87 r
  fifo2/U766/o1 (d04inn00ynui5)                                    14.22               10.30 c   572.16 f
  fifo2/N180 (net)                              5        17.12                          0.00     572.16 f
  fifo2/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0i0)       33.04               15.09 c   587.25 f
  data arrival time                                                                              587.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.03     795.03
  clock reconvergence pessimism                                                         0.00     795.03
  clock uncertainty                                                                   -50.00     745.03
  fifo2/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0i0)                           0.00     745.03 r
  clock gating setup time                                                             -61.22     683.81
  data required time                                                                             683.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.81
  data arrival time                                                                             -587.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.56


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U582/b (d04nob02yn0f0)                                     34.60                8.20 c   548.79 f
  fifo0/U582/out (d04nob02yn0f0)                                   16.34               20.36     569.15 r
  fifo0/N111 (net)                              1         2.81                          0.00     569.15 r
  fifo0/route28/a (d04bfn00yduk0)                                  16.34                0.41 &   569.56 r
  fifo0/route28/o (d04bfn00yduk0)                                  13.77               21.23 c   590.79 r
  fifo0/n6519 (net)                             5        23.94                          0.00     590.79 r
  fifo0/clk_gate_data_mem_reg_22__latch/en (d04cgc01nd0e0)         15.34                1.12 c   591.90 r
  data arrival time                                                                              591.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.41     773.41
  clock reconvergence pessimism                                                         0.00     773.41
  clock uncertainty                                                                   -50.00     723.41
  fifo0/clk_gate_data_mem_reg_22__latch/clk (d04cgc01nd0e0)                             0.00     723.41 r
  clock gating setup time                                                             -34.76     688.65
  data required time                                                                             688.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.65
  data arrival time                                                                             -591.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.74


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__6_latch/en (d04cgc01nd0h0)        56.02               24.56 c   622.51 r
  data arrival time                                                                              622.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    318.51     818.51
  clock reconvergence pessimism                                                         0.00     818.51
  clock uncertainty                                                                   -50.00     768.51
  fifo2/clk_gate_data_mem_reg_5__6_latch/clk (d04cgc01nd0h0)                            0.00     768.51 r
  clock gating setup time                                                             -49.14     719.36
  data required time                                                                             719.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.36
  data arrival time                                                                             -622.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.85


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U577/b (d04nob02yn0f0)                                     37.35                4.96 c   526.63 f
  fifo1/U577/out (d04nob02yn0f0)                                   65.31               45.20 c   571.83 r
  fifo1/N123 (net)                              5        18.77                          0.00     571.83 r
  fifo1/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0j0)         68.16                5.25 c   577.08 r
  data arrival time                                                                              577.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.64     772.64
  clock reconvergence pessimism                                                         0.00     772.64
  clock uncertainty                                                                   -50.00     722.64
  fifo1/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0j0)                             0.00     722.64 r
  clock gating setup time                                                             -48.71     673.94
  data required time                                                                             673.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.94
  data arrival time                                                                             -577.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     96.85


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U589/a (d04nob02yn0f0)                                     32.28                0.93 &   553.87 r
  fifo1/U589/out (d04nob02yn0f0)                                   37.63               35.29 c   589.16 r
  fifo1/N126 (net)                              5        10.52                          0.00     589.16 r
  fifo1/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)        38.62                2.53 c   591.69 r
  data arrival time                                                                              591.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.17     783.17
  clock reconvergence pessimism                                                         0.00     783.17
  clock uncertainty                                                                   -50.00     733.17
  fifo1/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                            0.00     733.17 r
  clock gating setup time                                                             -44.31     688.86
  data required time                                                                             688.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.86
  data arrival time                                                                             -591.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.17


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U112/b (d04non02yd0f7)                                     34.47                6.00 c   521.03 f
  fifo1/U112/o1 (d04non02yd0f7)                                    61.42               43.61 c   564.64 r
  fifo1/N114 (net)                              5        27.78                          0.00     564.64 r
  fifo1/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0i0)       66.44               19.31 c   583.94 r
  data arrival time                                                                              583.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.66     784.66
  clock reconvergence pessimism                                                         0.00     784.66
  clock uncertainty                                                                   -50.00     734.66
  fifo1/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0i0)                           0.00     734.66 r
  clock gating setup time                                                             -53.30     681.36
  data required time                                                                             681.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.36
  data arrival time                                                                             -583.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.41


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__5_latch/en (d04cgc01nd0h0)        33.08                9.01 c   621.70 r
  data arrival time                                                                              621.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.05     811.05
  clock reconvergence pessimism                                                         0.00     811.05
  clock uncertainty                                                                   -50.00     761.05
  fifo2/clk_gate_data_mem_reg_1__5_latch/clk (d04cgc01nd0h0)                            0.00     761.05 r
  clock gating setup time                                                             -41.85     719.20
  data required time                                                                             719.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.20
  data arrival time                                                                             -621.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.51


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__7_latch/en (d04cgc01nd0j0)        59.06               20.45 c   608.56 r
  data arrival time                                                                              608.56

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.49     803.49
  clock reconvergence pessimism                                                         0.00     803.49
  clock uncertainty                                                                   -50.00     753.49
  fifo2/clk_gate_data_mem_reg_6__7_latch/clk (d04cgc01nd0j0)                            0.00     753.49 r
  clock gating setup time                                                             -47.33     706.16
  data required time                                                                             706.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.16
  data arrival time                                                                             -608.56
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.60


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0h0)          59.49               21.83 c   609.94 r
  data arrival time                                                                              609.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.48     808.48
  clock reconvergence pessimism                                                         0.00     808.48
  clock uncertainty                                                                   -50.00     758.48
  fifo2/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0h0)                              0.00     758.48 r
  clock gating setup time                                                             -50.85     707.63
  data required time                                                                             707.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.63
  data arrival time                                                                             -609.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.69


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/place200/a (d04inn00yn0b5)                                 90.39                3.61 c   427.32 r
  fifo0/place200/o1 (d04inn00yn0b5)                                26.69               20.57     447.89 f
  fifo0/n1397 (net)                             3         3.31                          0.00     447.89 f
  fifo0/U540/b (d04non02yn0d0)                                     26.69                0.36 &   448.25 f
  fifo0/U540/o1 (d04non02yn0d0)                                    30.92               28.46 c   476.70 r
  fifo0/n3400 (net)                             4         5.72                          0.00     476.70 r
  fifo0/U541/a (d04inn00wn0a5)                                     30.93                0.51 c   477.22 r
  fifo0/U541/o1 (d04inn00wn0a5)                                    24.84               35.46     512.68 f
  fifo0/n2700 (net)                             1         1.82                          0.00     512.68 f
  fifo0/U542/b (d04non02yn0d5)                                     24.84                0.47 &   513.15 f
  fifo0/U542/o1 (d04non02yn0d5)                                    81.48               48.12 c   561.27 r
  fifo0/N107 (net)                              5        19.39                          0.00     561.27 r
  fifo0/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0i0)         87.75               14.68 c   575.95 r
  data arrival time                                                                              575.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.69     780.69
  clock reconvergence pessimism                                                         0.00     780.69
  clock uncertainty                                                                   -50.00     730.69
  fifo0/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0i0)                             0.00     730.69 r
  clock gating setup time                                                             -57.04     673.65
  data required time                                                                             673.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.65
  data arrival time                                                                             -575.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.69


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__6_latch/en (d04cgc01nd0h0)        59.51               21.87 c   609.98 r
  data arrival time                                                                              609.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.83     808.83
  clock reconvergence pessimism                                                         0.00     808.83
  clock uncertainty                                                                   -50.00     758.83
  fifo2/clk_gate_data_mem_reg_6__6_latch/clk (d04cgc01nd0h0)                            0.00     758.83 r
  clock gating setup time                                                             -51.12     707.70
  data required time                                                                             707.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.70
  data arrival time                                                                             -609.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     97.72


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0h0)        30.30               14.71 c   605.79 r
  data arrival time                                                                              605.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.67     796.67
  clock reconvergence pessimism                                                         0.00     796.67
  clock uncertainty                                                                   -50.00     746.67
  fifo2/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0h0)                            0.00     746.67 r
  clock gating setup time                                                             -42.76     703.91
  data required time                                                                             703.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.91
  data arrival time                                                                             -605.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     98.12


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__7_latch/en (d04cgc01nd0h0)       40.78               17.20 c   577.75 f
  data arrival time                                                                              577.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.93     790.93
  clock reconvergence pessimism                                                         0.00     790.93
  clock uncertainty                                                                   -50.00     740.93
  fifo2/clk_gate_data_mem_reg_29__7_latch/clk (d04cgc01nd0h0)                           0.00     740.93 r
  clock gating setup time                                                             -65.01     675.92
  data required time                                                                             675.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.92
  data arrival time                                                                             -577.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     98.17


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U112/b (d04non02yd0f7)                                     34.47                6.00 c   521.03 f
  fifo1/U112/o1 (d04non02yd0f7)                                    61.42               43.61 c   564.64 r
  fifo1/N114 (net)                              5        27.78                          0.00     564.64 r
  fifo1/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0h0)       65.30               14.13 c   578.76 r
  data arrival time                                                                              578.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.53     778.53
  clock reconvergence pessimism                                                         0.00     778.53
  clock uncertainty                                                                   -50.00     728.53
  fifo1/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0h0)                           0.00     728.53 r
  clock gating setup time                                                             -51.13     677.40
  data required time                                                                             677.40
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.40
  data arrival time                                                                             -578.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     98.64


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U577/b (d04nob02yn0f0)                                     37.35                4.96 c   526.63 f
  fifo1/U577/out (d04nob02yn0f0)                                   65.31               45.20 c   571.83 r
  fifo1/N123 (net)                              5        18.77                          0.00     571.83 r
  fifo1/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)       67.67                5.64 c   577.47 r
  data arrival time                                                                              577.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.44     777.44
  clock reconvergence pessimism                                                         0.00     777.44
  clock uncertainty                                                                   -50.00     727.44
  fifo1/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                           0.00     727.44 r
  clock gating setup time                                                             -51.31     676.12
  data required time                                                                             676.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.12
  data arrival time                                                                             -577.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     98.65


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_20__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U593/b (d04nob02yn0b5)                                     35.75                6.96 c   521.99 f
  fifo1/U593/out (d04nob02yn0b5)                                   19.14               23.91     545.90 r
  fifo1/N113 (net)                              1         1.50                          0.00     545.90 r
  fifo1/route650/a (d04bfn00yd0i0)                                 19.14                0.10 &   546.00 r
  fifo1/route650/o (d04bfn00yd0i0)                                 30.33               30.07 c   576.07 r
  fifo1/n6853 (net)                             5        27.50                          0.00     576.07 r
  fifo1/clk_gate_data_mem_reg_20__0_latch/en (d04cgc01nd0e0)       41.05                9.44 c   585.51 r
  data arrival time                                                                              585.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.92     776.92
  clock reconvergence pessimism                                                         0.00     776.92
  clock uncertainty                                                                   -50.00     726.92
  fifo1/clk_gate_data_mem_reg_20__0_latch/clk (d04cgc01nd0e0)                           0.00     726.92 r
  clock gating setup time                                                             -42.19     684.73
  data required time                                                                             684.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.73
  data arrival time                                                                             -585.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.22


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U601/b (d04non02yn0f0)                                     36.72                3.49 c   525.16 f
  fifo1/U601/o1 (d04non02yn0f0)                                    60.53               38.80 c   563.96 r
  fifo1/N122 (net)                              5        20.33                          0.00     563.96 r
  fifo1/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0i0)       69.61               11.36 c   575.32 r
  data arrival time                                                                              575.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.54     776.54
  clock reconvergence pessimism                                                         0.00     776.54
  clock uncertainty                                                                   -50.00     726.54
  fifo1/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0i0)                           0.00     726.54 r
  clock gating setup time                                                             -51.94     674.60
  data required time                                                                             674.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.60
  data arrival time                                                                             -575.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.28


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U25/b (d04non02yd0f7)                                      79.62                1.85 c   501.74 r
  fifo0/U25/o1 (d04non02yd0f7)                                     37.81               29.65 c   531.40 f
  fifo0/N108 (net)                              5        21.78                          0.00     531.40 f
  fifo0/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0h0)       65.41               27.67 c   559.06 f
  data arrival time                                                                              559.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.97     776.97
  clock reconvergence pessimism                                                         0.00     776.97
  clock uncertainty                                                                   -50.00     726.97
  fifo0/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0h0)                           0.00     726.97 r
  clock gating setup time                                                             -68.55     658.42
  data required time                                                                             658.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             658.42
  data arrival time                                                                             -559.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.35


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_14__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U583/b (d04nob02yn0f0)                                     37.18                4.45 c   526.13 f
  fifo1/U583/out (d04nob02yn0f0)                                   64.23               45.09 c   571.22 r
  fifo1/N119 (net)                              5        18.47                          0.00     571.22 r
  fifo1/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)       67.43                8.49 c   579.71 r
  data arrival time                                                                              579.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.02     782.02
  clock reconvergence pessimism                                                         0.00     782.02
  clock uncertainty                                                                   -50.00     732.02
  fifo1/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                           0.00     732.02 r
  clock gating setup time                                                             -52.47     679.55
  data required time                                                                             679.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.55
  data arrival time                                                                             -579.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.84


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_6__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U592/b (d04nob02yn0f0)                                     16.89                5.12 c   549.81 f
  fifo1/U592/out (d04nob02yn0f0)                                   14.73               17.59     567.39 r
  fifo1/N127 (net)                              1         3.03                          0.00     567.39 r
  fifo1/route34/a (d04bfn00yd0k0)                                  14.73                0.48 &   567.88 r
  fifo1/route34/o (d04bfn00yd0k0)                                  15.28               22.61 c   590.49 r
  fifo1/n6228 (net)                             5        18.67                          0.00     590.49 r
  fifo1/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0h0)        23.72               11.76 c   602.26 r
  data arrival time                                                                              602.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.56     792.56
  clock reconvergence pessimism                                                         0.00     792.56
  clock uncertainty                                                                   -50.00     742.56
  fifo1/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0h0)                            0.00     742.56 r
  clock gating setup time                                                             -40.31     702.24
  data required time                                                                             702.24
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.24
  data arrival time                                                                             -602.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                     99.98


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U577/b (d04nob02yn0f0)                                     37.35                4.96 c   526.63 f
  fifo1/U577/out (d04nob02yn0f0)                                   65.31               45.20 c   571.83 r
  fifo1/N123 (net)                              5        18.77                          0.00     571.83 r
  fifo1/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0i0)       72.65               15.02 c   586.85 r
  data arrival time                                                                              586.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.56     790.56
  clock reconvergence pessimism                                                         0.00     790.56
  clock uncertainty                                                                   -50.00     740.56
  fifo1/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0i0)                           0.00     740.56 r
  clock gating setup time                                                             -53.58     686.98
  data required time                                                                             686.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.98
  data arrival time                                                                             -586.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.13


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U119/b (d04non02yd0h5)                                     38.63                0.55 &   555.91 r
  fifo1/U119/o1 (d04non02yd0h5)                                    21.67               19.55 c   575.45 f
  fifo1/N107 (net)                              5        16.51                          0.00     575.45 f
  fifo1/clk_gate_data_mem_reg_26__2_latch/en (d04cgc01nd0g0)       24.24                3.84 c   579.29 f
  data arrival time                                                                              579.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.12     783.12
  clock reconvergence pessimism                                                         0.00     783.12
  clock uncertainty                                                                   -50.00     733.12
  fifo1/clk_gate_data_mem_reg_26__2_latch/clk (d04cgc01nd0g0)                           0.00     733.12 r
  clock gating setup time                                                             -53.43     679.69
  data required time                                                                             679.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.69
  data arrival time                                                                             -579.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.40


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__0_latch/en (d04cgc01nd0h0)       51.09               14.45 c   603.95 r
  data arrival time                                                                              603.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.67     803.67
  clock reconvergence pessimism                                                         0.00     803.67
  clock uncertainty                                                                   -50.00     753.67
  fifo2/clk_gate_data_mem_reg_14__0_latch/clk (d04cgc01nd0h0)                           0.00     753.67 r
  clock gating setup time                                                             -49.28     704.39
  data required time                                                                             704.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.39
  data arrival time                                                                             -603.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.44


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__0_latch/en (d04cgc01nd0h0)       55.74               11.02 c   609.05 r
  data arrival time                                                                              609.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.64     809.64
  clock reconvergence pessimism                                                         0.00     809.64
  clock uncertainty                                                                   -50.00     759.64
  fifo2/clk_gate_data_mem_reg_22__0_latch/clk (d04cgc01nd0h0)                           0.00     759.64 r
  clock gating setup time                                                             -50.09     709.54
  data required time                                                                             709.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.54
  data arrival time                                                                             -609.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.49


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U588/a (d04nob02yn0b5)                                     30.51                0.47 &   511.01 f
  fifo1/U588/out (d04nob02yn0b5)                                   17.05               31.70     542.71 f
  fifo1/N117 (net)                              1         1.28                          0.00     542.71 f
  fifo1/post_route7/a (d04bfn00ynud5)                              17.05                0.40 &   543.11 f
  fifo1/post_route7/o (d04bfn00ynud5)                              27.24               28.94 c   572.05 f
  fifo1/n20 (net)                               5        16.61                          0.00     572.05 f
  fifo1/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0i0)       30.35                5.52 c   577.57 f
  data arrival time                                                                              577.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.73     789.73
  clock reconvergence pessimism                                                         0.00     789.73
  clock uncertainty                                                                   -50.00     739.73
  fifo1/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0i0)                           0.00     739.73 r
  clock gating setup time                                                             -61.63     678.10
  data required time                                                                             678.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.10
  data arrival time                                                                             -577.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.53


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__6_latch/en (d04cgc01nd0i0)       52.69               19.24 c   608.74 r
  data arrival time                                                                              608.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.43     809.43
  clock reconvergence pessimism                                                         0.00     809.43
  clock uncertainty                                                                   -50.00     759.43
  fifo2/clk_gate_data_mem_reg_14__6_latch/clk (d04cgc01nd0i0)                           0.00     759.43 r
  clock gating setup time                                                             -50.05     709.38
  data required time                                                                             709.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.38
  data arrival time                                                                             -608.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.64


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_19__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U598/b (d04non02yd0f0)                                     33.68                5.98 c   546.58 f
  fifo0/U598/o1 (d04non02yd0f0)                                    66.56               42.67 c   589.25 r
  fifo0/N114 (net)                              5        18.04                          0.00     589.25 r
  fifo0/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0h0)       71.47               17.00 c   606.25 r
  data arrival time                                                                              606.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.38     809.38
  clock reconvergence pessimism                                                         0.00     809.38
  clock uncertainty                                                                   -50.00     759.38
  fifo0/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0h0)                           0.00     759.38 r
  clock gating setup time                                                             -52.35     707.03
  data required time                                                                             707.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.03
  data arrival time                                                                             -606.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.78


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)         52.63               18.96 c   608.47 r
  data arrival time                                                                              608.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.29     809.29
  clock reconvergence pessimism                                                         0.00     809.29
  clock uncertainty                                                                   -50.00     759.29
  fifo2/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                             0.00     759.29 r
  clock gating setup time                                                             -50.01     709.27
  data required time                                                                             709.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.27
  data arrival time                                                                             -608.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.81


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__0_latch/en (d04cgc01nd0h0)       62.78               26.18 c   607.43 r
  data arrival time                                                                              607.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.43     809.43
  clock reconvergence pessimism                                                         0.00     809.43
  clock uncertainty                                                                   -50.00     759.43
  fifo2/clk_gate_data_mem_reg_26__0_latch/clk (d04cgc01nd0h0)                           0.00     759.43 r
  clock gating setup time                                                             -51.18     708.25
  data required time                                                                             708.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.25
  data arrival time                                                                             -607.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.82


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_26__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U540/a (d04non02yn0b7)                                     44.74                1.56 &   485.99 r
  fifo1/U540/o1 (d04non02yn0b7)                                    29.37               28.00     513.99 f
  fifo1/n3400 (net)                             3         4.15                          0.00     513.99 f
  fifo1/U217/a (d04inn00ynub3)                                     29.37                0.63 &   514.62 f
  fifo1/U217/o1 (d04inn00ynub3)                                    38.63               40.74     555.36 r
  fifo1/n1974 (net)                             2         5.76                          0.00     555.36 r
  fifo1/U119/b (d04non02yd0h5)                                     38.63                0.55 &   555.91 r
  fifo1/U119/o1 (d04non02yd0h5)                                    21.67               19.55 c   575.45 f
  fifo1/N107 (net)                              5        16.51                          0.00     575.45 f
  fifo1/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0i0)       24.49                4.30 c   579.75 f
  data arrival time                                                                              579.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.63     789.63
  clock reconvergence pessimism                                                         0.00     789.63
  clock uncertainty                                                                   -50.00     739.63
  fifo1/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0i0)                           0.00     739.63 r
  clock gating setup time                                                             -58.98     680.65
  data required time                                                                             680.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.65
  data arrival time                                                                             -579.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.90


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_5__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1934/b (d04nab03yn0f0)                                    99.06                3.26 c   424.05 r
  fifo2/U1934/out (d04nab03yn0f0)                                  56.27               44.52 c   468.56 f
  fifo2/n762 (net)                              4        11.60                          0.00     468.56 f
  fifo2/U861/a (d04inn00wn0a5)                                     57.69                3.11 c   471.68 f
  fifo2/U861/o1 (d04inn00wn0a5)                                    58.95               86.99     558.66 r
  fifo2/n3792 (net)                             1         2.39                          0.00     558.66 r
  fifo2/U1197/b (d04nab02yn0f0)                                    58.95                0.56 &   559.22 r
  fifo2/U1197/out (d04nab02yn0f0)                                  26.06               21.97 c   581.19 f
  fifo2/n3791 (net)                             1         4.91                          0.00     581.19 f
  fifo2/U714/a (d04inn00ynuh5)                                     26.61                1.62 c   582.81 f
  fifo2/U714/o1 (d04inn00ynuh5)                                    24.98               15.14 c   597.95 r
  fifo2/N220 (net)                              9        32.47                          0.00     597.95 r
  fifo2/clk_gate_data_mem_reg_5__5_latch/en (d04cgc01nd0h0)        49.09               10.60 c   608.55 r
  data arrival time                                                                              608.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.74     807.74
  clock reconvergence pessimism                                                         0.00     807.74
  clock uncertainty                                                                   -50.00     757.74
  fifo2/clk_gate_data_mem_reg_5__5_latch/clk (d04cgc01nd0h0)                            0.00     757.74 r
  clock gating setup time                                                             -48.27     709.46
  data required time                                                                             709.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.46
  data arrival time                                                                             -608.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.91


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U127/b (d04non02yd0f7)                                     80.32                1.60 &   512.83 f
  fifo1/U127/o1 (d04non02yd0f7)                                    54.39               49.13 c   561.96 r
  fifo1/N110 (net)                              5        21.05                          0.00     561.96 r
  fifo1/clk_gate_data_mem_reg_23__latch/en (d04cgc01nd0i0)         58.13               11.63 c   573.58 r
  data arrival time                                                                              573.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.53     774.53
  clock reconvergence pessimism                                                         0.00     774.53
  clock uncertainty                                                                   -50.00     724.53
  fifo1/clk_gate_data_mem_reg_23__latch/clk (d04cgc01nd0i0)                             0.00     724.53 r
  clock gating setup time                                                             -49.98     674.55
  data required time                                                                             674.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.55
  data arrival time                                                                             -573.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    100.96


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0h0)          36.55               20.05 c   611.14 r
  data arrival time                                                                              611.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.09     807.09
  clock reconvergence pessimism                                                         0.00     807.09
  clock uncertainty                                                                   -50.00     757.09
  fifo2/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0h0)                              0.00     757.09 r
  clock gating setup time                                                             -44.66     712.43
  data required time                                                                             712.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             712.43
  data arrival time                                                                             -611.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.29


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U595/b (d04nob02yn0f0)                                     45.21               12.38 c   523.32 f
  fifo0/U595/out (d04nob02yn0f0)                                   70.85               47.91 c   571.23 r
  fifo0/N121 (net)                              5        19.83                          0.00     571.23 r
  fifo0/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)       74.67                7.62 c   578.85 r
  data arrival time                                                                              578.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.18     784.18
  clock reconvergence pessimism                                                         0.00     784.18
  clock uncertainty                                                                   -50.00     734.18
  fifo0/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                           0.00     734.18 r
  clock gating setup time                                                             -53.98     680.20
  data required time                                                                             680.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.20
  data arrival time                                                                             -578.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.34


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_22__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place741/a (d04inn00ynud0)                                 52.33                2.68 c   549.77 r
  fifo2/place741/o1 (d04inn00ynud0)                                19.56               15.38 c   565.14 f
  fifo2/n4337 (net)                             1         5.01                          0.00     565.14 f
  fifo2/place746/a (d04non02yd0h5)                                 20.57                3.71 c   568.85 f
  fifo2/place746/o1 (d04non02yd0h5)                                47.86               29.19 c   598.04 r
  fifo2/n4338 (net)                             9        29.23                          0.00     598.04 r
  fifo2/clk_gate_data_mem_reg_22__7_latch/en (d04cgc01nd0h0)       56.61               16.03 c   614.07 r
  data arrival time                                                                              614.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    316.47     816.47
  clock reconvergence pessimism                                                         0.00     816.47
  clock uncertainty                                                                   -50.00     766.47
  fifo2/clk_gate_data_mem_reg_22__7_latch/clk (d04cgc01nd0h0)                           0.00     766.47 r
  clock gating setup time                                                             -50.85     715.62
  data required time                                                                             715.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             715.62
  data arrival time                                                                             -614.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.55


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__latch/en (d04cgc01nd0i0)         62.90               26.86 c   608.10 r
  data arrival time                                                                              608.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.23     812.23
  clock reconvergence pessimism                                                         0.00     812.23
  clock uncertainty                                                                   -50.00     762.23
  fifo2/clk_gate_data_mem_reg_26__latch/clk (d04cgc01nd0i0)                             0.00     762.23 r
  clock gating setup time                                                             -52.40     709.84
  data required time                                                                             709.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.84
  data arrival time                                                                             -608.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.74


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_8__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U582/b (d04nob02yn0f0)                                     37.33                4.90 c   526.57 f
  fifo1/U582/out (d04nob02yn0f0)                                   75.00               55.96 c   582.53 r
  fifo1/N125 (net)                              5        22.42                          0.00     582.53 r
  fifo1/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0i0)        76.74               10.05 c   592.58 r
  data arrival time                                                                              592.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.54     799.54
  clock reconvergence pessimism                                                         0.00     799.54
  clock uncertainty                                                                   -50.00     749.54
  fifo1/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0i0)                            0.00     749.54 r
  clock gating setup time                                                             -55.19     694.35
  data required time                                                                             694.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.35
  data arrival time                                                                             -592.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.76


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U198/a (d04inn00ln0b3)                                     29.05                0.40 &   487.76 f
  fifo1/U198/o1 (d04inn00ln0b3)                                    28.37               41.20     528.96 r
  fifo1/n1976 (net)                             1         1.92                          0.00     528.96 r
  fifo1/U135/a (d04non02yn0d5)                                     28.37                0.42 &   529.38 r
  fifo1/U135/o1 (d04non02yn0d5)                                    14.41               12.98     542.36 f
  fifo1/N111 (net)                              1         2.88                          0.00     542.36 f
  fifo1/route1108/a (d04bfn00yduk0)                                14.41                0.48 &   542.84 f
  fifo1/route1108/o (d04bfn00yduk0)                                10.90               21.53 c   564.38 f
  fifo1/n7320 (net)                             3        15.74                          0.00     564.38 f
  fifo1/clk_gate_data_mem_reg_22__2_latch/en (d04cgc01nd0h0)       21.18               10.35 c   574.73 f
  data arrival time                                                                              574.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.75     784.75
  clock reconvergence pessimism                                                         0.00     784.75
  clock uncertainty                                                                   -50.00     734.75
  fifo1/clk_gate_data_mem_reg_22__2_latch/clk (d04cgc01nd0h0)                           0.00     734.75 r
  clock gating setup time                                                             -58.03     676.71
  data required time                                                                             676.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.71
  data arrival time                                                                             -574.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    101.98


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U127/b (d04non02yd0f7)                                     80.32                1.60 &   512.83 f
  fifo1/U127/o1 (d04non02yd0f7)                                    54.39               49.13 c   561.96 r
  fifo1/N110 (net)                              5        21.05                          0.00     561.96 r
  fifo1/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)       58.17               11.75 c   573.71 r
  data arrival time                                                                              573.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.05     777.05
  clock reconvergence pessimism                                                         0.00     777.05
  clock uncertainty                                                                   -50.00     727.05
  fifo1/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                           0.00     727.05 r
  clock gating setup time                                                             -51.29     675.76
  data required time                                                                             675.76
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.76
  data arrival time                                                                             -573.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    102.06


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_10__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U577/b (d04nob02yn0f0)                                     37.35                4.96 c   526.63 f
  fifo1/U577/out (d04nob02yn0f0)                                   65.31               45.20 c   571.83 r
  fifo1/N123 (net)                              5        18.77                          0.00     571.83 r
  fifo1/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)       73.83               20.62 c   592.45 r
  data arrival time                                                                              592.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.62     798.62
  clock reconvergence pessimism                                                         0.00     798.62
  clock uncertainty                                                                   -50.00     748.62
  fifo1/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                           0.00     748.62 r
  clock gating setup time                                                             -54.06     694.56
  data required time                                                                             694.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.56
  data arrival time                                                                             -592.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    102.11


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_6__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/U1924/a (d04nob02yd0i0)                                    52.33                2.68 c   549.77 r
  fifo2/U1924/out (d04nob02yd0i0)                                  41.20               38.34 c   588.11 r
  fifo2/N218 (net)                              9        23.93                          0.00     588.11 r
  fifo2/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0h0)        58.49               18.19 c   606.29 r
  data arrival time                                                                              606.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.64     809.64
  clock reconvergence pessimism                                                         0.00     809.64
  clock uncertainty                                                                   -50.00     759.64
  fifo2/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0h0)                            0.00     759.64 r
  clock gating setup time                                                             -50.64     709.00
  data required time                                                                             709.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.00
  data arrival time                                                                             -606.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    102.71


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U481/b (d04non02ld0c0)                                     75.80                2.73 c   421.99 r
  fifo0/U481/o1 (d04non02ld0c0)                                    35.17               47.30     469.29 f
  fifo0/n2123 (net)                             1         4.53                          0.00     469.29 f
  fifo0/U511/b (d04nab02yd0i0)                                     35.17                1.42 &   470.71 f
  fifo0/U511/out (d04nab02yd0i0)                                   27.77               25.08 c   495.79 r
  fifo0/n3900 (net)                             8        18.98                          0.00     495.79 r
  fifo0/U596/b (d04nob02yn0d0)                                     34.06                7.97 c   503.76 r
  fifo0/U596/out (d04nob02yn0d0)                                   25.02               23.28 c   527.04 f
  fifo0/N129 (net)                              2         5.71                          0.00     527.04 f
  fifo0/route29/a (d04bfn00yduk0)                                  26.31                2.38 c   529.42 f
  fifo0/route29/o (d04bfn00yduk0)                                  12.85               25.78 c   555.20 f
  fifo0/n6520 (net)                             4        25.45                          0.00     555.20 f
  fifo0/clk_gate_data_mem_reg_4__2_latch/en (d04cgc01nd0h0)        32.73               16.76 c   571.96 f
  data arrival time                                                                              571.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.10     787.10
  clock reconvergence pessimism                                                         0.00     787.10
  clock uncertainty                                                                   -50.00     737.10
  fifo0/clk_gate_data_mem_reg_4__2_latch/clk (d04cgc01nd0h0)                            0.00     737.10 r
  clock gating setup time                                                             -62.35     674.75
  data required time                                                                             674.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.75
  data arrival time                                                                             -571.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    102.80


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_16__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U293/a (d04orn02wn0b0)                                     66.43                1.93 c   404.02 r
  fifo1/U293/o (d04orn02wn0b0)                                     44.74               80.41     484.43 r
  fifo1/n2600 (net)                             2         2.06                          0.00     484.43 r
  fifo1/U294/a (d04non02yn0b7)                                     44.74                1.65 &   486.08 r
  fifo1/U294/o1 (d04non02yn0b7)                                    30.51               24.46     510.54 f
  fifo1/n3300 (net)                             4         3.29                          0.00     510.54 f
  fifo1/U588/a (d04nob02yn0b5)                                     30.51                0.47 &   511.01 f
  fifo1/U588/out (d04nob02yn0b5)                                   17.05               31.70     542.71 f
  fifo1/N117 (net)                              1         1.28                          0.00     542.71 f
  fifo1/post_route7/a (d04bfn00ynud5)                              17.05                0.40 &   543.11 f
  fifo1/post_route7/o (d04bfn00ynud5)                              27.24               28.94 c   572.05 f
  fifo1/n20 (net)                               5        16.61                          0.00     572.05 f
  fifo1/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0j0)         30.28                5.45 c   577.50 f
  data arrival time                                                                              577.50

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.93     784.93
  clock reconvergence pessimism                                                         0.00     784.93
  clock uncertainty                                                                   -50.00     734.93
  fifo1/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0j0)                             0.00     734.93 r
  clock gating setup time                                                             -54.62     680.31
  data required time                                                                             680.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.31
  data arrival time                                                                             -577.50
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    102.81


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U112/b (d04non02yd0f7)                                     34.47                6.00 c   521.03 f
  fifo1/U112/o1 (d04non02yd0f7)                                    61.42               43.61 c   564.64 r
  fifo1/N114 (net)                              5        27.78                          0.00     564.64 r
  fifo1/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0g0)       64.92               11.20 c   575.83 r
  data arrival time                                                                              575.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.09     778.09
  clock reconvergence pessimism                                                         0.00     778.09
  clock uncertainty                                                                   -50.00     728.09
  fifo1/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0g0)                           0.00     728.09 r
  clock gating setup time                                                             -49.27     678.83
  data required time                                                                             678.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.83
  data arrival time                                                                             -575.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.00


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U581/b (d04nob02yn0d0)                                     36.20                2.86 c   524.53 f
  fifo1/U581/out (d04nob02yn0d0)                                   35.90               32.44 c   556.97 r
  fifo1/N121 (net)                              2         5.78                          0.00     556.97 r
  fifo1/route645/a (d04bfn00ynud5)                                 37.14                3.54 c   560.52 r
  fifo1/route645/o (d04bfn00ynud5)                                 14.96               22.91 c   583.43 r
  fifo1/n6847 (net)                             2         5.81                          0.00     583.43 r
  fifo1/clk_gate_data_mem_reg_12__3_latch/en (d04cgc01nd0h0)       17.48                5.96 c   589.39 r
  data arrival time                                                                              589.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    278.66     778.66
  clock reconvergence pessimism                                                         0.00     778.66
  clock uncertainty                                                                   -50.00     728.66
  fifo1/clk_gate_data_mem_reg_12__3_latch/clk (d04cgc01nd0h0)                           0.00     728.66 r
  clock gating setup time                                                             -36.27     692.39
  data required time                                                                             692.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.39
  data arrival time                                                                             -589.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.00


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_1__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1938/b (d04nab03yd0f5)                                    99.09                3.34 c   424.13 r
  fifo2/U1938/out (d04nab03yd0f5)                                  62.11               47.20 c   471.33 f
  fifo2/n7601 (net)                             4        16.71                          0.00     471.33 f
  fifo2/U1055/a (d04inn00wn0a5)                                    65.57                5.14 c   476.46 f
  fifo2/U1055/o1 (d04inn00wn0a5)                                   59.88               91.40     567.86 r
  fifo2/n3796 (net)                             1         2.30                          0.00     567.86 r
  fifo2/U1199/b (d04nab02yn0f0)                                    59.88                0.59 &   568.45 r
  fifo2/U1199/out (d04nab02yn0f0)                                  29.73               24.42 c   592.87 f
  fifo2/n3795 (net)                             1         6.46                          0.00     592.87 f
  fifo2/U716/a (d04inn00ynuh5)                                     31.63                3.78 c   596.65 f
  fifo2/U716/o1 (d04inn00ynuh5)                                    21.38               16.05 c   612.69 r
  fifo2/N228 (net)                              9        22.00                          0.00     612.69 r
  fifo2/clk_gate_data_mem_reg_1__1_latch/en (d04cgc01nd0h0)        27.45                3.58 c   616.27 r
  data arrival time                                                                              616.27

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.92     810.92
  clock reconvergence pessimism                                                         0.00     810.92
  clock uncertainty                                                                   -50.00     760.92
  fifo2/clk_gate_data_mem_reg_1__1_latch/clk (d04cgc01nd0h0)                            0.00     760.92 r
  clock gating setup time                                                             -41.27     719.64
  data required time                                                                             719.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.64
  data arrival time                                                                             -616.27
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.37


  Startpoint: fifo0/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_30__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.99     343.99
  fifo0/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         47.15                0.00     343.99 r
  fifo0/addr_wr_reg_2_/o (d04fyj43yd0b0)                           20.64               50.48 c   394.47 f
  fifo0/addr_wr[2] (net)                        5         4.19                          0.00     394.47 f
  fifo0/U7/a (d04inn00nn0b5)                                       20.65                0.40 c   394.87 f
  fifo0/U7/o1 (d04inn00nn0b5)                                      22.78               27.97     422.84 r
  fifo0/n1907 (net)                             4         3.44                          0.00     422.84 r
  fifo0/U285/b (d04orn02yn0b0)                                     22.78                0.33 &   423.17 r
  fifo0/U285/o (d04orn02yn0b0)                                     25.08               33.40     456.57 r
  fifo0/n11 (net)                               2         2.56                          0.00     456.57 r
  fifo0/route1/a (d04orn02yn0c0)                                   25.08                0.83 &   457.40 r
  fifo0/route1/o (d04orn02yn0c0)                                   16.31               28.08 c   485.48 r
  fifo0/n3300 (net)                             1         3.42                          0.00     485.48 r
  fifo0/route2/a (d04inn00ynue3)                                   16.37                0.71 c   486.20 r
  fifo0/route2/o1 (d04inn00ynue3)                                   9.45                9.82 c   496.02 f
  fifo0/n6493 (net)                             4         5.20                          0.00     496.02 f
  fifo0/U288/a (d04inn00yn0a5)                                      9.54                0.68 c   496.69 f
  fifo0/U288/o1 (d04inn00yn0a5)                                    30.85               27.75     524.45 r
  fifo0/n10 (net)                               1         3.39                          0.00     524.45 r
  fifo0/U289/b (d04non02yd0f7)                                     30.85                0.41 &   524.86 r
  fifo0/U289/o1 (d04non02yd0f7)                                    33.75               22.47 c   547.33 f
  fifo0/N103 (net)                              5        28.10                          0.00     547.33 f
  fifo0/clk_gate_data_mem_reg_30__3_latch/en (d04cgc01nd0h0)       46.90               15.79 c   563.12 f
  data arrival time                                                                              563.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.70     785.70
  clock reconvergence pessimism                                                         0.00     785.70
  clock uncertainty                                                                   -50.00     735.70
  fifo0/clk_gate_data_mem_reg_30__3_latch/clk (d04cgc01nd0h0)                           0.00     735.70 r
  clock gating setup time                                                             -69.21     666.50
  data required time                                                                             666.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             666.50
  data arrival time                                                                             -563.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.38


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U577/b (d04nob02yn0d0)                                     34.66                8.33 c   548.93 f
  fifo0/U577/out (d04nob02yn0d0)                                   19.16               23.01     571.94 r
  fifo0/N113 (net)                              2         2.18                          0.00     571.94 r
  fifo0/route22/a (d04bfn00ynud5)                                  19.16                0.60 &   572.53 r
  fifo0/route22/o (d04bfn00ynud5)                                  13.40               19.94 c   592.48 r
  fifo0/n6516 (net)                             4         5.39                          0.00     592.48 r
  fifo0/clk_gate_data_mem_reg_20__1_latch/en (d04cgc01nd0i0)       14.70                2.01 c   594.49 r
  data arrival time                                                                              594.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.44     785.44
  clock reconvergence pessimism                                                         0.00     785.44
  clock uncertainty                                                                   -50.00     735.44
  fifo0/clk_gate_data_mem_reg_20__1_latch/clk (d04cgc01nd0i0)                           0.00     735.44 r
  clock gating setup time                                                             -37.52     697.92
  data required time                                                                             697.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.92
  data arrival time                                                                             -594.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.44


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/route785/a (d04orn02yn0c0)                                 65.96                3.52 c   516.11 f
  fifo0/route785/o (d04orn02yn0c0)                                 14.30               40.16     556.27 f
  fifo0/N106 (net)                              1         4.69                          0.00     556.27 f
  fifo0/route786/a (d04inn00ynuh5)                                 14.30                0.39 &   556.66 f
  fifo0/route786/o1 (d04inn00ynuh5)                                19.99               11.35 c   568.01 r
  fifo0/n7279 (net)                             5        24.61                          0.00     568.01 r
  fifo0/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0j0)       39.78               18.27 c   586.29 r
  data arrival time                                                                              586.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.79     781.79
  clock reconvergence pessimism                                                         0.00     781.79
  clock uncertainty                                                                   -50.00     731.79
  fifo0/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0j0)                           0.00     731.79 r
  clock gating setup time                                                             -42.05     689.75
  data required time                                                                             689.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.75
  data arrival time                                                                             -586.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.46


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_24__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/U1909/a (d04nob02yd0i0)                                    72.12               13.30 c   503.87 f
  fifo2/U1909/out (d04nob02yd0i0)                                  39.54               57.88 c   561.75 f
  fifo2/N182 (net)                              9        43.23                          0.00     561.75 f
  fifo2/clk_gate_data_mem_reg_24__5_latch/en (d04cgc01nd0h0)       67.92               18.56 c   580.32 f
  data arrival time                                                                              580.32

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.66     807.66
  clock reconvergence pessimism                                                         0.00     807.66
  clock uncertainty                                                                   -50.00     757.66
  fifo2/clk_gate_data_mem_reg_24__5_latch/clk (d04cgc01nd0h0)                           0.00     757.66 r
  clock gating setup time                                                             -73.59     684.08
  data required time                                                                             684.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.08
  data arrival time                                                                             -580.32
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.76


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__0_latch/en (d04cgc01nd0h0)       41.03               18.02 c   578.57 f
  data arrival time                                                                              578.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.00     799.00
  clock reconvergence pessimism                                                         0.00     799.00
  clock uncertainty                                                                   -50.00     749.00
  fifo2/clk_gate_data_mem_reg_29__0_latch/clk (d04cgc01nd0h0)                           0.00     749.00 r
  clock gating setup time                                                             -66.51     682.48
  data required time                                                                             682.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.48
  data arrival time                                                                             -578.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    103.91


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U211/b (d04non02yd0h5)                                     22.10                3.71 c   536.21 f
  fifo1/U211/o1 (d04non02yd0h5)                                    43.33               26.25 c   562.46 r
  fifo1/N106 (net)                              5        24.00                          0.00     562.46 r
  fifo1/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0h0)       55.68               22.98 c   585.44 r
  data arrival time                                                                              585.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.42     789.42
  clock reconvergence pessimism                                                         0.00     789.42
  clock uncertainty                                                                   -50.00     739.42
  fifo1/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0h0)                           0.00     739.42 r
  clock gating setup time                                                             -49.86     689.56
  data required time                                                                             689.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.56
  data arrival time                                                                             -585.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.12


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_7__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U10/a (d04inn00yn0b5)                                      80.32                1.59 &   512.82 f
  fifo1/U10/o1 (d04inn00yn0b5)                                     32.28               40.12     552.94 r
  fifo1/n1880 (net)                             3         3.20                          0.00     552.94 r
  fifo1/U589/a (d04nob02yn0f0)                                     32.28                0.93 &   553.87 r
  fifo1/U589/out (d04nob02yn0f0)                                   37.63               35.29 c   589.16 r
  fifo1/N126 (net)                              5        10.52                          0.00     589.16 r
  fifo1/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0h0)        38.51                2.28 c   591.45 r
  data arrival time                                                                              591.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.13     791.13
  clock reconvergence pessimism                                                         0.00     791.13
  clock uncertainty                                                                   -50.00     741.13
  fifo1/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0h0)                            0.00     741.13 r
  clock gating setup time                                                             -45.44     695.69
  data required time                                                                             695.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.69
  data arrival time                                                                             -591.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.24


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_20__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U577/b (d04nob02yn0d0)                                     34.66                8.33 c   548.93 f
  fifo0/U577/out (d04nob02yn0d0)                                   19.16               23.01     571.94 r
  fifo0/N113 (net)                              2         2.18                          0.00     571.94 r
  fifo0/route22/a (d04bfn00ynud5)                                  19.16                0.60 &   572.53 r
  fifo0/route22/o (d04bfn00ynud5)                                  13.40               19.94 c   592.48 r
  fifo0/n6516 (net)                             4         5.39                          0.00     592.48 r
  fifo0/clk_gate_data_mem_reg_20__3_latch/en (d04cgc01nd0i0)       14.33                1.23 c   593.71 r
  data arrival time                                                                              593.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.60     785.60
  clock reconvergence pessimism                                                         0.00     785.60
  clock uncertainty                                                                   -50.00     735.60
  fifo0/clk_gate_data_mem_reg_20__3_latch/clk (d04cgc01nd0i0)                           0.00     735.60 r
  clock gating setup time                                                             -37.41     698.19
  data required time                                                                             698.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.19
  data arrival time                                                                             -593.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.49


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__6_latch/en (d04cgc01nd0h0)        36.54               20.00 c   611.08 r
  data arrival time                                                                              611.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.01     810.01
  clock reconvergence pessimism                                                         0.00     810.01
  clock uncertainty                                                                   -50.00     760.01
  fifo2/clk_gate_data_mem_reg_2__6_latch/clk (d04cgc01nd0h0)                            0.00     760.01 r
  clock gating setup time                                                             -44.34     715.66
  data required time                                                                             715.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             715.66
  data arrival time                                                                             -611.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.58


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/U602/a (d04non02yn0f5)                                     66.45                4.22 c   516.81 f
  fifo0/U602/o1 (d04non02yn0f5)                                    45.73               42.09 c   558.90 r
  fifo0/N130 (net)                              5        12.61                          0.00     558.90 r
  fifo0/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0c0)        48.26                7.06 c   565.96 r
  data arrival time                                                                              565.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    267.35     767.35
  clock reconvergence pessimism                                                         0.00     767.35
  clock uncertainty                                                                   -50.00     717.35
  fifo0/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0c0)                            0.00     717.35 r
  clock gating setup time                                                             -46.63     670.72
  data required time                                                                             670.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.72
  data arrival time                                                                             -565.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.76


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1000/a (d04inn00yduo7)                                34.19               10.07 c   563.36 f
  fifo2/place1000/o1 (d04inn00yduo7)                               15.56               16.43 c   579.79 r
  fifo2/n4151 (net)                             4        14.66                          0.00     579.79 r
  fifo2/clk_gate_data_mem_reg_21__2_latch/en (d04cgc01nd0h0)       29.70               14.89 c   594.68 r
  data arrival time                                                                              594.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.54     791.54
  clock reconvergence pessimism                                                         0.00     791.54
  clock uncertainty                                                                   -50.00     741.54
  fifo2/clk_gate_data_mem_reg_21__2_latch/clk (d04cgc01nd0h0)                           0.00     741.54 r
  clock gating setup time                                                             -42.03     699.51
  data required time                                                                             699.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.51
  data arrival time                                                                             -594.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.83


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_12__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U595/b (d04nob02yn0f0)                                     45.21               12.38 c   523.32 f
  fifo0/U595/out (d04nob02yn0f0)                                   70.85               47.91 c   571.23 r
  fifo0/N121 (net)                              5        19.83                          0.00     571.23 r
  fifo0/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)       79.02               18.55 c   589.78 r
  data arrival time                                                                              589.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.67     798.67
  clock reconvergence pessimism                                                         0.00     798.67
  clock uncertainty                                                                   -50.00     748.67
  fifo0/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                           0.00     748.67 r
  clock gating setup time                                                             -54.01     694.66
  data required time                                                                             694.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.66
  data arrival time                                                                             -589.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    104.88


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U127/b (d04non02yd0f7)                                     80.32                1.60 &   512.83 f
  fifo1/U127/o1 (d04non02yd0f7)                                    54.39               49.13 c   561.96 r
  fifo1/N110 (net)                              5        21.05                          0.00     561.96 r
  fifo1/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0g0)       56.99                7.30 c   569.25 r
  data arrival time                                                                              569.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    272.93     772.93
  clock reconvergence pessimism                                                         0.00     772.93
  clock uncertainty                                                                   -50.00     722.93
  fifo1/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0g0)                           0.00     722.93 r
  clock gating setup time                                                             -48.24     674.70
  data required time                                                                             674.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.70
  data arrival time                                                                             -569.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.44


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1000/a (d04inn00yduo7)                                34.19               10.07 c   563.36 f
  fifo2/place1000/o1 (d04inn00yduo7)                               15.56               16.43 c   579.79 r
  fifo2/n4151 (net)                             4        14.66                          0.00     579.79 r
  fifo2/clk_gate_data_mem_reg_21__3_latch/en (d04cgc01nd0h0)       30.36               17.23 c   597.02 r
  data arrival time                                                                              597.02

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.77     794.77
  clock reconvergence pessimism                                                         0.00     794.77
  clock uncertainty                                                                   -50.00     744.77
  fifo2/clk_gate_data_mem_reg_21__3_latch/clk (d04cgc01nd0h0)                           0.00     744.77 r
  clock gating setup time                                                             -42.29     702.48
  data required time                                                                             702.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.48
  data arrival time                                                                             -597.02
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    105.46


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U581/b (d04nob02yn0d0)                                     36.20                2.86 c   524.53 f
  fifo1/U581/out (d04nob02yn0d0)                                   35.90               32.44 c   556.97 r
  fifo1/N121 (net)                              2         5.78                          0.00     556.97 r
  fifo1/route646/a (d04bfn00ynud5)                                 36.62                2.44 c   559.41 r
  fifo1/route646/o (d04bfn00ynud5)                                 16.21               23.24 c   582.65 r
  fifo1/n6848 (net)                             3         6.53                          0.00     582.65 r
  fifo1/clk_gate_data_mem_reg_12__0_latch/en (d04cgc01nd0e0)       17.50                1.25 c   583.90 r
  data arrival time                                                                              583.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.25     774.25
  clock reconvergence pessimism                                                         0.00     774.25
  clock uncertainty                                                                   -50.00     724.25
  fifo1/clk_gate_data_mem_reg_12__0_latch/clk (d04cgc01nd0e0)                           0.00     724.25 r
  clock gating setup time                                                             -34.27     689.98
  data required time                                                                             689.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.98
  data arrival time                                                                             -583.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    106.08


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U365/a (d04non02yd0f7)                                     37.57                4.01 c   514.95 f
  fifo0/U365/o1 (d04non02yd0f7)                                    46.28               32.21 c   547.16 r
  fifo0/N118 (net)                              5        20.40                          0.00     547.16 r
  fifo0/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0h0)       73.61               33.87 c   581.03 r
  data arrival time                                                                              581.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.16     792.16
  clock reconvergence pessimism                                                         0.00     792.16
  clock uncertainty                                                                   -50.00     742.16
  fifo0/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0h0)                           0.00     742.16 r
  clock gating setup time                                                             -54.89     687.27
  data required time                                                                             687.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.27
  data arrival time                                                                             -581.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    106.25


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/post_place620/b (d04ann02yd0k0)                             9.90                0.72 c   539.38 r
  fifo2/post_place620/o (d04ann02yd0k0)                            20.51               25.59 c   564.97 r
  fifo2/n5564 (net)                             5        21.65                          0.00     564.97 r
  fifo2/clk_gate_data_mem_reg_16__4_latch/en (d04cgc01nd0h0)       48.25               21.78 c   586.75 r
  data arrival time                                                                              586.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.61     791.61
  clock reconvergence pessimism                                                         0.00     791.61
  clock uncertainty                                                                   -50.00     741.61
  fifo2/clk_gate_data_mem_reg_16__4_latch/clk (d04cgc01nd0h0)                           0.00     741.61 r
  clock gating setup time                                                             -48.33     693.28
  data required time                                                                             693.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.28
  data arrival time                                                                             -586.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    106.53


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/post_place620/b (d04ann02yd0k0)                             9.90                0.72 c   539.38 r
  fifo2/post_place620/o (d04ann02yd0k0)                            20.51               25.59 c   564.97 r
  fifo2/n5564 (net)                             5        21.65                          0.00     564.97 r
  fifo2/clk_gate_data_mem_reg_16__3_latch/en (d04cgc01nd0i0)       49.94               28.55 c   593.52 r
  data arrival time                                                                              593.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.70     800.70
  clock reconvergence pessimism                                                         0.00     800.70
  clock uncertainty                                                                   -50.00     750.70
  fifo2/clk_gate_data_mem_reg_16__3_latch/clk (d04cgc01nd0i0)                           0.00     750.70 r
  clock gating setup time                                                             -50.16     700.54
  data required time                                                                             700.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.54
  data arrival time                                                                             -593.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.02


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U601/b (d04non02yn0f0)                                     36.72                3.49 c   525.16 f
  fifo1/U601/o1 (d04non02yn0f0)                                    60.53               38.80 c   563.96 r
  fifo1/N122 (net)                              5        20.33                          0.00     563.96 r
  fifo1/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0h0)       76.37               30.10 c   594.06 r
  data arrival time                                                                              594.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.26     805.26
  clock reconvergence pessimism                                                         0.00     805.26
  clock uncertainty                                                                   -50.00     755.26
  fifo1/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0h0)                           0.00     755.26 r
  clock gating setup time                                                             -54.13     701.13
  data required time                                                                             701.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.13
  data arrival time                                                                             -594.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.07


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__0_latch/en (d04cgc01nd0h0)        35.27               16.01 c   607.10 r
  data arrival time                                                                              607.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.19     808.19
  clock reconvergence pessimism                                                         0.00     808.19
  clock uncertainty                                                                   -50.00     758.19
  fifo2/clk_gate_data_mem_reg_2__0_latch/clk (d04cgc01nd0h0)                            0.00     758.19 r
  clock gating setup time                                                             -43.96     714.22
  data required time                                                                             714.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             714.22
  data arrival time                                                                             -607.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.13


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           25.97               53.75 c   397.85 f
  fifo0/addr_wr[3] (net)                        6         5.09                          0.00     397.85 f
  fifo0/U583/a (d04inn00ln0a5)                                     26.47                2.41 c   400.26 f
  fifo0/U583/o1 (d04inn00ln0a5)                                    45.45               53.61     453.87 r
  fifo0/n1905 (net)                             2         2.54                          0.00     453.87 r
  fifo0/place512/a (d04non02yn0d5)                                 45.45                0.98 &   454.85 r
  fifo0/place512/o1 (d04non02yn0d5)                                26.68               20.40     475.25 f
  fifo0/n2295 (net)                             1         5.01                          0.00     475.25 f
  fifo0/place252/a (d04nan02yd0h0)                                 26.68                1.60 &   476.85 f
  fifo0/place252/o1 (d04nan02yd0h0)                                34.45               23.68 c   500.54 r
  fifo0/n4100 (net)                             8        30.05                          0.00     500.54 r
  fifo0/U592/b (d04nob02yn0f0)                                     47.40               11.19 c   511.72 r
  fifo0/U592/out (d04nob02yn0f0)                                   18.74               19.17     530.89 f
  fifo0/N119 (net)                              1         3.24                          0.00     530.89 f
  fifo0/route787/a (d04bfn00yduk0)                                 18.74                1.21 &   532.10 f
  fifo0/route787/o (d04bfn00yduk0)                                 13.43               24.61 c   556.71 f
  fifo0/n7281 (net)                             5        25.29                          0.00     556.71 f
  fifo0/clk_gate_data_mem_reg_14__latch/en (d04cgc01nd0i0)         22.82                5.77 c   562.48 f
  data arrival time                                                                              562.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.62     776.62
  clock reconvergence pessimism                                                         0.00     776.62
  clock uncertainty                                                                   -50.00     726.62
  fifo0/clk_gate_data_mem_reg_14__latch/clk (d04cgc01nd0i0)                             0.00     726.62 r
  clock gating setup time                                                             -56.63     669.99
  data required time                                                                             669.99
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             669.99
  data arrival time                                                                             -562.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.51


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U590/b (d04nob02yn0f0)                                     44.80               11.63 c   522.57 f
  fifo0/U590/out (d04nob02yn0f0)                                   42.87               35.73 c   558.30 r
  fifo0/N125 (net)                              5        11.18                          0.00     558.30 r
  fifo0/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0h0)        48.34               11.44 c   569.74 r
  data arrival time                                                                              569.74

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.73     774.73
  clock reconvergence pessimism                                                         0.00     774.73
  clock uncertainty                                                                   -50.00     724.73
  fifo0/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0h0)                            0.00     724.73 r
  clock gating setup time                                                             -47.42     677.32
  data required time                                                                             677.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.32
  data arrival time                                                                             -569.74
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.58


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U590/b (d04nob02yn0f0)                                     44.80               11.63 c   522.57 f
  fifo0/U590/out (d04nob02yn0f0)                                   42.87               35.73 c   558.30 r
  fifo0/N125 (net)                              5        11.18                          0.00     558.30 r
  fifo0/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0h0)        48.06               10.22 c   568.53 r
  data arrival time                                                                              568.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.39     773.39
  clock reconvergence pessimism                                                         0.00     773.39
  clock uncertainty                                                                   -50.00     723.39
  fifo0/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0h0)                            0.00     723.39 r
  clock gating setup time                                                             -47.17     676.22
  data required time                                                                             676.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.22
  data arrival time                                                                             -568.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.70


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__1_latch/en (d04cgc01nd0h0)       41.74               19.54 c   580.09 f
  data arrival time                                                                              580.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.33     802.33
  clock reconvergence pessimism                                                         0.00     802.33
  clock uncertainty                                                                   -50.00     752.33
  fifo2/clk_gate_data_mem_reg_29__1_latch/clk (d04cgc01nd0h0)                           0.00     752.33 r
  clock gating setup time                                                             -64.49     687.84
  data required time                                                                             687.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.84
  data arrival time                                                                             -580.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.76


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0h0)         38.97               18.17 c   608.72 r
  data arrival time                                                                              608.72

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.83     811.83
  clock reconvergence pessimism                                                         0.00     811.83
  clock uncertainty                                                                   -50.00     761.83
  fifo2/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0h0)                             0.00     761.83 r
  clock gating setup time                                                             -45.27     716.56
  data required time                                                                             716.56
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             716.56
  data arrival time                                                                             -608.72
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    107.85


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_22__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U582/b (d04nob02yn0f0)                                     34.60                8.20 c   548.79 f
  fifo0/U582/out (d04nob02yn0f0)                                   16.34               20.36     569.15 r
  fifo0/N111 (net)                              1         2.81                          0.00     569.15 r
  fifo0/route28/a (d04bfn00yduk0)                                  16.34                0.41 &   569.56 r
  fifo0/route28/o (d04bfn00yduk0)                                  13.77               21.23 c   590.79 r
  fifo0/n6519 (net)                             5        23.94                          0.00     590.79 r
  fifo0/clk_gate_data_mem_reg_22__1_latch/en (d04cgc01nd0i0)       15.53                1.60 c   592.38 r
  data arrival time                                                                              592.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.66     789.66
  clock reconvergence pessimism                                                         0.00     789.66
  clock uncertainty                                                                   -50.00     739.66
  fifo0/clk_gate_data_mem_reg_22__1_latch/clk (d04cgc01nd0i0)                           0.00     739.66 r
  clock gating setup time                                                             -39.16     700.51
  data required time                                                                             700.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.51
  data arrival time                                                                             -592.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    108.12


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__5_latch/en (d04cgc01nd0h0)       41.64               19.24 c   579.79 f
  data arrival time                                                                              579.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.14     802.14
  clock reconvergence pessimism                                                         0.00     802.14
  clock uncertainty                                                                   -50.00     752.14
  fifo2/clk_gate_data_mem_reg_29__5_latch/clk (d04cgc01nd0h0)                           0.00     752.14 r
  clock gating setup time                                                             -64.15     688.00
  data required time                                                                             688.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.00
  data arrival time                                                                             -579.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    108.21


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place49/b (d04orn02yn0f0)                             13.89                2.32 c   502.43 f
  fifo1/post_place49/o (d04orn02yn0f0)                             18.37               32.06 c   534.49 f
  fifo1/n2415 (net)                             4        12.60                          0.00     534.49 f
  fifo1/U299/a (d04non02yd0h5)                                     18.97                1.08 c   535.57 f
  fifo1/U299/o1 (d04non02yd0h5)                                    35.05               23.72 c   559.29 r
  fifo1/N105 (net)                              5        19.72                          0.00     559.29 r
  fifo1/clk_gate_data_mem_reg_28__3_latch/en (d04cgc01nd0b0)       42.96               15.52 c   574.81 r
  data arrival time                                                                              574.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.68     777.68
  clock reconvergence pessimism                                                         0.00     777.68
  clock uncertainty                                                                   -50.00     727.68
  fifo1/clk_gate_data_mem_reg_28__3_latch/clk (d04cgc01nd0b0)                           0.00     727.68 r
  clock gating setup time                                                             -44.06     683.62
  data required time                                                                             683.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.62
  data arrival time                                                                             -574.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    108.80


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_14__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1903/b (d04orn02ln0a5)                                    33.56                1.91 &   446.76 f
  fifo2/U1903/o (d04orn02ln0a5)                                    23.27               66.22     512.98 f
  fifo2/n746 (net)                              2         2.37                          0.00     512.98 f
  fifo2/U1904/a (d04non02yn0d0)                                    23.27                1.43 &   514.41 f
  fifo2/U1904/o1 (d04non02yn0d0)                                   49.69               32.67 c   547.09 r
  fifo2/n751 (net)                              4         8.99                          0.00     547.09 r
  fifo2/place927/a (d04nob02yd0i0)                                 52.11                2.40 c   549.48 r
  fifo2/place927/out (d04nob02yd0i0)                               39.59               40.02 c   589.50 r
  fifo2/n4041 (net)                             9        23.23                          0.00     589.50 r
  fifo2/clk_gate_data_mem_reg_14__1_latch/en (d04cgc01nd0h0)       50.18               10.35 c   599.85 r
  data arrival time                                                                              599.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.36     808.36
  clock reconvergence pessimism                                                         0.00     808.36
  clock uncertainty                                                                   -50.00     758.36
  fifo2/clk_gate_data_mem_reg_14__1_latch/clk (d04cgc01nd0h0)                           0.00     758.36 r
  clock gating setup time                                                             -49.70     708.67
  data required time                                                                             708.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.67
  data arrival time                                                                             -599.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    108.82


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U591/a (d04nob02yn0b5)                                     14.81                0.40 c   521.23 r
  fifo0/U591/out (d04nob02yn0b5)                                   20.20               24.47     545.71 r
  fifo0/N126 (net)                              1         1.61                          0.00     545.71 r
  fifo0/post_route6/a (d04bfn00yd0i0)                              20.20                0.39 &   546.10 r
  fifo0/post_route6/o (d04bfn00yd0i0)                              26.13               28.80 c   574.90 r
  fifo0/n18 (net)                               5        26.31                          0.00     574.90 r
  fifo0/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0h0)          31.98                4.58 c   579.47 r
  data arrival time                                                                              579.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.87     781.87
  clock reconvergence pessimism                                                         0.00     781.87
  clock uncertainty                                                                   -50.00     731.87
  fifo0/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0h0)                              0.00     731.87 r
  clock gating setup time                                                             -43.52     688.34
  data required time                                                                             688.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.34
  data arrival time                                                                             -579.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    108.87


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__6_latch/en (d04cgc01nd0h0)        41.75               15.61 c   573.82 f
  data arrival time                                                                              573.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.06     798.06
  clock reconvergence pessimism                                                         0.00     798.06
  clock uncertainty                                                                   -50.00     748.06
  fifo2/clk_gate_data_mem_reg_0__6_latch/clk (d04cgc01nd0h0)                            0.00     748.06 r
  clock gating setup time                                                             -64.91     683.15
  data required time                                                                             683.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.15
  data arrival time                                                                             -573.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.34


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U127/b (d04non02yd0f7)                                     80.32                1.60 &   512.83 f
  fifo1/U127/o1 (d04non02yd0f7)                                    54.39               49.13 c   561.96 r
  fifo1/N110 (net)                              5        21.05                          0.00     561.96 r
  fifo1/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)       59.16               15.35 c   577.31 r
  data arrival time                                                                              577.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.05     788.05
  clock reconvergence pessimism                                                         0.00     788.05
  clock uncertainty                                                                   -50.00     738.05
  fifo1/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                           0.00     738.05 r
  clock gating setup time                                                             -51.23     686.82
  data required time                                                                             686.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.82
  data arrival time                                                                             -577.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.51


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_7__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U9/b (d04nab02yd0d3)                                       27.16                0.39 &   468.86 r
  fifo0/U9/out (d04nab02yd0d3)                                     46.28               28.97 c   497.83 f
  fifo0/n1904 (net)                             4        12.41                          0.00     497.83 f
  fifo0/U10/a (d04inn00ynuf5)                                      53.44                7.26 c   505.09 f
  fifo0/U10/o1 (d04inn00ynuf5)                                     14.79               15.74 c   520.83 r
  fifo0/n1903 (net)                             3         3.77                          0.00     520.83 r
  fifo0/U591/a (d04nob02yn0b5)                                     14.81                0.40 c   521.23 r
  fifo0/U591/out (d04nob02yn0b5)                                   20.20               24.47     545.71 r
  fifo0/N126 (net)                              1         1.61                          0.00     545.71 r
  fifo0/post_route6/a (d04bfn00yd0i0)                              20.20                0.39 &   546.10 r
  fifo0/post_route6/o (d04bfn00yd0i0)                              26.13               28.80 c   574.90 r
  fifo0/n18 (net)                               5        26.31                          0.00     574.90 r
  fifo0/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0h0)        31.45                2.95 c   577.84 r
  data arrival time                                                                              577.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.23     781.23
  clock reconvergence pessimism                                                         0.00     781.23
  clock uncertainty                                                                   -50.00     731.23
  fifo0/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0h0)                            0.00     731.23 r
  clock gating setup time                                                             -43.61     687.62
  data required time                                                                             687.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.62
  data arrival time                                                                             -577.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.78


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__6_latch/en (d04cgc01nd0h0)       38.89               17.80 c   608.35 r
  data arrival time                                                                              608.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.78     813.78
  clock reconvergence pessimism                                                         0.00     813.78
  clock uncertainty                                                                   -50.00     763.78
  fifo2/clk_gate_data_mem_reg_27__6_latch/clk (d04cgc01nd0h0)                           0.00     763.78 r
  clock gating setup time                                                             -45.63     718.16
  data required time                                                                             718.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             718.16
  data arrival time                                                                             -608.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.81


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U211/b (d04non02yd0h5)                                     22.10                3.71 c   536.21 f
  fifo1/U211/o1 (d04non02yd0h5)                                    43.33               26.25 c   562.46 r
  fifo1/N106 (net)                              5        24.00                          0.00     562.46 r
  fifo1/clk_gate_data_mem_reg_27__3_latch/en (d04cgc01nd0b0)       50.73               13.40 c   575.86 r
  data arrival time                                                                              575.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.87     779.87
  clock reconvergence pessimism                                                         0.00     779.87
  clock uncertainty                                                                   -50.00     729.87
  fifo1/clk_gate_data_mem_reg_27__3_latch/clk (d04cgc01nd0b0)                           0.00     729.87 r
  clock gating setup time                                                             -44.19     685.69
  data required time                                                                             685.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.69
  data arrival time                                                                             -575.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.83


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__2_latch/en (d04cgc01nd0h0)       42.16               20.69 c   581.23 f
  data arrival time                                                                              581.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    306.84     806.84
  clock reconvergence pessimism                                                         0.00     806.84
  clock uncertainty                                                                   -50.00     756.84
  fifo2/clk_gate_data_mem_reg_29__2_latch/clk (d04cgc01nd0h0)                           0.00     756.84 r
  clock gating setup time                                                             -65.76     691.08
  data required time                                                                             691.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.08
  data arrival time                                                                             -581.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.85


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/route785/a (d04orn02yn0c0)                                 65.96                3.52 c   516.11 f
  fifo0/route785/o (d04orn02yn0c0)                                 14.30               40.16     556.27 f
  fifo0/N106 (net)                              1         4.69                          0.00     556.27 f
  fifo0/route786/a (d04inn00ynuh5)                                 14.30                0.39 &   556.66 f
  fifo0/route786/o1 (d04inn00ynuh5)                                19.99               11.35 c   568.01 r
  fifo0/n7279 (net)                             5        24.61                          0.00     568.01 r
  fifo0/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0i0)       37.94               12.94 c   580.95 r
  data arrival time                                                                              580.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.46     786.46
  clock reconvergence pessimism                                                         0.00     786.46
  clock uncertainty                                                                   -50.00     736.46
  fifo0/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0i0)                           0.00     736.46 r
  clock gating setup time                                                             -45.56     690.91
  data required time                                                                             690.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.91
  data arrival time                                                                             -580.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    109.96


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U481/b (d04non02ld0c0)                                     75.80                2.73 c   421.99 r
  fifo0/U481/o1 (d04non02ld0c0)                                    35.17               47.30     469.29 f
  fifo0/n2123 (net)                             1         4.53                          0.00     469.29 f
  fifo0/U511/b (d04nab02yd0i0)                                     35.17                1.42 &   470.71 f
  fifo0/U511/out (d04nab02yd0i0)                                   27.77               25.08 c   495.79 r
  fifo0/n3900 (net)                             8        18.98                          0.00     495.79 r
  fifo0/U596/b (d04nob02yn0d0)                                     34.06                7.97 c   503.76 r
  fifo0/U596/out (d04nob02yn0d0)                                   25.02               23.28 c   527.04 f
  fifo0/N129 (net)                              2         5.71                          0.00     527.04 f
  fifo0/route29/a (d04bfn00yduk0)                                  26.31                2.38 c   529.42 f
  fifo0/route29/o (d04bfn00yduk0)                                  12.85               25.78 c   555.20 f
  fifo0/n6520 (net)                             4        25.45                          0.00     555.20 f
  fifo0/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0h0)        30.27               11.48 c   566.68 f
  data arrival time                                                                              566.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.26     787.26
  clock reconvergence pessimism                                                         0.00     787.26
  clock uncertainty                                                                   -50.00     737.26
  fifo0/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0h0)                            0.00     737.26 r
  clock gating setup time                                                             -60.53     676.73
  data required time                                                                             676.73
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.73
  data arrival time                                                                             -566.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.04


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/U766/a (d04inn00ynui5)                                     38.48                5.28 c   561.87 r
  fifo2/U766/o1 (d04inn00ynui5)                                    14.22               10.30 c   572.16 f
  fifo2/N180 (net)                              5        17.12                          0.00     572.16 f
  fifo2/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0h0)         32.97               16.20 c   588.36 f
  data arrival time                                                                              588.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.00     810.00
  clock reconvergence pessimism                                                         0.00     810.00
  clock uncertainty                                                                   -50.00     760.00
  fifo2/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0h0)                             0.00     760.00 r
  clock gating setup time                                                             -61.40     698.60
  data required time                                                                             698.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.60
  data arrival time                                                                             -588.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.23


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__7_latch/en (d04cgc01nd0i0)       40.31               13.82 c   564.13 f
  data arrival time                                                                              564.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.15     789.15
  clock reconvergence pessimism                                                         0.00     789.15
  clock uncertainty                                                                   -50.00     739.15
  fifo2/clk_gate_data_mem_reg_11__7_latch/clk (d04cgc01nd0i0)                           0.00     739.15 r
  clock gating setup time                                                             -64.60     674.55
  data required time                                                                             674.55
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.55
  data arrival time                                                                             -564.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.42


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U581/b (d04nob02yn0d0)                                     36.20                2.86 c   524.53 f
  fifo1/U581/out (d04nob02yn0d0)                                   35.90               32.44 c   556.97 r
  fifo1/N121 (net)                              2         5.78                          0.00     556.97 r
  fifo1/route645/a (d04bfn00ynud5)                                 37.14                3.54 c   560.52 r
  fifo1/route645/o (d04bfn00ynud5)                                 14.96               22.91 c   583.43 r
  fifo1/n6847 (net)                             2         5.81                          0.00     583.43 r
  fifo1/clk_gate_data_mem_reg_12__latch/en (d04cgc01nd0e0)         15.28                0.27 c   583.70 r
  data arrival time                                                                              583.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.38     777.38
  clock reconvergence pessimism                                                         0.00     777.38
  clock uncertainty                                                                   -50.00     727.38
  fifo1/clk_gate_data_mem_reg_12__latch/clk (d04cgc01nd0e0)                             0.00     727.38 r
  clock gating setup time                                                             -33.26     694.13
  data required time                                                                             694.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.13
  data arrival time                                                                             -583.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.43


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U211/b (d04non02yd0h5)                                     22.10                3.71 c   536.21 f
  fifo1/U211/o1 (d04non02yd0h5)                                    43.33               26.25 c   562.46 r
  fifo1/N106 (net)                              5        24.00                          0.00     562.46 r
  fifo1/clk_gate_data_mem_reg_27__latch/en (d04cgc01nd0i0)         46.06                3.96 c   566.42 r
  data arrival time                                                                              566.42

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.47     774.47
  clock reconvergence pessimism                                                         0.00     774.47
  clock uncertainty                                                                   -50.00     724.47
  fifo1/clk_gate_data_mem_reg_27__latch/clk (d04cgc01nd0i0)                             0.00     724.47 r
  clock gating setup time                                                             -47.19     677.28
  data required time                                                                             677.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.28
  data arrival time                                                                             -566.42
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.86


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_22__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           31.64               57.10 c   392.34 f
  fifo1/addr_wr[1] (net)                        9         7.40                          0.00     392.34 f
  fifo1/place172/a (d04inn00ln0a5)                                 32.12                1.08 c   393.42 f
  fifo1/place172/o1 (d04inn00ln0a5)                                52.56               62.59     456.01 r
  fifo1/n1153 (net)                             3         2.94                          0.00     456.01 r
  fifo1/U290/b (d04non02yn0b7)                                     52.56                0.40 &   456.41 r
  fifo1/U290/o1 (d04non02yn0b7)                                    29.05               30.95     487.35 f
  fifo1/n3600 (net)                             4         4.06                          0.00     487.35 f
  fifo1/U198/a (d04inn00ln0b3)                                     29.05                0.40 &   487.76 f
  fifo1/U198/o1 (d04inn00ln0b3)                                    28.37               41.20     528.96 r
  fifo1/n1976 (net)                             1         1.92                          0.00     528.96 r
  fifo1/U135/a (d04non02yn0d5)                                     28.37                0.42 &   529.38 r
  fifo1/U135/o1 (d04non02yn0d5)                                    14.41               12.98     542.36 f
  fifo1/N111 (net)                              1         2.88                          0.00     542.36 f
  fifo1/route1108/a (d04bfn00yduk0)                                14.41                0.48 &   542.84 f
  fifo1/route1108/o (d04bfn00yduk0)                                10.90               21.53 c   564.38 f
  fifo1/n7320 (net)                             3        15.74                          0.00     564.38 f
  fifo1/clk_gate_data_mem_reg_22__3_latch/en (d04cgc01nd0h0)       17.37                4.37 c   568.75 f
  data arrival time                                                                              568.75

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.17     779.17
  clock reconvergence pessimism                                                         0.00     779.17
  clock uncertainty                                                                   -50.00     729.17
  fifo1/clk_gate_data_mem_reg_22__3_latch/clk (d04cgc01nd0h0)                           0.00     729.17 r
  clock gating setup time                                                             -49.52     679.64
  data required time                                                                             679.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.64
  data arrival time                                                                             -568.75
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.89


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0h0)       40.52               20.10 c   570.40 f
  data arrival time                                                                              570.40

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.03     796.03
  clock reconvergence pessimism                                                         0.00     796.03
  clock uncertainty                                                                   -50.00     746.03
  fifo2/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0h0)                           0.00     746.03 r
  clock gating setup time                                                             -64.72     681.31
  data required time                                                                             681.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.31
  data arrival time                                                                             -570.40
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.91


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__2_latch/en (d04cgc01nd0h0)        52.14               23.50 c   581.71 f
  data arrival time                                                                              581.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.81     809.81
  clock reconvergence pessimism                                                         0.00     809.81
  clock uncertainty                                                                   -50.00     759.81
  fifo2/clk_gate_data_mem_reg_0__2_latch/clk (d04cgc01nd0h0)                            0.00     759.81 r
  clock gating setup time                                                             -67.19     692.62
  data required time                                                                             692.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.62
  data arrival time                                                                             -581.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    110.91


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U540/a (d04non02yn0d0)                                     31.65                1.37 &   456.79 r
  fifo0/U540/o1 (d04non02yn0d0)                                    14.31               15.07 c   471.86 f
  fifo0/n3400 (net)                             4         4.40                          0.00     471.86 f
  fifo0/U227/a (d04inn00wn0a5)                                     14.34                0.47 c   472.32 f
  fifo0/U227/o1 (d04inn00wn0a5)                                    48.61               50.29     522.61 r
  fifo0/n2020 (net)                             1         2.44                          0.00     522.61 r
  fifo0/U196/a (d04non02yd0f0)                                     48.61                0.30 &   522.91 r
  fifo0/U196/o1 (d04non02yd0f0)                                    38.28               26.07 c   548.99 f
  fifo0/N131 (net)                              5        19.34                          0.00     548.99 f
  fifo0/clk_gate_data_mem_reg_2__latch/en (d04cgc01nd0e0)          42.27                4.79 c   553.77 f
  data arrival time                                                                              553.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.95     774.95
  clock reconvergence pessimism                                                         0.00     774.95
  clock uncertainty                                                                   -50.00     724.95
  fifo0/clk_gate_data_mem_reg_2__latch/clk (d04cgc01nd0e0)                              0.00     724.95 r
  clock gating setup time                                                             -59.97     664.98
  data required time                                                                             664.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             664.98
  data arrival time                                                                             -553.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    111.20


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)       40.92               21.18 c   571.49 f
  data arrival time                                                                              571.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.19     798.19
  clock reconvergence pessimism                                                         0.00     798.19
  clock uncertainty                                                                   -50.00     748.19
  fifo2/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                           0.00     748.19 r
  clock gating setup time                                                             -65.33     682.86
  data required time                                                                             682.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.86
  data arrival time                                                                             -571.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    111.37


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/route37/b (d04orn02yn0f0)                                 100.53                1.80 c   533.86 r
  fifo1/route37/o (d04orn02yn0f0)                                  13.05               34.19     568.04 r
  fifo1/N128 (net)                              1         4.90                          0.00     568.04 r
  fifo1/route32/a (d04inn00ynuh5)                                  13.05                0.36 &   568.40 r
  fifo1/route32/o1 (d04inn00ynuh5)                                 15.29                9.63 c   578.03 f
  fifo1/n6233 (net)                             5        20.31                          0.00     578.03 f
  fifo1/clk_gate_data_mem_reg_5__1_latch/en (d04cgc01nd0i0)        23.17               10.31 c   588.34 f
  data arrival time                                                                              588.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    306.38     806.38
  clock reconvergence pessimism                                                         0.00     806.38
  clock uncertainty                                                                   -50.00     756.38
  fifo1/clk_gate_data_mem_reg_5__1_latch/clk (d04cgc01nd0i0)                            0.00     756.38 r
  clock gating setup time                                                             -56.35     700.03
  data required time                                                                             700.03
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.03
  data arrival time                                                                             -588.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    111.69


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U581/b (d04nob02yn0d0)                                     36.20                2.86 c   524.53 f
  fifo1/U581/out (d04nob02yn0d0)                                   35.90               32.44 c   556.97 r
  fifo1/N121 (net)                              2         5.78                          0.00     556.97 r
  fifo1/route646/a (d04bfn00ynud5)                                 36.62                2.44 c   559.41 r
  fifo1/route646/o (d04bfn00ynud5)                                 16.21               23.24 c   582.65 r
  fifo1/n6848 (net)                             3         6.53                          0.00     582.65 r
  fifo1/clk_gate_data_mem_reg_12__1_latch/en (d04cgc01nd0h0)       19.30                6.04 c   588.70 r
  data arrival time                                                                              588.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.07     790.07
  clock reconvergence pessimism                                                         0.00     790.07
  clock uncertainty                                                                   -50.00     740.07
  fifo1/clk_gate_data_mem_reg_12__1_latch/clk (d04cgc01nd0h0)                           0.00     740.07 r
  clock gating setup time                                                             -39.53     700.54
  data required time                                                                             700.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.54
  data arrival time                                                                             -588.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    111.84


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U603/a (d04non02yn0f0)                                     34.86                8.91 c   549.51 f
  fifo0/U603/o1 (d04non02yn0f0)                                    34.38               26.81 c   576.32 r
  fifo0/N116 (net)                              4         8.04                          0.00     576.32 r
  fifo0/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0i0)       35.65                2.37 c   578.69 r
  data arrival time                                                                              578.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.23     785.23
  clock reconvergence pessimism                                                         0.00     785.23
  clock uncertainty                                                                   -50.00     735.23
  fifo0/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0i0)                           0.00     735.23 r
  clock gating setup time                                                             -44.61     690.62
  data required time                                                                             690.62
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.62
  data arrival time                                                                             -578.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    111.93


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1001/a (d04inn00ynuf5)                                31.98                6.84 c   560.14 f
  fifo2/place1001/o1 (d04inn00ynuf5)                               22.76               19.75 c   579.89 r
  fifo2/n4150 (net)                             4        13.49                          0.00     579.89 r
  fifo2/clk_gate_data_mem_reg_21__4_latch/en (d04cgc01nd0h0)       27.32                8.40 c   588.29 r
  data arrival time                                                                              588.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.66     791.66
  clock reconvergence pessimism                                                         0.00     791.66
  clock uncertainty                                                                   -50.00     741.66
  fifo2/clk_gate_data_mem_reg_21__4_latch/clk (d04cgc01nd0h0)                           0.00     741.66 r
  clock gating setup time                                                             -41.13     700.53
  data required time                                                                             700.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.53
  data arrival time                                                                             -588.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.23


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place49/b (d04orn02yn0f0)                             13.89                2.32 c   502.43 f
  fifo1/post_place49/o (d04orn02yn0f0)                             18.37               32.06 c   534.49 f
  fifo1/n2415 (net)                             4        12.60                          0.00     534.49 f
  fifo1/U299/a (d04non02yd0h5)                                     18.97                1.08 c   535.57 f
  fifo1/U299/o1 (d04non02yd0h5)                                    35.05               23.72 c   559.29 r
  fifo1/N105 (net)                              5        19.72                          0.00     559.29 r
  fifo1/clk_gate_data_mem_reg_28__latch/en (d04cgc01nd0j0)         42.25               12.37 c   571.66 r
  data arrival time                                                                              571.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.15     777.15
  clock reconvergence pessimism                                                         0.00     777.15
  clock uncertainty                                                                   -50.00     727.15
  fifo1/clk_gate_data_mem_reg_28__latch/clk (d04cgc01nd0j0)                             0.00     727.15 r
  clock gating setup time                                                             -43.24     683.91
  data required time                                                                             683.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.91
  data arrival time                                                                             -571.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.26


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_19__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U586/b (d04nab02yd0i0)                                     41.31               11.41 c   492.72 r
  fifo1/U586/out (d04nab02yd0i0)                                   29.53               22.31 c   515.03 f
  fifo1/n4200 (net)                             8        18.70                          0.00     515.03 f
  fifo1/U112/b (d04non02yd0f7)                                     34.47                6.00 c   521.03 f
  fifo1/U112/o1 (d04non02yd0f7)                                    61.42               43.61 c   564.64 r
  fifo1/N114 (net)                              5        27.78                          0.00     564.64 r
  fifo1/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0i0)       63.21                4.94 c   569.57 r
  data arrival time                                                                              569.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.44     783.44
  clock reconvergence pessimism                                                         0.00     783.44
  clock uncertainty                                                                   -50.00     733.44
  fifo1/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0i0)                           0.00     733.44 r
  clock gating setup time                                                             -51.61     681.83
  data required time                                                                             681.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.83
  data arrival time                                                                             -569.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.26


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0h0)       47.91               24.43 c   574.73 f
  data arrival time                                                                              574.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.21     802.21
  clock reconvergence pessimism                                                         0.00     802.21
  clock uncertainty                                                                   -50.00     752.21
  fifo2/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0h0)                           0.00     752.21 r
  clock gating setup time                                                             -65.17     687.04
  data required time                                                                             687.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.04
  data arrival time                                                                             -574.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.30


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__3_latch/en (d04cgc01nd0h0)       70.02               26.44 c   579.04 r
  data arrival time                                                                              579.04

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.68     794.68
  clock reconvergence pessimism                                                         0.00     794.68
  clock uncertainty                                                                   -50.00     744.68
  fifo2/clk_gate_data_mem_reg_23__3_latch/clk (d04cgc01nd0h0)                           0.00     744.68 r
  clock gating setup time                                                             -52.99     691.69
  data required time                                                                             691.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.69
  data arrival time                                                                             -579.04
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.65


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/U766/a (d04inn00ynui5)                                     38.48                5.28 c   561.87 r
  fifo2/U766/o1 (d04inn00ynui5)                                    14.22               10.30 c   572.16 f
  fifo2/N180 (net)                              5        17.12                          0.00     572.16 f
  fifo2/clk_gate_data_mem_reg_25__0_latch/en (d04cgc01nd0h0)       31.39               12.33 c   584.49 f
  data arrival time                                                                              584.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.06     808.06
  clock reconvergence pessimism                                                         0.00     808.06
  clock uncertainty                                                                   -50.00     758.06
  fifo2/clk_gate_data_mem_reg_25__0_latch/clk (d04cgc01nd0h0)                           0.00     758.06 r
  clock gating setup time                                                             -60.81     697.25
  data required time                                                                             697.25
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.25
  data arrival time                                                                             -584.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    112.76


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U211/b (d04non02yd0h5)                                     22.10                3.71 c   536.21 f
  fifo1/U211/o1 (d04non02yd0h5)                                    43.33               26.25 c   562.46 r
  fifo1/N106 (net)                              5        24.00                          0.00     562.46 r
  fifo1/clk_gate_data_mem_reg_27__0_latch/en (d04cgc01nd0e0)       45.99                3.76 c   566.22 r
  data arrival time                                                                              566.22

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.45     773.45
  clock reconvergence pessimism                                                         0.00     773.45
  clock uncertainty                                                                   -50.00     723.45
  fifo1/clk_gate_data_mem_reg_27__0_latch/clk (d04cgc01nd0e0)                           0.00     723.45 r
  clock gating setup time                                                             -44.14     679.31
  data required time                                                                             679.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.31
  data arrival time                                                                             -566.22
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.09


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_12__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U581/b (d04nob02yn0d0)                                     36.20                2.86 c   524.53 f
  fifo1/U581/out (d04nob02yn0d0)                                   35.90               32.44 c   556.97 r
  fifo1/N121 (net)                              2         5.78                          0.00     556.97 r
  fifo1/route646/a (d04bfn00ynud5)                                 36.62                2.44 c   559.41 r
  fifo1/route646/o (d04bfn00ynud5)                                 16.21               23.24 c   582.65 r
  fifo1/n6848 (net)                             3         6.53                          0.00     582.65 r
  fifo1/clk_gate_data_mem_reg_12__2_latch/en (d04cgc01nd0h0)       19.27                6.64 c   589.29 r
  data arrival time                                                                              589.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.47     790.47
  clock reconvergence pessimism                                                         0.00     790.47
  clock uncertainty                                                                   -50.00     740.47
  fifo1/clk_gate_data_mem_reg_12__2_latch/clk (d04cgc01nd0h0)                           0.00     740.47 r
  clock gating setup time                                                             -37.89     702.57
  data required time                                                                             702.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.57
  data arrival time                                                                             -589.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.28


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/U766/a (d04inn00ynui5)                                     38.48                5.28 c   561.87 r
  fifo2/U766/o1 (d04inn00ynui5)                                    14.22               10.30 c   572.16 f
  fifo2/N180 (net)                              5        17.12                          0.00     572.16 f
  fifo2/clk_gate_data_mem_reg_25__6_latch/en (d04cgc01nd0h0)       32.86               15.73 c   587.89 f
  data arrival time                                                                              587.89

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.86     813.86
  clock reconvergence pessimism                                                         0.00     813.86
  clock uncertainty                                                                   -50.00     763.86
  fifo2/clk_gate_data_mem_reg_25__6_latch/clk (d04cgc01nd0h0)                           0.00     763.86 r
  clock gating setup time                                                             -62.55     701.31
  data required time                                                                             701.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.31
  data arrival time                                                                             -587.89
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.41


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U540/a (d04non02yn0d0)                                     31.65                1.37 &   456.79 r
  fifo0/U540/o1 (d04non02yn0d0)                                    14.31               15.07 c   471.86 f
  fifo0/n3400 (net)                             4         4.40                          0.00     471.86 f
  fifo0/U227/a (d04inn00wn0a5)                                     14.34                0.47 c   472.32 f
  fifo0/U227/o1 (d04inn00wn0a5)                                    48.61               50.29     522.61 r
  fifo0/n2020 (net)                             1         2.44                          0.00     522.61 r
  fifo0/U196/a (d04non02yd0f0)                                     48.61                0.30 &   522.91 r
  fifo0/U196/o1 (d04non02yd0f0)                                    38.28               26.07 c   548.99 f
  fifo0/N131 (net)                              5        19.34                          0.00     548.99 f
  fifo0/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0j0)        52.11               10.78 c   559.77 f
  data arrival time                                                                              559.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.31     787.31
  clock reconvergence pessimism                                                         0.00     787.31
  clock uncertainty                                                                   -50.00     737.31
  fifo0/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0j0)                            0.00     737.31 r
  clock gating setup time                                                             -64.12     673.18
  data required time                                                                             673.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.18
  data arrival time                                                                             -559.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.42


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__2_latch/en (d04cgc01nd0h0)       69.96               26.00 c   578.60 r
  data arrival time                                                                              578.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.14     795.14
  clock reconvergence pessimism                                                         0.00     795.14
  clock uncertainty                                                                   -50.00     745.14
  fifo2/clk_gate_data_mem_reg_23__2_latch/clk (d04cgc01nd0h0)                           0.00     745.14 r
  clock gating setup time                                                             -53.11     692.04
  data required time                                                                             692.04
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.04
  data arrival time                                                                             -578.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.44


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U601/b (d04non02yn0f0)                                     36.72                3.49 c   525.16 f
  fifo1/U601/o1 (d04non02yn0f0)                                    60.53               38.80 c   563.96 r
  fifo1/N122 (net)                              5        20.33                          0.00     563.96 r
  fifo1/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)       69.82               11.91 c   575.87 r
  data arrival time                                                                              575.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.71     792.71
  clock reconvergence pessimism                                                         0.00     792.71
  clock uncertainty                                                                   -50.00     742.71
  fifo1/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                           0.00     742.71 r
  clock gating setup time                                                             -53.40     689.32
  data required time                                                                             689.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.32
  data arrival time                                                                             -575.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.45


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U540/a (d04non02yn0d0)                                     31.65                1.37 &   456.79 r
  fifo0/U540/o1 (d04non02yn0d0)                                    14.31               15.07 c   471.86 f
  fifo0/n3400 (net)                             4         4.40                          0.00     471.86 f
  fifo0/U227/a (d04inn00wn0a5)                                     14.34                0.47 c   472.32 f
  fifo0/U227/o1 (d04inn00wn0a5)                                    48.61               50.29     522.61 r
  fifo0/n2020 (net)                             1         2.44                          0.00     522.61 r
  fifo0/U196/a (d04non02yd0f0)                                     48.61                0.30 &   522.91 r
  fifo0/U196/o1 (d04non02yd0f0)                                    38.28               26.07 c   548.99 f
  fifo0/N131 (net)                              5        19.34                          0.00     548.99 f
  fifo0/clk_gate_data_mem_reg_2__3_latch/en (d04cgc01nd0h0)        42.35                4.98 c   553.97 f
  data arrival time                                                                              553.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.39     784.39
  clock reconvergence pessimism                                                         0.00     784.39
  clock uncertainty                                                                   -50.00     734.39
  fifo0/clk_gate_data_mem_reg_2__3_latch/clk (d04cgc01nd0h0)                            0.00     734.39 r
  clock gating setup time                                                             -66.95     667.44
  data required time                                                                             667.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.44
  data arrival time                                                                             -553.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.47


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0h0)         48.61               26.41 c   576.71 f
  data arrival time                                                                              576.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.54     808.54
  clock reconvergence pessimism                                                         0.00     808.54
  clock uncertainty                                                                   -50.00     758.54
  fifo2/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0h0)                             0.00     758.54 r
  clock gating setup time                                                             -68.35     690.19
  data required time                                                                             690.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.19
  data arrival time                                                                             -576.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.48


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U599/b (d04non02yn0f0)                                     80.12                2.52 c   502.41 r
  fifo0/U599/o1 (d04non02yn0f0)                                    27.02               23.03 c   525.44 f
  fifo0/N132 (net)                              2         5.97                          0.00     525.44 f
  fifo0/route26/a (d04bfn00yd0k0)                                  27.28                0.61 c   526.05 f
  fifo0/route26/o (d04bfn00yd0k0)                                  11.72               26.47 c   552.52 f
  fifo0/n6515 (net)                             4        20.52                          0.00     552.52 f
  fifo0/clk_gate_data_mem_reg_1__2_latch/en (d04cgc01nd0i0)        28.25                6.77 c   559.29 f
  data arrival time                                                                              559.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.50     779.50
  clock reconvergence pessimism                                                         0.00     779.50
  clock uncertainty                                                                   -50.00     729.50
  fifo0/clk_gate_data_mem_reg_1__2_latch/clk (d04cgc01nd0i0)                            0.00     729.50 r
  clock gating setup time                                                             -56.67     672.83
  data required time                                                                             672.83
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             672.83
  data arrival time                                                                             -559.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.53


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/U602/a (d04non02yn0f5)                                     66.45                4.22 c   516.81 f
  fifo0/U602/o1 (d04non02yn0f5)                                    45.73               42.09 c   558.90 r
  fifo0/N130 (net)                              5        12.61                          0.00     558.90 r
  fifo0/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0i0)        48.13                6.54 c   565.44 r
  data arrival time                                                                              565.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.48     776.48
  clock reconvergence pessimism                                                         0.00     776.48
  clock uncertainty                                                                   -50.00     726.48
  fifo0/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0i0)                            0.00     726.48 r
  clock gating setup time                                                             -47.19     679.28
  data required time                                                                             679.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.28
  data arrival time                                                                             -565.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    113.84


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__6_latch/en (d04cgc01nd0h0)       41.30               18.75 c   579.30 f
  data arrival time                                                                              579.30

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.50     808.50
  clock reconvergence pessimism                                                         0.00     808.50
  clock uncertainty                                                                   -50.00     758.50
  fifo2/clk_gate_data_mem_reg_29__6_latch/clk (d04cgc01nd0h0)                           0.00     758.50 r
  clock gating setup time                                                             -65.09     693.41
  data required time                                                                             693.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.41
  data arrival time                                                                             -579.30
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.11


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/U602/a (d04non02yn0f5)                                     66.45                4.22 c   516.81 f
  fifo0/U602/o1 (d04non02yn0f5)                                    45.73               42.09 c   558.90 r
  fifo0/N130 (net)                              5        12.61                          0.00     558.90 r
  fifo0/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0h0)          47.42                5.08 c   563.98 r
  data arrival time                                                                              563.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.42     776.42
  clock reconvergence pessimism                                                         0.00     776.42
  clock uncertainty                                                                   -50.00     726.42
  fifo0/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0h0)                              0.00     726.42 r
  clock gating setup time                                                             -48.07     678.35
  data required time                                                                             678.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.35
  data arrival time                                                                             -563.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.37


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)       61.61               17.28 c   570.83 r
  data arrival time                                                                              570.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.56     785.56
  clock reconvergence pessimism                                                         0.00     785.56
  clock uncertainty                                                                   -50.00     735.56
  fifo2/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                           0.00     735.56 r
  clock gating setup time                                                             -50.29     685.27
  data required time                                                                             685.27
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.27
  data arrival time                                                                             -570.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.44


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__0_latch/en (d04cgc01nd0h0)        44.41               21.17 c   579.38 f
  data arrival time                                                                              579.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.35     809.35
  clock reconvergence pessimism                                                         0.00     809.35
  clock uncertainty                                                                   -50.00     759.35
  fifo2/clk_gate_data_mem_reg_0__0_latch/clk (d04cgc01nd0h0)                            0.00     759.35 r
  clock gating setup time                                                             -65.51     693.84
  data required time                                                                             693.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.84
  data arrival time                                                                             -579.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.46


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__latch/en (d04cgc01nd0h0)          44.55               21.77 c   579.98 f
  data arrival time                                                                              579.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.47     812.47
  clock reconvergence pessimism                                                         0.00     812.47
  clock uncertainty                                                                   -50.00     762.47
  fifo2/clk_gate_data_mem_reg_0__latch/clk (d04cgc01nd0h0)                              0.00     762.47 r
  clock gating setup time                                                             -67.81     694.66
  data required time                                                                             694.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.66
  data arrival time                                                                             -579.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.69


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_29__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/post_route5/a (d04orn02yd0d5)                              37.24                7.79 c   518.29 r
  fifo2/post_route5/o (d04orn02yd0d5)                              13.90               30.72     549.01 r
  fifo2/n5329 (net)                             1         4.68                          0.00     549.01 r
  fifo2/post_route6/a (d04inn00nnuh5)                              13.90                0.60 &   549.62 r
  fifo2/post_route6/o1 (d04inn00nnuh5)                             19.83               10.93 c   560.55 f
  fifo2/n8 (net)                                9        29.52                          0.00     560.55 f
  fifo2/clk_gate_data_mem_reg_29__latch/en (d04cgc01nd0i0)         41.16               18.37 c   578.92 f
  data arrival time                                                                              578.92

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.32     809.32
  clock reconvergence pessimism                                                         0.00     809.32
  clock uncertainty                                                                   -50.00     759.32
  fifo2/clk_gate_data_mem_reg_29__latch/clk (d04cgc01nd0i0)                             0.00     759.32 r
  clock gating setup time                                                             -65.43     693.88
  data required time                                                                             693.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.88
  data arrival time                                                                             -578.92
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    114.96


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__4_latch/en (d04cgc01nd0h0)       68.58               21.05 c   573.65 r
  data arrival time                                                                              573.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.72     791.72
  clock reconvergence pessimism                                                         0.00     791.72
  clock uncertainty                                                                   -50.00     741.72
  fifo2/clk_gate_data_mem_reg_23__4_latch/clk (d04cgc01nd0h0)                           0.00     741.72 r
  clock gating setup time                                                             -52.64     689.08
  data required time                                                                             689.08
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.08
  data arrival time                                                                             -573.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.44


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U365/a (d04non02yd0f7)                                     37.57                4.01 c   514.95 f
  fifo0/U365/o1 (d04non02yd0f7)                                    46.28               32.21 c   547.16 r
  fifo0/N118 (net)                              5        20.40                          0.00     547.16 r
  fifo0/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0h0)         60.24               12.49 c   559.64 r
  data arrival time                                                                              559.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    276.44     776.44
  clock reconvergence pessimism                                                         0.00     776.44
  clock uncertainty                                                                   -50.00     726.44
  fifo0/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0h0)                             0.00     726.44 r
  clock gating setup time                                                             -51.00     675.45
  data required time                                                                             675.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             675.45
  data arrival time                                                                             -559.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.81


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_26__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/place200/a (d04inn00yn0b5)                                 90.39                3.61 c   427.32 r
  fifo0/place200/o1 (d04inn00yn0b5)                                26.69               20.57     447.89 f
  fifo0/n1397 (net)                             3         3.31                          0.00     447.89 f
  fifo0/U540/b (d04non02yn0d0)                                     26.69                0.36 &   448.25 f
  fifo0/U540/o1 (d04non02yn0d0)                                    30.92               28.46 c   476.70 r
  fifo0/n3400 (net)                             4         5.72                          0.00     476.70 r
  fifo0/U541/a (d04inn00wn0a5)                                     30.93                0.51 c   477.22 r
  fifo0/U541/o1 (d04inn00wn0a5)                                    24.84               35.46     512.68 f
  fifo0/n2700 (net)                             1         1.82                          0.00     512.68 f
  fifo0/U542/b (d04non02yn0d5)                                     24.84                0.47 &   513.15 f
  fifo0/U542/o1 (d04non02yn0d5)                                    81.48               48.12 c   561.27 r
  fifo0/N107 (net)                              5        19.39                          0.00     561.27 r
  fifo0/clk_gate_data_mem_reg_26__3_latch/en (d04cgc01nd0i0)       82.28                3.38 c   564.65 r
  data arrival time                                                                              564.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.48     786.48
  clock reconvergence pessimism                                                         0.00     786.48
  clock uncertainty                                                                   -50.00     736.48
  fifo0/clk_gate_data_mem_reg_26__3_latch/clk (d04cgc01nd0i0)                           0.00     736.48 r
  clock gating setup time                                                             -55.95     680.53
  data required time                                                                             680.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.53
  data arrival time                                                                             -564.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.88


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__5_latch/en (d04cgc01nd0h0)        49.78               17.70 c   575.91 f
  data arrival time                                                                              575.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.80     810.80
  clock reconvergence pessimism                                                         0.00     810.80
  clock uncertainty                                                                   -50.00     760.80
  fifo2/clk_gate_data_mem_reg_0__5_latch/clk (d04cgc01nd0h0)                            0.00     760.80 r
  clock gating setup time                                                             -68.95     691.85
  data required time                                                                             691.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.85
  data arrival time                                                                             -575.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    115.95


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/place9/b (d04non02yn0f0)                                   30.95                2.07 c   518.27 f
  fifo1/place9/o1 (d04non02yn0f0)                                  58.64               39.39 c   557.66 r
  fifo1/n2035 (net)                             5        19.04                          0.00     557.66 r
  fifo1/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0h0)        63.77               13.50 c   571.16 r
  data arrival time                                                                              571.16

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.48     789.48
  clock reconvergence pessimism                                                         0.00     789.48
  clock uncertainty                                                                   -50.00     739.48
  fifo1/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0h0)                            0.00     739.48 r
  clock gating setup time                                                             -52.20     687.28
  data required time                                                                             687.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.28
  data arrival time                                                                             -571.16
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    116.12


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/place9/b (d04non02yn0f0)                                   30.95                2.07 c   518.27 f
  fifo1/place9/o1 (d04non02yn0f0)                                  58.64               39.39 c   557.66 r
  fifo1/n2035 (net)                             5        19.04                          0.00     557.66 r
  fifo1/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0i0)          64.25               15.70 c   573.36 r
  data arrival time                                                                              573.36

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.23     792.23
  clock reconvergence pessimism                                                         0.00     792.23
  clock uncertainty                                                                   -50.00     742.23
  fifo1/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0i0)                              0.00     742.23 r
  clock gating setup time                                                             -52.63     689.60
  data required time                                                                             689.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.60
  data arrival time                                                                             -573.36
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    116.24


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_11__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U576/a (d04nan02yd0f0)                                     42.80               13.17 c   494.48 r
  fifo1/U576/o1 (d04nan02yd0f0)                                    34.47               27.19 c   521.68 f
  fifo1/n3800 (net)                             8        17.90                          0.00     521.68 f
  fifo1/U601/b (d04non02yn0f0)                                     36.72                3.49 c   525.16 f
  fifo1/U601/o1 (d04non02yn0f0)                                    60.53               38.80 c   563.96 r
  fifo1/N122 (net)                              5        20.33                          0.00     563.96 r
  fifo1/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0h0)         62.19                2.92 c   566.88 r
  data arrival time                                                                              566.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.81     783.81
  clock reconvergence pessimism                                                         0.00     783.81
  clock uncertainty                                                                   -50.00     733.81
  fifo1/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0h0)                             0.00     733.81 r
  clock gating setup time                                                             -50.50     683.31
  data required time                                                                             683.31
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.31
  data arrival time                                                                             -566.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    116.43


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1001/a (d04inn00ynuf5)                                31.98                6.84 c   560.14 f
  fifo2/place1001/o1 (d04inn00ynuf5)                               22.76               19.75 c   579.89 r
  fifo2/n4150 (net)                             4        13.49                          0.00     579.89 r
  fifo2/clk_gate_data_mem_reg_21__1_latch/en (d04cgc01nd0h0)       32.39               13.73 c   593.62 r
  data arrival time                                                                              593.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.28     803.28
  clock reconvergence pessimism                                                         0.00     803.28
  clock uncertainty                                                                   -50.00     753.28
  fifo2/clk_gate_data_mem_reg_21__1_latch/clk (d04cgc01nd0h0)                           0.00     753.28 r
  clock gating setup time                                                             -42.61     710.67
  data required time                                                                             710.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             710.67
  data arrival time                                                                             -593.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.05


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1001/a (d04inn00ynuf5)                                31.98                6.84 c   560.14 f
  fifo2/place1001/o1 (d04inn00ynuf5)                               22.76               19.75 c   579.89 r
  fifo2/n4150 (net)                             4        13.49                          0.00     579.89 r
  fifo2/clk_gate_data_mem_reg_21__0_latch/en (d04cgc01nd0h0)       32.43               14.01 c   593.90 r
  data arrival time                                                                              593.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.98     803.98
  clock reconvergence pessimism                                                         0.00     803.98
  clock uncertainty                                                                   -50.00     753.98
  fifo2/clk_gate_data_mem_reg_21__0_latch/clk (d04cgc01nd0h0)                           0.00     753.98 r
  clock gating setup time                                                             -42.88     711.10
  data required time                                                                             711.10
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             711.10
  data arrival time                                                                             -593.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.20


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/place9/b (d04non02yn0f0)                                   30.95                2.07 c   518.27 f
  fifo1/place9/o1 (d04non02yn0f0)                                  58.64               39.39 c   557.66 r
  fifo1/n2035 (net)                             5        19.04                          0.00     557.66 r
  fifo1/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0h0)        63.64               15.45 c   573.11 r
  data arrival time                                                                              573.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.68     792.68
  clock reconvergence pessimism                                                         0.00     792.68
  clock uncertainty                                                                   -50.00     742.68
  fifo1/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0h0)                            0.00     742.68 r
  clock gating setup time                                                             -52.19     690.49
  data required time                                                                             690.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.49
  data arrival time                                                                             -573.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.38


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U597/b (d04non02yd0h5)                                     45.86               13.27 c   524.21 f
  fifo0/U597/o1 (d04non02yd0h5)                                    42.87               31.04 c   555.25 r
  fifo0/N122 (net)                              5        18.52                          0.00     555.25 r
  fifo0/clk_gate_data_mem_reg_11__0_latch/en (d04cgc01nd0i0)       51.03               18.56 c   573.81 r
  data arrival time                                                                              573.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.53     792.53
  clock reconvergence pessimism                                                         0.00     792.53
  clock uncertainty                                                                   -50.00     742.53
  fifo0/clk_gate_data_mem_reg_11__0_latch/clk (d04cgc01nd0i0)                           0.00     742.53 r
  clock gating setup time                                                             -51.18     691.36
  data required time                                                                             691.36
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.36
  data arrival time                                                                             -573.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.55


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/place9/b (d04non02yn0f0)                                   30.95                2.07 c   518.27 f
  fifo1/place9/o1 (d04non02yn0f0)                                  58.64               39.39 c   557.66 r
  fifo1/n2035 (net)                             5        19.04                          0.00     557.66 r
  fifo1/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)        61.74                7.65 c   565.31 r
  data arrival time                                                                              565.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.58     783.58
  clock reconvergence pessimism                                                         0.00     783.58
  clock uncertainty                                                                   -50.00     733.58
  fifo1/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                            0.00     733.58 r
  clock gating setup time                                                             -50.39     683.19
  data required time                                                                             683.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.19
  data arrival time                                                                             -565.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    117.88


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           31.83               57.22 c   401.33 f
  fifo0/addr_wr[4] (net)                        7         7.41                          0.00     401.33 f
  fifo0/U481/b (d04non02ld0c0)                                     32.97                2.58 c   403.92 f
  fifo0/U481/o1 (d04non02ld0c0)                                    58.65               68.19     472.11 r
  fifo0/n2123 (net)                             1         4.43                          0.00     472.11 r
  fifo0/U511/b (d04nab02yd0i0)                                     58.65                1.42 &   473.53 r
  fifo0/U511/out (d04nab02yd0i0)                                   34.51               25.31 c   498.83 f
  fifo0/n3900 (net)                             8        19.82                          0.00     498.83 f
  fifo0/U580/b (d04nob02yn0f0)                                     39.83                7.00 c   505.83 f
  fifo0/U580/out (d04nob02yn0f0)                                   60.10               43.27 c   549.11 r
  fifo0/N127 (net)                              5        16.81                          0.00     549.11 r
  fifo0/clk_gate_data_mem_reg_6__latch/en (d04cgc01nd0i0)          64.56               11.33 c   560.43 r
  data arrival time                                                                              560.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.75     780.75
  clock reconvergence pessimism                                                         0.00     780.75
  clock uncertainty                                                                   -50.00     730.75
  fifo0/clk_gate_data_mem_reg_6__latch/clk (d04cgc01nd0i0)                              0.00     730.75 r
  clock gating setup time                                                             -52.29     678.46
  data required time                                                                             678.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             678.46
  data arrival time                                                                             -560.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.03


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__4_latch/en (d04cgc01nd0h0)       39.03               17.05 c   567.35 f
  data arrival time                                                                              567.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.81     800.81
  clock reconvergence pessimism                                                         0.00     800.81
  clock uncertainty                                                                   -50.00     750.81
  fifo2/clk_gate_data_mem_reg_11__4_latch/clk (d04cgc01nd0h0)                           0.00     750.81 r
  clock gating setup time                                                             -65.02     685.79
  data required time                                                                             685.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.79
  data arrival time                                                                             -567.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.44


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1001/a (d04inn00ynuf5)                                31.98                6.84 c   560.14 f
  fifo2/place1001/o1 (d04inn00ynuf5)                               22.76               19.75 c   579.89 r
  fifo2/n4150 (net)                             4        13.49                          0.00     579.89 r
  fifo2/clk_gate_data_mem_reg_21__7_latch/en (d04cgc01nd0h0)       30.42                8.79 c   588.68 r
  data arrival time                                                                              588.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.52     799.52
  clock reconvergence pessimism                                                         0.00     799.52
  clock uncertainty                                                                   -50.00     749.52
  fifo2/clk_gate_data_mem_reg_21__7_latch/clk (d04cgc01nd0h0)                           0.00     749.52 r
  clock gating setup time                                                             -42.37     707.15
  data required time                                                                             707.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.15
  data arrival time                                                                             -588.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.47


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_27__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place48/b (d04orn02yn0f0)                             13.77                1.83 c   501.94 f
  fifo1/post_place48/o (d04orn02yn0f0)                             18.90               30.56 c   532.50 f
  fifo1/n2800 (net)                             4        14.77                          0.00     532.50 f
  fifo1/U211/b (d04non02yd0h5)                                     22.10                3.71 c   536.21 f
  fifo1/U211/o1 (d04non02yd0h5)                                    43.33               26.25 c   562.46 r
  fifo1/N106 (net)                              5        24.00                          0.00     562.46 r
  fifo1/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0h0)       52.10               18.01 c   580.47 r
  data arrival time                                                                              580.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.81     798.81
  clock reconvergence pessimism                                                         0.00     798.81
  clock uncertainty                                                                   -50.00     748.81
  fifo1/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0h0)                           0.00     748.81 r
  clock gating setup time                                                             -49.81     699.00
  data required time                                                                             699.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.00
  data arrival time                                                                             -580.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.53


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U599/b (d04non02yn0f0)                                     80.12                2.52 c   502.41 r
  fifo0/U599/o1 (d04non02yn0f0)                                    27.02               23.03 c   525.44 f
  fifo0/N132 (net)                              2         5.97                          0.00     525.44 f
  fifo0/route26/a (d04bfn00yd0k0)                                  27.28                0.61 c   526.05 f
  fifo0/route26/o (d04bfn00yd0k0)                                  11.72               26.47 c   552.52 f
  fifo0/n6515 (net)                             4        20.52                          0.00     552.52 f
  fifo0/clk_gate_data_mem_reg_1__3_latch/en (d04cgc01nd0i0)        21.62                9.74 c   562.26 f
  data arrival time                                                                              562.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.35     787.35
  clock reconvergence pessimism                                                         0.00     787.35
  clock uncertainty                                                                   -50.00     737.35
  fifo0/clk_gate_data_mem_reg_1__3_latch/clk (d04cgc01nd0i0)                            0.00     737.35 r
  clock gating setup time                                                             -56.42     680.94
  data required time                                                                             680.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.94
  data arrival time                                                                             -562.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.68


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           25.97               53.75 c   397.85 f
  fifo0/addr_wr[3] (net)                        6         5.09                          0.00     397.85 f
  fifo0/U583/a (d04inn00ln0a5)                                     26.47                2.41 c   400.26 f
  fifo0/U583/o1 (d04inn00ln0a5)                                    45.45               53.61     453.87 r
  fifo0/n1905 (net)                             2         2.54                          0.00     453.87 r
  fifo0/place512/a (d04non02yn0d5)                                 45.45                0.98 &   454.85 r
  fifo0/place512/o1 (d04non02yn0d5)                                26.68               20.40     475.25 f
  fifo0/n2295 (net)                             1         5.01                          0.00     475.25 f
  fifo0/place252/a (d04nan02yd0h0)                                 26.68                1.60 &   476.85 f
  fifo0/place252/o1 (d04nan02yd0h0)                                34.45               23.68 c   500.54 r
  fifo0/n4100 (net)                             8        30.05                          0.00     500.54 r
  fifo0/U592/b (d04nob02yn0f0)                                     47.40               11.19 c   511.72 r
  fifo0/U592/out (d04nob02yn0f0)                                   18.74               19.17     530.89 f
  fifo0/N119 (net)                              1         3.24                          0.00     530.89 f
  fifo0/route787/a (d04bfn00yduk0)                                 18.74                1.21 &   532.10 f
  fifo0/route787/o (d04bfn00yduk0)                                 13.43               24.61 c   556.71 f
  fifo0/n7281 (net)                             5        25.29                          0.00     556.71 f
  fifo0/clk_gate_data_mem_reg_14__3_latch/en (d04cgc01nd0h0)       19.02                5.37 c   562.07 f
  data arrival time                                                                              562.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.16     787.16
  clock reconvergence pessimism                                                         0.00     787.16
  clock uncertainty                                                                   -50.00     737.16
  fifo0/clk_gate_data_mem_reg_14__3_latch/clk (d04cgc01nd0h0)                           0.00     737.16 r
  clock gating setup time                                                             -56.25     680.91
  data required time                                                                             680.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.91
  data arrival time                                                                             -562.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    118.84


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           31.83               57.22 c   401.33 f
  fifo0/addr_wr[4] (net)                        7         7.41                          0.00     401.33 f
  fifo0/U481/b (d04non02ld0c0)                                     32.97                2.58 c   403.92 f
  fifo0/U481/o1 (d04non02ld0c0)                                    58.65               68.19     472.11 r
  fifo0/n2123 (net)                             1         4.43                          0.00     472.11 r
  fifo0/U511/b (d04nab02yd0i0)                                     58.65                1.42 &   473.53 r
  fifo0/U511/out (d04nab02yd0i0)                                   34.51               25.31 c   498.83 f
  fifo0/n3900 (net)                             8        19.82                          0.00     498.83 f
  fifo0/U580/b (d04nob02yn0f0)                                     39.83                7.00 c   505.83 f
  fifo0/U580/out (d04nob02yn0f0)                                   60.10               43.27 c   549.11 r
  fifo0/N127 (net)                              5        16.81                          0.00     549.11 r
  fifo0/clk_gate_data_mem_reg_6__0_latch/en (d04cgc01nd0c0)        63.41                7.75 c   556.86 r
  data arrival time                                                                              556.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.95     775.95
  clock reconvergence pessimism                                                         0.00     775.95
  clock uncertainty                                                                   -50.00     725.95
  fifo0/clk_gate_data_mem_reg_6__0_latch/clk (d04cgc01nd0c0)                            0.00     725.95 r
  clock gating setup time                                                             -49.81     676.14
  data required time                                                                             676.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             676.14
  data arrival time                                                                             -556.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.28


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_4__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/post_route9/a (d04inn00ynuf5)                              31.86                3.39 c   519.59 f
  fifo1/post_route9/o1 (d04inn00ynuf5)                             13.40               15.74     535.33 r
  fifo1/n22 (net)                               1         5.01                          0.00     535.33 r
  fifo1/post_route8/a (d04inn00ynuh5)                              13.40                0.85 &   536.17 r
  fifo1/post_route8/o1 (d04inn00ynuh5)                             10.78                8.51 c   544.69 f
  fifo1/n21 (net)                               6        15.06                          0.00     544.69 f
  fifo1/U109/b (d04non02yn0d5)                                     16.22                3.75 c   548.44 f
  fifo1/U109/o1 (d04non02yn0d5)                                    27.73               23.13 c   571.57 r
  fifo1/N129 (net)                              3         6.46                          0.00     571.57 r
  fifo1/clk_gate_data_mem_reg_4__3_latch/en (d04cgc01nd0i0)        28.27                1.11 c   572.67 r
  data arrival time                                                                              572.67

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.46     783.46
  clock reconvergence pessimism                                                         0.00     783.46
  clock uncertainty                                                                   -50.00     733.46
  fifo1/clk_gate_data_mem_reg_4__3_latch/clk (d04cgc01nd0i0)                            0.00     733.46 r
  clock gating setup time                                                             -41.31     692.15
  data required time                                                                             692.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.15
  data arrival time                                                                             -572.67
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.48


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/post_place166/a (d04inn00ynuh5)                            34.30                0.70 c   557.28 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                           12.05                8.95 c   566.23 f
  fifo2/n5196 (net)                             4        11.52                          0.00     566.23 f
  fifo2/clk_gate_data_mem_reg_25__5_latch/en (d04cgc01nd0h0)       28.84               15.22 c   581.45 f
  data arrival time                                                                              581.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.79     810.79
  clock reconvergence pessimism                                                         0.00     810.79
  clock uncertainty                                                                   -50.00     760.79
  fifo2/clk_gate_data_mem_reg_25__5_latch/clk (d04cgc01nd0h0)                           0.00     760.79 r
  clock gating setup time                                                             -59.63     701.16
  data required time                                                                             701.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.16
  data arrival time                                                                             -581.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.72


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1231/a (d04inn00ynuf5)                                34.23               10.14 c   563.43 f
  fifo2/place1231/o1 (d04inn00ynuf5)                               16.34               15.64 c   579.07 r
  fifo2/n4590 (net)                             1         9.31                          0.00     579.07 r
  fifo2/clk_gate_data_mem_reg_21__latch/en (d04cgc01nd0h0)         36.62               18.43 c   597.49 r
  data arrival time                                                                              597.49

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.14     812.14
  clock reconvergence pessimism                                                         0.00     812.14
  clock uncertainty                                                                   -50.00     762.14
  fifo2/clk_gate_data_mem_reg_21__latch/clk (d04cgc01nd0h0)                             0.00     762.14 r
  clock gating setup time                                                             -44.88     717.26
  data required time                                                                             717.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             717.26
  data arrival time                                                                             -597.49
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.76


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/place1286/b (d04ann02yd0k0)                                 9.90                0.72 c   539.38 r
  fifo2/place1286/o (d04ann02yd0k0)                                15.02               22.62 c   562.00 r
  fifo2/n4626 (net)                             3        13.06                          0.00     562.00 r
  fifo2/clk_gate_data_mem_reg_16__1_latch/en (d04cgc01nd0h0)       47.19               24.10 c   586.09 r
  data arrival time                                                                              586.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.03     804.03
  clock reconvergence pessimism                                                         0.00     804.03
  clock uncertainty                                                                   -50.00     754.03
  fifo2/clk_gate_data_mem_reg_16__1_latch/clk (d04cgc01nd0h0)                           0.00     754.03 r
  clock gating setup time                                                             -47.97     706.06
  data required time                                                                             706.06
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.06
  data arrival time                                                                             -586.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.97


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__latch/en (d04cgc01nd0i0)          87.39               42.99 c   578.71 r
  data arrival time                                                                              578.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.63     805.63
  clock reconvergence pessimism                                                         0.00     805.63
  clock uncertainty                                                                   -50.00     755.63
  fifo2/clk_gate_data_mem_reg_7__latch/clk (d04cgc01nd0i0)                              0.00     755.63 r
  clock gating setup time                                                             -56.94     698.69
  data required time                                                                             698.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.69
  data arrival time                                                                             -578.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    119.98


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U481/b (d04non02ld0c0)                                     75.80                2.73 c   421.99 r
  fifo0/U481/o1 (d04non02ld0c0)                                    35.17               47.30     469.29 f
  fifo0/n2123 (net)                             1         4.53                          0.00     469.29 f
  fifo0/U511/b (d04nab02yd0i0)                                     35.17                1.42 &   470.71 f
  fifo0/U511/out (d04nab02yd0i0)                                   27.77               25.08 c   495.79 r
  fifo0/n3900 (net)                             8        18.98                          0.00     495.79 r
  fifo0/U580/b (d04nob02yn0f0)                                     33.25                7.21 c   503.00 r
  fifo0/U580/out (d04nob02yn0f0)                                   41.49               30.17 c   533.17 f
  fifo0/N127 (net)                              5        17.03                          0.00     533.17 f
  fifo0/clk_gate_data_mem_reg_6__3_latch/en (d04cgc01nd0h0)        48.35               12.59 c   545.77 f
  data arrival time                                                                              545.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.60     785.60
  clock reconvergence pessimism                                                         0.00     785.60
  clock uncertainty                                                                   -50.00     735.60
  fifo0/clk_gate_data_mem_reg_6__3_latch/clk (d04cgc01nd0h0)                            0.00     735.60 r
  clock gating setup time                                                             -69.82     665.78
  data required time                                                                             665.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             665.78
  data arrival time                                                                             -545.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.01


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__5_latch/en (d04cgc01nd0h0)       52.45               11.21 c   592.46 r
  data arrival time                                                                              592.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.05     811.05
  clock reconvergence pessimism                                                         0.00     811.05
  clock uncertainty                                                                   -50.00     761.05
  fifo2/clk_gate_data_mem_reg_26__5_latch/clk (d04cgc01nd0h0)                           0.00     761.05 r
  clock gating setup time                                                             -48.41     712.64
  data required time                                                                             712.64
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             712.64
  data arrival time                                                                             -592.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.18


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U365/a (d04non02yd0f7)                                     37.57                4.01 c   514.95 f
  fifo0/U365/o1 (d04non02yd0f7)                                    46.28               32.21 c   547.16 r
  fifo0/N118 (net)                              5        20.40                          0.00     547.16 r
  fifo0/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)       59.98               11.96 c   559.12 r
  data arrival time                                                                              559.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.52     780.52
  clock reconvergence pessimism                                                         0.00     780.52
  clock uncertainty                                                                   -50.00     730.52
  fifo0/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                           0.00     730.52 r
  clock gating setup time                                                             -51.17     679.35
  data required time                                                                             679.35
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.35
  data arrival time                                                                             -559.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.23


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_14__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U592/b (d04nob02yn0f0)                                     44.13               10.45 c   521.39 f
  fifo0/U592/out (d04nob02yn0f0)                                   18.89               23.38     544.77 r
  fifo0/N119 (net)                              1         3.27                          0.00     544.77 r
  fifo0/route787/a (d04bfn00yduk0)                                 18.89                1.21 &   545.98 r
  fifo0/route787/o (d04bfn00yduk0)                                 16.78               23.29 c   569.27 r
  fifo0/n7281 (net)                             5        25.02                          0.00     569.27 r
  fifo0/clk_gate_data_mem_reg_14__2_latch/en (d04cgc01nd0h0)       33.94               15.01 c   584.29 r
  data arrival time                                                                              584.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    297.08     797.08
  clock reconvergence pessimism                                                         0.00     797.08
  clock uncertainty                                                                   -50.00     747.08
  fifo0/clk_gate_data_mem_reg_14__2_latch/clk (d04cgc01nd0h0)                           0.00     747.08 r
  clock gating setup time                                                             -42.41     704.66
  data required time                                                                             704.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.66
  data arrival time                                                                             -584.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.38


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__3_latch/en (d04cgc01nd0h0)       57.09               14.66 c   573.33 r
  data arrival time                                                                              573.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.30     794.30
  clock reconvergence pessimism                                                         0.00     794.30
  clock uncertainty                                                                   -50.00     744.30
  fifo2/clk_gate_data_mem_reg_19__3_latch/clk (d04cgc01nd0h0)                           0.00     744.30 r
  clock gating setup time                                                             -50.40     693.89
  data required time                                                                             693.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.89
  data arrival time                                                                             -573.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.56


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__6_latch/en (d04cgc01nd0h0)       65.84               22.23 c   575.78 r
  data arrival time                                                                              575.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    297.71     797.71
  clock reconvergence pessimism                                                         0.00     797.71
  clock uncertainty                                                                   -50.00     747.71
  fifo2/clk_gate_data_mem_reg_17__6_latch/clk (d04cgc01nd0h0)                           0.00     747.71 r
  clock gating setup time                                                             -51.14     696.57
  data required time                                                                             696.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.57
  data arrival time                                                                             -575.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.79


  Startpoint: fifo0/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_2__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.07     343.07
  fifo0/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.80                0.00     343.07 r
  fifo0/addr_wr_reg_0_/o (d04fyj43yd0b0)                           68.76               70.78 c   413.85 r
  fifo0/addr_wr[0] (net)                        9         8.26                          0.00     413.85 r
  fifo0/U296/a (d04orn02yn0b0)                                     70.34                2.91 c   416.76 r
  fifo0/U296/o (d04orn02yn0b0)                                     31.65               38.66     455.42 r
  fifo0/n2600 (net)                             2         3.38                          0.00     455.42 r
  fifo0/U540/a (d04non02yn0d0)                                     31.65                1.37 &   456.79 r
  fifo0/U540/o1 (d04non02yn0d0)                                    14.31               15.07 c   471.86 f
  fifo0/n3400 (net)                             4         4.40                          0.00     471.86 f
  fifo0/U227/a (d04inn00wn0a5)                                     14.34                0.47 c   472.32 f
  fifo0/U227/o1 (d04inn00wn0a5)                                    48.61               50.29     522.61 r
  fifo0/n2020 (net)                             1         2.44                          0.00     522.61 r
  fifo0/U196/a (d04non02yd0f0)                                     48.61                0.30 &   522.91 r
  fifo0/U196/o1 (d04non02yd0f0)                                    38.28               26.07 c   548.99 f
  fifo0/N131 (net)                              5        19.34                          0.00     548.99 f
  fifo0/clk_gate_data_mem_reg_2__2_latch/en (d04cgc01nd0h0)        58.92               21.49 c   570.48 f
  data arrival time                                                                              570.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.51     810.51
  clock reconvergence pessimism                                                         0.00     810.51
  clock uncertainty                                                                   -50.00     760.51
  fifo0/clk_gate_data_mem_reg_2__2_latch/clk (d04cgc01nd0h0)                            0.00     760.51 r
  clock gating setup time                                                             -69.19     691.32
  data required time                                                                             691.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.32
  data arrival time                                                                             -570.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.84


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U605/a (d04non02yd0f7)                                     45.86               13.26 c   524.20 f
  fifo0/U605/o1 (d04non02yd0f7)                                    33.32               31.88 c   556.08 r
  fifo0/N124 (net)                              5        10.64                          0.00     556.08 r
  fifo0/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0i0)          34.63                4.40 c   560.48 r
  data arrival time                                                                              560.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.41     775.41
  clock reconvergence pessimism                                                         0.00     775.41
  clock uncertainty                                                                   -50.00     725.41
  fifo0/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0i0)                              0.00     725.41 r
  clock gating setup time                                                             -43.96     681.44
  data required time                                                                             681.44
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.44
  data arrival time                                                                             -560.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    120.96


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U605/a (d04non02yd0f7)                                     45.86               13.26 c   524.20 f
  fifo0/U605/o1 (d04non02yd0f7)                                    33.32               31.88 c   556.08 r
  fifo0/N124 (net)                              5        10.64                          0.00     556.08 r
  fifo0/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0h0)        34.61                4.30 c   560.38 r
  data arrival time                                                                              560.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.24     775.24
  clock reconvergence pessimism                                                         0.00     775.24
  clock uncertainty                                                                   -50.00     725.24
  fifo0/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0h0)                            0.00     725.24 r
  clock gating setup time                                                             -43.61     681.63
  data required time                                                                             681.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.63
  data arrival time                                                                             -560.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.25


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U605/a (d04non02yd0f7)                                     45.86               13.26 c   524.20 f
  fifo0/U605/o1 (d04non02yd0f7)                                    33.32               31.88 c   556.08 r
  fifo0/N124 (net)                              5        10.64                          0.00     556.08 r
  fifo0/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)        34.76                4.43 c   560.51 r
  data arrival time                                                                              560.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    274.80     774.80
  clock reconvergence pessimism                                                         0.00     774.80
  clock uncertainty                                                                   -50.00     724.80
  fifo0/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                            0.00     724.80 r
  clock gating setup time                                                             -42.86     681.94
  data required time                                                                             681.94
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.94
  data arrival time                                                                             -560.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.43


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/place1286/b (d04ann02yd0k0)                                 9.90                0.72 c   539.38 r
  fifo2/place1286/o (d04ann02yd0k0)                                15.02               22.62 c   562.00 r
  fifo2/n4626 (net)                             3        13.06                          0.00     562.00 r
  fifo2/clk_gate_data_mem_reg_16__0_latch/en (d04cgc01nd0h0)       48.46               27.65 c   589.65 r
  data arrival time                                                                              589.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.42     809.42
  clock reconvergence pessimism                                                         0.00     809.42
  clock uncertainty                                                                   -50.00     759.42
  fifo2/clk_gate_data_mem_reg_16__0_latch/clk (d04cgc01nd0h0)                           0.00     759.42 r
  clock gating setup time                                                             -48.08     711.34
  data required time                                                                             711.34
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             711.34
  data arrival time                                                                             -589.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.69


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__7_latch/en (d04cgc01nd0h0)       30.59                6.30 c   596.85 r
  data arrival time                                                                              596.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.11     811.11
  clock reconvergence pessimism                                                         0.00     811.11
  clock uncertainty                                                                   -50.00     761.11
  fifo2/clk_gate_data_mem_reg_27__7_latch/clk (d04cgc01nd0h0)                           0.00     761.11 r
  clock gating setup time                                                             -42.46     718.65
  data required time                                                                             718.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             718.65
  data arrival time                                                                             -596.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.80


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__5_latch/en (d04cgc01nd0h0)       31.61                6.02 c   596.57 r
  data arrival time                                                                              596.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.10     811.10
  clock reconvergence pessimism                                                         0.00     811.10
  clock uncertainty                                                                   -50.00     761.10
  fifo2/clk_gate_data_mem_reg_27__5_latch/clk (d04cgc01nd0h0)                           0.00     761.10 r
  clock gating setup time                                                             -42.71     718.39
  data required time                                                                             718.39
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             718.39
  data arrival time                                                                             -596.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.82


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__1_latch/en (d04cgc01nd0h0)        27.43                6.68 c   597.76 r
  data arrival time                                                                              597.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.98     810.98
  clock reconvergence pessimism                                                         0.00     810.98
  clock uncertainty                                                                   -50.00     760.98
  fifo2/clk_gate_data_mem_reg_2__1_latch/clk (d04cgc01nd0h0)                            0.00     760.98 r
  clock gating setup time                                                             -41.37     719.61
  data required time                                                                             719.61
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.61
  data arrival time                                                                             -597.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    121.85


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__7_latch/en (d04cgc01nd0h0)       25.36               10.24 c   561.81 f
  data arrival time                                                                              561.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.57     792.57
  clock reconvergence pessimism                                                         0.00     792.57
  clock uncertainty                                                                   -50.00     742.57
  fifo2/clk_gate_data_mem_reg_13__7_latch/clk (d04cgc01nd0h0)                           0.00     742.57 r
  clock gating setup time                                                             -58.42     684.15
  data required time                                                                             684.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.15
  data arrival time                                                                             -561.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.34


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_5__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U24/b (d04nob02wn0b0)                                      76.05                1.60 c   411.80 r
  fifo1/U24/out (d04nob02wn0b0)                                    29.27               51.81     463.60 f
  fifo1/n7 (net)                                1         0.93                          0.00     463.60 f
  fifo1/U25/a (d04nan02yn0b5)                                      29.27                0.24 &   463.85 f
  fifo1/U25/o1 (d04nan02yn0b5)                                     99.21               68.21 c   532.06 r
  fifo1/n4100 (net)                             4        13.02                          0.00     532.06 r
  fifo1/route37/b (d04orn02yn0f0)                                 100.53                1.80 c   533.86 r
  fifo1/route37/o (d04orn02yn0f0)                                  13.05               34.19     568.04 r
  fifo1/N128 (net)                              1         4.90                          0.00     568.04 r
  fifo1/route32/a (d04inn00ynuh5)                                  13.05                0.36 &   568.40 r
  fifo1/route32/o1 (d04inn00ynuh5)                                 15.29                9.63 c   578.03 f
  fifo1/n6233 (net)                             5        20.31                          0.00     578.03 f
  fifo1/clk_gate_data_mem_reg_5__0_latch/en (d04cgc01nd0j0)        22.25                7.06 c   585.09 f
  data arrival time                                                                              585.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.21     807.21
  clock reconvergence pessimism                                                         0.00     807.21
  clock uncertainty                                                                   -50.00     757.21
  fifo1/clk_gate_data_mem_reg_5__0_latch/clk (d04cgc01nd0j0)                            0.00     757.21 r
  clock gating setup time                                                             -49.72     707.49
  data required time                                                                             707.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.49
  data arrival time                                                                             -585.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.41


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place49/b (d04orn02yn0f0)                             13.89                2.32 c   502.43 f
  fifo1/post_place49/o (d04orn02yn0f0)                             18.37               32.06 c   534.49 f
  fifo1/n2415 (net)                             4        12.60                          0.00     534.49 f
  fifo1/U299/a (d04non02yd0h5)                                     18.97                1.08 c   535.57 f
  fifo1/U299/o1 (d04non02yd0h5)                                    35.05               23.72 c   559.29 r
  fifo1/N105 (net)                              5        19.72                          0.00     559.29 r
  fifo1/clk_gate_data_mem_reg_28__1_latch/en (d04cgc01nd0g0)       38.60                6.80 c   566.09 r
  data arrival time                                                                              566.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.08     781.08
  clock reconvergence pessimism                                                         0.00     781.08
  clock uncertainty                                                                   -50.00     731.08
  fifo1/clk_gate_data_mem_reg_28__1_latch/clk (d04cgc01nd0g0)                           0.00     731.08 r
  clock gating setup time                                                             -42.55     688.53
  data required time                                                                             688.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.53
  data arrival time                                                                             -566.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.44


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/place1286/b (d04ann02yd0k0)                                 9.90                0.72 c   539.38 r
  fifo2/place1286/o (d04ann02yd0k0)                                15.02               22.62 c   562.00 r
  fifo2/n4626 (net)                             3        13.06                          0.00     562.00 r
  fifo2/clk_gate_data_mem_reg_16__latch/en (d04cgc01nd0h0)         48.90               28.98 c   590.98 r
  data arrival time                                                                              590.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.51     812.51
  clock reconvergence pessimism                                                         0.00     812.51
  clock uncertainty                                                                   -50.00     762.51
  fifo2/clk_gate_data_mem_reg_16__latch/clk (d04cgc01nd0h0)                             0.00     762.51 r
  clock gating setup time                                                             -49.06     713.45
  data required time                                                                             713.45
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             713.45
  data arrival time                                                                             -590.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.48


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U593/b (d04nob02yn0f0)                                     35.89                3.06 c   514.00 f
  fifo0/U593/out (d04nob02yn0f0)                                   42.05               35.02 c   549.02 r
  fifo0/N123 (net)                              5        11.29                          0.00     549.02 r
  fifo0/clk_gate_data_mem_reg_10__0_latch/en (d04cgc01nd0g0)       44.86                7.50 c   556.52 r
  data arrival time                                                                              556.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.14     773.14
  clock reconvergence pessimism                                                         0.00     773.14
  clock uncertainty                                                                   -50.00     723.14
  fifo0/clk_gate_data_mem_reg_10__0_latch/clk (d04cgc01nd0g0)                           0.00     723.14 r
  clock gating setup time                                                             -44.14     679.00
  data required time                                                                             679.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             679.00
  data arrival time                                                                             -556.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.48


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__6_latch/en (d04cgc01nd0h0)       47.57               23.47 c   573.78 f
  data arrival time                                                                              573.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    315.71     815.71
  clock reconvergence pessimism                                                         0.00     815.71
  clock uncertainty                                                                   -50.00     765.71
  fifo2/clk_gate_data_mem_reg_11__6_latch/clk (d04cgc01nd0h0)                           0.00     765.71 r
  clock gating setup time                                                             -69.28     696.43
  data required time                                                                             696.43
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.43
  data arrival time                                                                             -573.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.65


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/post_place166/a (d04inn00ynuh5)                            34.30                0.70 c   557.28 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                           12.05                8.95 c   566.23 f
  fifo2/n5196 (net)                             4        11.52                          0.00     566.23 f
  fifo2/clk_gate_data_mem_reg_25__2_latch/en (d04cgc01nd0i0)       28.87               15.40 c   581.63 f
  data arrival time                                                                              581.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.03     811.03
  clock reconvergence pessimism                                                         0.00     811.03
  clock uncertainty                                                                   -50.00     761.03
  fifo2/clk_gate_data_mem_reg_25__2_latch/clk (d04cgc01nd0i0)                           0.00     761.03 r
  clock gating setup time                                                             -56.52     704.51
  data required time                                                                             704.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.51
  data arrival time                                                                             -581.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    122.88


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/U602/a (d04non02yn0f5)                                     66.45                4.22 c   516.81 f
  fifo0/U602/o1 (d04non02yn0f5)                                    45.73               42.09 c   558.90 r
  fifo0/N130 (net)                              5        12.61                          0.00     558.90 r
  fifo0/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)        46.82                3.93 c   562.84 r
  data arrival time                                                                              562.84

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.38     783.38
  clock reconvergence pessimism                                                         0.00     783.38
  clock uncertainty                                                                   -50.00     733.38
  fifo0/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                            0.00     733.38 r
  clock gating setup time                                                             -47.52     685.85
  data required time                                                                             685.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.85
  data arrival time                                                                             -562.84
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.02


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place568/b (d04non02yd0h5)                            21.15                3.86 c   525.95 f
  fifo2/post_place568/o1 (d04non02yd0h5)                           46.36               26.08 c   552.03 r
  fifo2/n5507 (net)                             4        22.53                          0.00     552.03 r
  fifo2/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)       54.43               18.88 c   570.91 r
  data arrival time                                                                              570.91

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.86     793.86
  clock reconvergence pessimism                                                         0.00     793.86
  clock uncertainty                                                                   -50.00     743.86
  fifo2/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                           0.00     743.86 r
  clock gating setup time                                                             -49.92     693.95
  data required time                                                                             693.95
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.95
  data arrival time                                                                             -570.91
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.03


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U605/a (d04non02yd0f7)                                     45.86               13.26 c   524.20 f
  fifo0/U605/o1 (d04non02yd0f7)                                    33.32               31.88 c   556.08 r
  fifo0/N124 (net)                              5        10.64                          0.00     556.08 r
  fifo0/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0e0)        34.78                4.56 c   560.64 r
  data arrival time                                                                              560.64

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.94     773.94
  clock reconvergence pessimism                                                         0.00     773.94
  clock uncertainty                                                                   -50.00     723.94
  fifo0/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0e0)                            0.00     723.94 r
  clock gating setup time                                                             -40.03     683.92
  data required time                                                                             683.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.92
  data arrival time                                                                             -560.64
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.28


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place623/a (d04ann02yd0h7)                            81.04               26.47 c   517.04 f
  fifo2/post_place623/o (d04ann02yd0h7)                            13.82               38.46 c   555.50 f
  fifo2/n5568 (net)                             5        11.88                          0.00     555.50 f
  fifo2/clk_gate_data_mem_reg_8__4_latch/en (d04cgc01nd0h0)        22.71                9.20 c   564.70 f
  data arrival time                                                                              564.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.91     794.91
  clock reconvergence pessimism                                                         0.00     794.91
  clock uncertainty                                                                   -50.00     744.91
  fifo2/clk_gate_data_mem_reg_8__4_latch/clk (d04cgc01nd0h0)                            0.00     744.91 r
  clock gating setup time                                                             -56.75     688.15
  data required time                                                                             688.15
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.15
  data arrival time                                                                             -564.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.46


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_3__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/U602/a (d04non02yn0f5)                                     66.45                4.22 c   516.81 f
  fifo0/U602/o1 (d04non02yn0f5)                                    45.73               42.09 c   558.90 r
  fifo0/N130 (net)                              5        12.61                          0.00     558.90 r
  fifo0/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0j0)        47.18                4.44 c   563.34 r
  data arrival time                                                                              563.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.85     781.85
  clock reconvergence pessimism                                                         0.00     781.85
  clock uncertainty                                                                   -50.00     731.85
  fifo0/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0j0)                            0.00     731.85 r
  clock gating setup time                                                             -44.73     687.12
  data required time                                                                             687.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.12
  data arrival time                                                                             -563.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.78


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__5_latch/en (d04cgc01nd0h0)       60.52               14.42 c   567.96 r
  data arrival time                                                                              567.96

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.58     792.58
  clock reconvergence pessimism                                                         0.00     792.58
  clock uncertainty                                                                   -50.00     742.58
  fifo2/clk_gate_data_mem_reg_17__5_latch/clk (d04cgc01nd0h0)                           0.00     742.58 r
  clock gating setup time                                                             -50.66     691.92
  data required time                                                                             691.92
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.92
  data arrival time                                                                             -567.96
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    123.96


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__4_latch/en (d04cgc01nd0h0)       56.87               13.21 c   571.88 r
  data arrival time                                                                              571.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.77     796.77
  clock reconvergence pessimism                                                         0.00     796.77
  clock uncertainty                                                                   -50.00     746.77
  fifo2/clk_gate_data_mem_reg_19__4_latch/clk (d04cgc01nd0h0)                           0.00     746.77 r
  clock gating setup time                                                             -50.79     695.98
  data required time                                                                             695.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.98
  data arrival time                                                                             -571.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    124.09


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__1_latch/en (d04cgc01nd0h0)        79.08               25.83 c   561.54 r
  data arrival time                                                                              561.54

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.25     790.25
  clock reconvergence pessimism                                                         0.00     790.25
  clock uncertainty                                                                   -50.00     740.25
  fifo2/clk_gate_data_mem_reg_7__1_latch/clk (d04cgc01nd0h0)                            0.00     740.25 r
  clock gating setup time                                                             -54.43     685.81
  data required time                                                                             685.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             685.81
  data arrival time                                                                             -561.54
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    124.27


  Startpoint: fifo1/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_13__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.22     335.22
  fifo1/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         42.90                0.00     335.22 r
  fifo1/addr_wr_reg_0_/o (d04fyj43yd0b0)                           64.97               66.87 c   402.09 r
  fifo1/addr_wr[0] (net)                        9         7.94                          0.00     402.09 r
  fifo1/U24/a (d04nob02wn0b0)                                      66.13                1.48 c   403.56 r
  fifo1/U24/out (d04nob02wn0b0)                                    46.72               80.48     484.04 r
  fifo1/n7 (net)                                1         0.94                          0.00     484.04 r
  fifo1/U25/a (d04nan02yn0b5)                                      46.72                0.24 &   484.28 r
  fifo1/U25/o1 (d04nan02yn0b5)                                     64.35               48.55 c   532.83 f
  fifo1/n4100 (net)                             4        11.74                          0.00     532.83 f
  fifo1/post_place255/b (d04non02yn0d5)                            65.53                1.94 c   534.77 f
  fifo1/post_place255/o1 (d04non02yn0d5)                           52.10               47.94 c   582.72 r
  fifo1/n2622 (net)                             4        11.17                          0.00     582.72 r
  fifo1/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0j0)       53.14                3.15 c   585.87 r
  data arrival time                                                                              585.87

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    306.75     806.75
  clock reconvergence pessimism                                                         0.00     806.75
  clock uncertainty                                                                   -50.00     756.75
  fifo1/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0j0)                           0.00     756.75 r
  clock gating setup time                                                             -46.00     710.75
  data required time                                                                             710.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             710.75
  data arrival time                                                                             -585.87
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    124.89


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__6_latch/en (d04cgc01nd0h0)       63.66               26.28 c   584.95 r
  data arrival time                                                                              584.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.76     811.76
  clock reconvergence pessimism                                                         0.00     811.76
  clock uncertainty                                                                   -50.00     761.76
  fifo2/clk_gate_data_mem_reg_19__6_latch/clk (d04cgc01nd0h0)                           0.00     761.76 r
  clock gating setup time                                                             -51.75     710.01
  data required time                                                                             710.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             710.01
  data arrival time                                                                             -584.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.06


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place623/a (d04ann02yd0h7)                            81.04               26.47 c   517.04 f
  fifo2/post_place623/o (d04ann02yd0h7)                            13.82               38.46 c   555.50 f
  fifo2/n5568 (net)                             5        11.88                          0.00     555.50 f
  fifo2/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)        22.77                9.36 c   564.86 f
  data arrival time                                                                              564.86

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.52     799.52
  clock reconvergence pessimism                                                         0.00     799.52
  clock uncertainty                                                                   -50.00     749.52
  fifo2/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                            0.00     749.52 r
  clock gating setup time                                                             -59.56     689.96
  data required time                                                                             689.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.96
  data arrival time                                                                             -564.86
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.10


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/post_place166/a (d04inn00ynuh5)                            34.30                0.70 c   557.28 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                           12.05                8.95 c   566.23 f
  fifo2/n5196 (net)                             4        11.52                          0.00     566.23 f
  fifo2/clk_gate_data_mem_reg_25__7_latch/en (d04cgc01nd0h0)       25.55                9.70 c   575.93 f
  data arrival time                                                                              575.93

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.43     809.43
  clock reconvergence pessimism                                                         0.00     809.43
  clock uncertainty                                                                   -50.00     759.43
  fifo2/clk_gate_data_mem_reg_25__7_latch/clk (d04cgc01nd0h0)                           0.00     759.43 r
  clock gating setup time                                                             -58.25     701.19
  data required time                                                                             701.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.19
  data arrival time                                                                             -575.93
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.26


  Startpoint: fifo1/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_23__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    335.24     335.24
  fifo1/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         42.91                0.00     335.24 r
  fifo1/addr_wr_reg_1_/o (d04fyj43yd0b0)                           75.06               74.96 c   410.20 r
  fifo1/addr_wr[1] (net)                        9         9.43                          0.00     410.20 r
  fifo1/U8/a (d04ann02yn0c0)                                       75.75                1.08 c   411.27 r
  fifo1/U8/o (d04ann02yn0c0)                                       13.95               31.69 c   442.96 r
  fifo1/n9 (net)                                3         3.32                          0.00     442.96 r
  fifo1/U9/b (d04nab02ln0b0)                                       13.97                0.40 c   443.36 r
  fifo1/U9/out (d04nab02ln0b0)                                     80.32               67.86     511.23 f
  fifo1/n1881 (net)                             3         5.54                          0.00     511.23 f
  fifo1/U127/b (d04non02yd0f7)                                     80.32                1.60 &   512.83 f
  fifo1/U127/o1 (d04non02yd0f7)                                    54.39               49.13 c   561.96 r
  fifo1/N110 (net)                              5        21.05                          0.00     561.96 r
  fifo1/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0h0)       59.32               16.83 c   578.78 r
  data arrival time                                                                              578.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.44     805.44
  clock reconvergence pessimism                                                         0.00     805.44
  clock uncertainty                                                                   -50.00     755.44
  fifo1/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0h0)                           0.00     755.44 r
  clock gating setup time                                                             -51.29     704.16
  data required time                                                                             704.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.16
  data arrival time                                                                             -578.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.37


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__7_latch/en (d04cgc01nd0i0)        85.27               36.74 c   572.46 r
  data arrival time                                                                              572.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.56     803.56
  clock reconvergence pessimism                                                         0.00     803.56
  clock uncertainty                                                                   -50.00     753.56
  fifo2/clk_gate_data_mem_reg_7__7_latch/clk (d04cgc01nd0i0)                            0.00     753.56 r
  clock gating setup time                                                             -55.60     697.96
  data required time                                                                             697.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.96
  data arrival time                                                                             -572.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.50


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__4_latch/en (d04cgc01nd0h0)       24.53                8.90 c   560.48 f
  data arrival time                                                                              560.48

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    294.07     794.07
  clock reconvergence pessimism                                                         0.00     794.07
  clock uncertainty                                                                   -50.00     744.07
  fifo2/clk_gate_data_mem_reg_13__4_latch/clk (d04cgc01nd0h0)                           0.00     744.07 r
  clock gating setup time                                                             -57.90     686.17
  data required time                                                                             686.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.17
  data arrival time                                                                             -560.48
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.70


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__3_latch/en (d04cgc01nd0h0)       24.50                8.82 c   560.39 f
  data arrival time                                                                              560.39

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    293.99     793.99
  clock reconvergence pessimism                                                         0.00     793.99
  clock uncertainty                                                                   -50.00     743.99
  fifo2/clk_gate_data_mem_reg_13__3_latch/clk (d04cgc01nd0h0)                           0.00     743.99 r
  clock gating setup time                                                             -57.87     686.13
  data required time                                                                             686.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.13
  data arrival time                                                                             -560.39
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.74


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           31.83               57.22 c   401.33 f
  fifo0/addr_wr[4] (net)                        7         7.41                          0.00     401.33 f
  fifo0/U481/b (d04non02ld0c0)                                     32.97                2.58 c   403.92 f
  fifo0/U481/o1 (d04non02ld0c0)                                    58.65               68.19     472.11 r
  fifo0/n2123 (net)                             1         4.43                          0.00     472.11 r
  fifo0/U511/b (d04nab02yd0i0)                                     58.65                1.42 &   473.53 r
  fifo0/U511/out (d04nab02yd0i0)                                   34.51               25.31 c   498.83 f
  fifo0/n3900 (net)                             8        19.82                          0.00     498.83 f
  fifo0/U580/b (d04nob02yn0f0)                                     39.83                7.00 c   505.83 f
  fifo0/U580/out (d04nob02yn0f0)                                   60.10               43.27 c   549.11 r
  fifo0/N127 (net)                              5        16.81                          0.00     549.11 r
  fifo0/clk_gate_data_mem_reg_6__2_latch/en (d04cgc01nd0j0)        63.42                7.85 c   556.95 r
  data arrival time                                                                              556.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.78     780.78
  clock reconvergence pessimism                                                         0.00     780.78
  clock uncertainty                                                                   -50.00     730.78
  fifo0/clk_gate_data_mem_reg_6__2_latch/clk (d04cgc01nd0j0)                            0.00     730.78 r
  clock gating setup time                                                             -47.96     682.82
  data required time                                                                             682.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.82
  data arrival time                                                                             -556.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.87


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__0_latch/en (d04cgc01nd0h0)       62.26               22.01 c   580.68 r
  data arrival time                                                                              580.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.05     808.05
  clock reconvergence pessimism                                                         0.00     808.05
  clock uncertainty                                                                   -50.00     758.05
  fifo2/clk_gate_data_mem_reg_19__0_latch/clk (d04cgc01nd0h0)                           0.00     758.05 r
  clock gating setup time                                                             -51.44     706.60
  data required time                                                                             706.60
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.60
  data arrival time                                                                             -580.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.92


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1000/a (d04inn00yduo7)                                34.19               10.07 c   563.36 f
  fifo2/place1000/o1 (d04inn00yduo7)                               15.56               16.43 c   579.79 r
  fifo2/n4151 (net)                             4        14.66                          0.00     579.79 r
  fifo2/clk_gate_data_mem_reg_21__6_latch/en (d04cgc01nd0h0)       19.23                5.89 c   585.68 r
  data arrival time                                                                              585.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.10     800.10
  clock reconvergence pessimism                                                         0.00     800.10
  clock uncertainty                                                                   -50.00     750.10
  fifo2/clk_gate_data_mem_reg_21__6_latch/clk (d04cgc01nd0h0)                           0.00     750.10 r
  clock gating setup time                                                             -38.43     711.66
  data required time                                                                             711.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             711.66
  data arrival time                                                                             -585.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.98


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__7_latch/en (d04cgc01nd0h0)        42.74               13.28 c   548.71 f
  data arrival time                                                                              548.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.75     790.75
  clock reconvergence pessimism                                                         0.00     790.75
  clock uncertainty                                                                   -50.00     740.75
  fifo2/clk_gate_data_mem_reg_9__7_latch/clk (d04cgc01nd0h0)                            0.00     740.75 r
  clock gating setup time                                                             -66.04     674.70
  data required time                                                                             674.70
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.70
  data arrival time                                                                             -548.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    125.99


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U597/b (d04non02yd0h5)                                     45.86               13.27 c   524.21 f
  fifo0/U597/o1 (d04non02yd0h5)                                    42.87               31.04 c   555.25 r
  fifo0/N122 (net)                              5        18.52                          0.00     555.25 r
  fifo0/clk_gate_data_mem_reg_11__latch/en (d04cgc01nd0j0)         44.05                2.42 c   557.66 r
  data arrival time                                                                              557.66

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.32     777.32
  clock reconvergence pessimism                                                         0.00     777.32
  clock uncertainty                                                                   -50.00     727.32
  fifo0/clk_gate_data_mem_reg_11__latch/clk (d04cgc01nd0j0)                             0.00     727.32 r
  clock gating setup time                                                             -43.45     683.87
  data required time                                                                             683.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.87
  data arrival time                                                                             -557.66
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.21


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__5_latch/en (d04cgc01nd0h0)        20.75                3.36 c   594.44 r
  data arrival time                                                                              594.44

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.70     809.70
  clock reconvergence pessimism                                                         0.00     809.70
  clock uncertainty                                                                   -50.00     759.70
  fifo2/clk_gate_data_mem_reg_2__5_latch/clk (d04cgc01nd0h0)                            0.00     759.70 r
  clock gating setup time                                                             -39.04     720.66
  data required time                                                                             720.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             720.66
  data arrival time                                                                             -594.44
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.22


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U590/b (d04nob02yn0f0)                                     44.80               11.63 c   522.57 f
  fifo0/U590/out (d04nob02yn0f0)                                   42.87               35.73 c   558.30 r
  fifo0/N125 (net)                              5        11.18                          0.00     558.30 r
  fifo0/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0i0)          43.95                1.95 c   560.25 r
  data arrival time                                                                              560.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.69     784.69
  clock reconvergence pessimism                                                         0.00     784.69
  clock uncertainty                                                                   -50.00     734.69
  fifo0/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0i0)                              0.00     734.69 r
  clock gating setup time                                                             -48.20     686.48
  data required time                                                                             686.48
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.48
  data arrival time                                                                             -560.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.23


  Startpoint: fifo2/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_25__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.33     332.33
  fifo2/addr_wr_reg_4_/clk (d04fyj43yd0g0)                         46.09                0.00     332.33 r
  fifo2/addr_wr_reg_4_/o (d04fyj43yd0g0)                           20.06               57.05 c   389.38 f
  fifo2/addr_wr[4] (net)                        7         8.12                          0.00     389.38 f
  fifo2/U1488/b (d04nan02wn0b5)                                    22.26                5.05 c   394.43 f
  fifo2/U1488/o1 (d04nan02wn0b5)                                   71.86               77.06     471.50 r
  fifo2/n738 (net)                              2         3.32                          0.00     471.50 r
  fifo2/post_place600/a (d04nab02yd0i0)                            71.86                0.87 &   472.37 r
  fifo2/post_place600/out (d04nab02yd0i0)                          28.20               38.13 c   510.50 r
  fifo2/n5539 (net)                             7        23.80                          0.00     510.50 r
  fifo2/U1196/a (d04orn02yd0d5)                                    38.81                9.32 c   519.82 r
  fifo2/U1196/o (d04orn02yd0d5)                                    33.41               36.76 c   556.58 r
  fifo2/n3789 (net)                             2        17.17                          0.00     556.58 r
  fifo2/post_place166/a (d04inn00ynuh5)                            34.30                0.70 c   557.28 r
  fifo2/post_place166/o1 (d04inn00ynuh5)                           12.05                8.95 c   566.23 f
  fifo2/n5196 (net)                             4        11.52                          0.00     566.23 f
  fifo2/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0h0)       25.50               10.08 c   576.31 f
  data arrival time                                                                              576.31

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.97     810.97
  clock reconvergence pessimism                                                         0.00     810.97
  clock uncertainty                                                                   -50.00     760.97
  fifo2/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0h0)                           0.00     760.97 r
  clock gating setup time                                                             -58.43     702.54
  data required time                                                                             702.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.54
  data arrival time                                                                             -576.31
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.23


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_27__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U8/a (d04ann02yn0a5)                                       89.54                2.26 c   425.97 r
  fifo0/U8/o (d04ann02yn0a5)                                       27.16               42.50     468.47 r
  fifo0/n9 (net)                                2         2.71                          0.00     468.47 r
  fifo0/U223/b (d04nab02yn0c0)                                     27.16                0.66 &   469.13 r
  fifo0/U223/out (d04nab02yn0c0)                                   63.83               43.45 c   512.59 f
  fifo0/n1906 (net)                             5        14.52                          0.00     512.59 f
  fifo0/route785/a (d04orn02yn0c0)                                 65.96                3.52 c   516.11 f
  fifo0/route785/o (d04orn02yn0c0)                                 14.30               40.16     556.27 f
  fifo0/N106 (net)                              1         4.69                          0.00     556.27 f
  fifo0/route786/a (d04inn00ynuh5)                                 14.30                0.39 &   556.66 f
  fifo0/route786/o1 (d04inn00ynuh5)                                19.99               11.35 c   568.01 r
  fifo0/n7279 (net)                             5        24.61                          0.00     568.01 r
  fifo0/clk_gate_data_mem_reg_27__2_latch/en (d04cgc01nd0i0)       39.96               20.24 c   588.26 r
  data arrival time                                                                              588.26

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.04     809.04
  clock reconvergence pessimism                                                         0.00     809.04
  clock uncertainty                                                                   -50.00     759.04
  fifo0/clk_gate_data_mem_reg_27__2_latch/clk (d04cgc01nd0i0)                           0.00     759.04 r
  clock gating setup time                                                             -44.46     714.59
  data required time                                                                             714.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             714.59
  data arrival time                                                                             -588.26
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.33


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__7_latch/en (d04cgc01nd0h0)       64.16               18.23 c   571.78 r
  data arrival time                                                                              571.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.99     799.99
  clock reconvergence pessimism                                                         0.00     799.99
  clock uncertainty                                                                   -50.00     749.99
  fifo2/clk_gate_data_mem_reg_17__7_latch/clk (d04cgc01nd0h0)                           0.00     749.99 r
  clock gating setup time                                                             -51.81     698.19
  data required time                                                                             698.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.19
  data arrival time                                                                             -571.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.41


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U590/b (d04nob02yn0f0)                                     44.80               11.63 c   522.57 f
  fifo0/U590/out (d04nob02yn0f0)                                   42.87               35.73 c   558.30 r
  fifo0/N125 (net)                              5        11.18                          0.00     558.30 r
  fifo0/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0i0)        46.15                5.42 c   563.73 r
  data arrival time                                                                              563.73

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.54     789.54
  clock reconvergence pessimism                                                         0.00     789.54
  clock uncertainty                                                                   -50.00     739.54
  fifo0/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0i0)                            0.00     739.54 r
  clock gating setup time                                                             -49.16     690.38
  data required time                                                                             690.38
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.38
  data arrival time                                                                             -563.73
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.65


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__6_latch/en (d04cgc01nd0h0)        43.41               22.60 c   579.90 r
  data arrival time                                                                              579.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.30     802.30
  clock reconvergence pessimism                                                         0.00     802.30
  clock uncertainty                                                                   -50.00     752.30
  fifo2/clk_gate_data_mem_reg_3__6_latch/clk (d04cgc01nd0h0)                            0.00     752.30 r
  clock gating setup time                                                             -45.61     706.69
  data required time                                                                             706.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.69
  data arrival time                                                                             -579.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.79


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__latch/en (d04cgc01nd0h0)         63.63               26.10 c   584.77 r
  data arrival time                                                                              584.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.43     813.43
  clock reconvergence pessimism                                                         0.00     813.43
  clock uncertainty                                                                   -50.00     763.43
  fifo2/clk_gate_data_mem_reg_19__latch/clk (d04cgc01nd0h0)                             0.00     763.43 r
  clock gating setup time                                                             -51.78     711.66
  data required time                                                                             711.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             711.66
  data arrival time                                                                             -584.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.88


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/place1287/b (d04ann02yd0f7)                                 9.90                0.72 c   539.38 r
  fifo2/place1287/o (d04ann02yd0f7)                                16.95               25.94 c   565.32 r
  fifo2/n4627 (net)                             1         6.48                          0.00     565.32 r
  fifo2/clk_gate_data_mem_reg_16__2_latch/en (d04cgc01nd0h0)       22.88                9.52 c   574.83 r
  data arrival time                                                                              574.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    291.47     791.47
  clock reconvergence pessimism                                                         0.00     791.47
  clock uncertainty                                                                   -50.00     741.47
  fifo2/clk_gate_data_mem_reg_16__2_latch/clk (d04cgc01nd0h0)                           0.00     741.47 r
  clock gating setup time                                                             -39.68     701.79
  data required time                                                                             701.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.79
  data arrival time                                                                             -574.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    126.96


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U25/b (d04non02yd0f7)                                      79.62                1.85 c   501.74 r
  fifo0/U25/o1 (d04non02yd0f7)                                     37.81               29.65 c   531.40 f
  fifo0/N108 (net)                              5        21.78                          0.00     531.40 f
  fifo0/clk_gate_data_mem_reg_25__latch/en (d04cgc01nd0h0)         42.98                6.21 c   537.61 f
  data arrival time                                                                              537.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.68     780.68
  clock reconvergence pessimism                                                         0.00     780.68
  clock uncertainty                                                                   -50.00     730.68
  fifo0/clk_gate_data_mem_reg_25__latch/clk (d04cgc01nd0h0)                             0.00     730.68 r
  clock gating setup time                                                             -65.90     664.79
  data required time                                                                             664.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             664.79
  data arrival time                                                                             -537.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.18


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0h0)       25.80                4.88 c   555.19 f
  data arrival time                                                                              555.19

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.28     789.28
  clock reconvergence pessimism                                                         0.00     789.28
  clock uncertainty                                                                   -50.00     739.28
  fifo2/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0h0)                           0.00     739.28 r
  clock gating setup time                                                             -56.86     682.42
  data required time                                                                             682.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             682.42
  data arrival time                                                                             -555.19
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.23


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_15__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U365/a (d04non02yd0f7)                                     37.57                4.01 c   514.95 f
  fifo0/U365/o1 (d04non02yd0f7)                                    46.28               32.21 c   547.16 r
  fifo0/N118 (net)                              5        20.40                          0.00     547.16 r
  fifo0/clk_gate_data_mem_reg_15__3_latch/en (d04cgc01nd0h0)       48.94                2.87 c   550.03 r
  data arrival time                                                                              550.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    275.22     775.22
  clock reconvergence pessimism                                                         0.00     775.22
  clock uncertainty                                                                   -50.00     725.22
  fifo0/clk_gate_data_mem_reg_15__3_latch/clk (d04cgc01nd0h0)                           0.00     725.22 r
  clock gating setup time                                                             -47.90     677.32
  data required time                                                                             677.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.32
  data arrival time                                                                             -550.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.29


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_8__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U590/b (d04nob02yn0f0)                                     44.80               11.63 c   522.57 f
  fifo0/U590/out (d04nob02yn0f0)                                   42.87               35.73 c   558.30 r
  fifo0/N125 (net)                              5        11.18                          0.00     558.30 r
  fifo0/clk_gate_data_mem_reg_8__3_latch/en (d04cgc01nd0h0)        43.50                1.38 c   559.69 r
  data arrival time                                                                              559.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.37     783.37
  clock reconvergence pessimism                                                         0.00     783.37
  clock uncertainty                                                                   -50.00     733.37
  fifo0/clk_gate_data_mem_reg_8__3_latch/clk (d04cgc01nd0h0)                            0.00     733.37 r
  clock gating setup time                                                             -46.37     687.00
  data required time                                                                             687.00
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             687.00
  data arrival time                                                                             -559.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.31


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_2__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/U1931/a (d04nob02yn0d0)                                    29.69                0.60 c   524.19 r
  fifo2/U1931/out (d04nob02yn0d0)                                  35.68               36.08 c   560.27 r
  fifo2/N226 (net)                              1         6.19                          0.00     560.27 r
  fifo2/post_place605/a (d04bfn00yduk0)                            38.83                4.90 c   565.18 r
  fifo2/post_place605/o (d04bfn00yduk0)                            14.72               25.90 c   591.08 r
  fifo2/n5545 (net)                             9        21.43                          0.00     591.08 r
  fifo2/clk_gate_data_mem_reg_2__7_latch/en (d04cgc01nd0h0)        20.19                2.43 c   593.51 r
  data arrival time                                                                              593.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.64     809.64
  clock reconvergence pessimism                                                         0.00     809.64
  clock uncertainty                                                                   -50.00     759.64
  fifo2/clk_gate_data_mem_reg_2__7_latch/clk (d04cgc01nd0h0)                            0.00     759.64 r
  clock gating setup time                                                             -38.81     720.82
  data required time                                                                             720.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             720.82
  data arrival time                                                                             -593.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.31


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_28__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/post_place50/a (d04inn00yd0f7)                             37.48                7.53 c   488.84 r
  fifo1/post_place50/o1 (d04inn00yd0f7)                            13.01               11.26 c   500.11 f
  fifo1/n2518 (net)                             3         5.87                          0.00     500.11 f
  fifo1/post_place49/b (d04orn02yn0f0)                             13.89                2.32 c   502.43 f
  fifo1/post_place49/o (d04orn02yn0f0)                             18.37               32.06 c   534.49 f
  fifo1/n2415 (net)                             4        12.60                          0.00     534.49 f
  fifo1/U299/a (d04non02yd0h5)                                     18.97                1.08 c   535.57 f
  fifo1/U299/o1 (d04non02yd0h5)                                    35.05               23.72 c   559.29 r
  fifo1/N105 (net)                              5        19.72                          0.00     559.29 r
  fifo1/clk_gate_data_mem_reg_28__2_latch/en (d04cgc01nd0h0)       39.41               10.34 c   569.63 r
  data arrival time                                                                              569.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    292.67     792.67
  clock reconvergence pessimism                                                         0.00     792.67
  clock uncertainty                                                                   -50.00     742.67
  fifo1/clk_gate_data_mem_reg_28__2_latch/clk (d04cgc01nd0h0)                           0.00     742.67 r
  clock gating setup time                                                             -45.69     696.98
  data required time                                                                             696.98
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.98
  data arrival time                                                                             -569.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.35


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__latch/en (d04cgc01nd0h0)         67.84               28.24 c   581.79 r
  data arrival time                                                                              581.79

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.08     812.08
  clock reconvergence pessimism                                                         0.00     812.08
  clock uncertainty                                                                   -50.00     762.08
  fifo2/clk_gate_data_mem_reg_17__latch/clk (d04cgc01nd0h0)                             0.00     762.08 r
  clock gating setup time                                                             -52.90     709.19
  data required time                                                                             709.19
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.19
  data arrival time                                                                             -581.79
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.40


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__0_latch/en (d04cgc01nd0h0)        41.15               11.04 c   546.47 f
  data arrival time                                                                              546.47

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    288.88     788.88
  clock reconvergence pessimism                                                         0.00     788.88
  clock uncertainty                                                                   -50.00     738.88
  fifo2/clk_gate_data_mem_reg_9__0_latch/clk (d04cgc01nd0h0)                            0.00     738.88 r
  clock gating setup time                                                             -65.00     673.88
  data required time                                                                             673.88
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             673.88
  data arrival time                                                                             -546.47
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.41


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U593/b (d04nob02yn0f0)                                     35.89                3.06 c   514.00 f
  fifo0/U593/out (d04nob02yn0f0)                                   42.05               35.02 c   549.02 r
  fifo0/N123 (net)                              5        11.29                          0.00     549.02 r
  fifo0/clk_gate_data_mem_reg_10__1_latch/en (d04cgc01nd0i0)       43.36                3.59 c   552.62 r
  data arrival time                                                                              552.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    277.02     777.02
  clock reconvergence pessimism                                                         0.00     777.02
  clock uncertainty                                                                   -50.00     727.02
  fifo0/clk_gate_data_mem_reg_10__1_latch/clk (d04cgc01nd0i0)                           0.00     727.02 r
  clock gating setup time                                                             -46.90     680.12
  data required time                                                                             680.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.12
  data arrival time                                                                             -552.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.50


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__4_latch/en (d04cgc01nd0i0)        43.63               17.08 c   552.51 f
  data arrival time                                                                              552.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.27     796.27
  clock reconvergence pessimism                                                         0.00     796.27
  clock uncertainty                                                                   -50.00     746.27
  fifo2/clk_gate_data_mem_reg_9__4_latch/clk (d04cgc01nd0i0)                            0.00     746.27 r
  clock gating setup time                                                             -66.09     680.18
  data required time                                                                             680.18
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.18
  data arrival time                                                                             -552.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.66


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__0_latch/en (d04cgc01nd0h0)       67.80               27.96 c   581.51 r
  data arrival time                                                                              581.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.18     812.18
  clock reconvergence pessimism                                                         0.00     812.18
  clock uncertainty                                                                   -50.00     762.18
  fifo2/clk_gate_data_mem_reg_17__0_latch/clk (d04cgc01nd0h0)                           0.00     762.18 r
  clock gating setup time                                                             -52.89     709.28
  data required time                                                                             709.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.28
  data arrival time                                                                             -581.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.77


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0h0)        44.01               18.17 c   553.60 f
  data arrival time                                                                              553.60

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.20     798.20
  clock reconvergence pessimism                                                         0.00     798.20
  clock uncertainty                                                                   -50.00     748.20
  fifo2/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0h0)                            0.00     748.20 r
  clock gating setup time                                                             -66.70     681.50
  data required time                                                                             681.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             681.50
  data arrival time                                                                             -553.60
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    127.90


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0h0)        42.98               21.13 c   578.43 r
  data arrival time                                                                              578.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.18     802.18
  clock reconvergence pessimism                                                         0.00     802.18
  clock uncertainty                                                                   -50.00     752.18
  fifo2/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0h0)                            0.00     752.18 r
  clock gating setup time                                                             -45.39     706.79
  data required time                                                                             706.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.79
  data arrival time                                                                             -578.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.36


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_27__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/U1484/a (d04ann02yn0c0)                                   106.36                1.32 c   423.81 r
  fifo2/U1484/o (d04ann02yn0c0)                                    19.53               35.35 c   459.16 r
  fifo2/n755 (net)                              2         5.98                          0.00     459.16 r
  fifo2/U1936/b (d04nab02yd0g0)                                    19.56                0.58 c   459.75 r
  fifo2/U1936/out (d04nab02yd0g0)                                  25.37               19.28 c   479.02 f
  fifo2/n3489 (net)                             5        14.07                          0.00     479.02 f
  fifo2/U537/a (d04inn00wn0a5)                                     28.43                3.77 c   482.80 f
  fifo2/U537/o1 (d04inn00wn0a5)                                    49.25               60.63     543.43 r
  fifo2/n3784 (net)                             1         2.28                          0.00     543.43 r
  fifo2/U1104/b (d04nab02yn0f0)                                    49.25                0.42 &   543.85 r
  fifo2/U1104/out (d04nab02yn0f0)                                  29.18               23.64 c   567.49 f
  fifo2/n3783 (net)                             1         6.96                          0.00     567.49 f
  fifo2/post_place583/a (d04inn00ynuh5)                            32.62                6.73 c   574.22 f
  fifo2/post_place583/o1 (d04inn00ynuh5)                           21.35               16.33 c   590.55 r
  fifo2/n5520 (net)                             9        21.43                          0.00     590.55 r
  fifo2/clk_gate_data_mem_reg_27__1_latch/en (d04cgc01nd0h0)       23.11                0.96 c   591.51 r
  data arrival time                                                                              591.51

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.76     809.76
  clock reconvergence pessimism                                                         0.00     809.76
  clock uncertainty                                                                   -50.00     759.76
  fifo2/clk_gate_data_mem_reg_27__1_latch/clk (d04cgc01nd0h0)                           0.00     759.76 r
  clock gating setup time                                                             -39.85     719.91
  data required time                                                                             719.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             719.91
  data arrival time                                                                             -591.51
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.40


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__6_latch/en (d04cgc01nd0h0)        87.19               42.36 c   578.08 r
  data arrival time                                                                              578.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.42     813.42
  clock reconvergence pessimism                                                         0.00     813.42
  clock uncertainty                                                                   -50.00     763.42
  fifo2/clk_gate_data_mem_reg_7__6_latch/clk (d04cgc01nd0h0)                            0.00     763.42 r
  clock gating setup time                                                             -56.84     706.58
  data required time                                                                             706.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.58
  data arrival time                                                                             -578.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.50


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__6_latch/en (d04cgc01nd0h0)       28.77               16.21 c   567.78 f
  data arrival time                                                                              567.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.94     805.94
  clock reconvergence pessimism                                                         0.00     805.94
  clock uncertainty                                                                   -50.00     755.94
  fifo2/clk_gate_data_mem_reg_13__6_latch/clk (d04cgc01nd0h0)                           0.00     755.94 r
  clock gating setup time                                                             -59.56     696.37
  data required time                                                                             696.37
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             696.37
  data arrival time                                                                             -567.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.59


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U593/b (d04nob02yn0f0)                                     35.89                3.06 c   514.00 f
  fifo0/U593/out (d04nob02yn0f0)                                   42.05               35.02 c   549.02 r
  fifo0/N123 (net)                              5        11.29                          0.00     549.02 r
  fifo0/clk_gate_data_mem_reg_10__2_latch/en (d04cgc01nd0h0)       44.49                5.96 c   554.98 r
  data arrival time                                                                              554.98

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.64     780.64
  clock reconvergence pessimism                                                         0.00     780.64
  clock uncertainty                                                                   -50.00     730.64
  fifo0/clk_gate_data_mem_reg_10__2_latch/clk (d04cgc01nd0h0)                           0.00     730.64 r
  clock gating setup time                                                             -47.06     683.59
  data required time                                                                             683.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.59
  data arrival time                                                                             -554.98
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.60


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_6__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           31.83               57.22 c   401.33 f
  fifo0/addr_wr[4] (net)                        7         7.41                          0.00     401.33 f
  fifo0/U481/b (d04non02ld0c0)                                     32.97                2.58 c   403.92 f
  fifo0/U481/o1 (d04non02ld0c0)                                    58.65               68.19     472.11 r
  fifo0/n2123 (net)                             1         4.43                          0.00     472.11 r
  fifo0/U511/b (d04nab02yd0i0)                                     58.65                1.42 &   473.53 r
  fifo0/U511/out (d04nab02yd0i0)                                   34.51               25.31 c   498.83 f
  fifo0/n3900 (net)                             8        19.82                          0.00     498.83 f
  fifo0/U580/b (d04nob02yn0f0)                                     39.83                7.00 c   505.83 f
  fifo0/U580/out (d04nob02yn0f0)                                   60.10               43.27 c   549.11 r
  fifo0/N127 (net)                              5        16.81                          0.00     549.11 r
  fifo0/clk_gate_data_mem_reg_6__1_latch/en (d04cgc01nd0i0)        63.11                6.45 c   555.55 r
  data arrival time                                                                              555.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.56     786.56
  clock reconvergence pessimism                                                         0.00     786.56
  clock uncertainty                                                                   -50.00     736.56
  fifo0/clk_gate_data_mem_reg_6__1_latch/clk (d04cgc01nd0i0)                            0.00     736.56 r
  clock gating setup time                                                             -52.30     684.26
  data required time                                                                             684.26
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.26
  data arrival time                                                                             -555.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    128.71


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__3_latch/en (d04cgc01nd0i0)       61.37               16.56 c   570.10 r
  data arrival time                                                                              570.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    301.68     801.68
  clock reconvergence pessimism                                                         0.00     801.68
  clock uncertainty                                                                   -50.00     751.68
  fifo2/clk_gate_data_mem_reg_17__3_latch/clk (d04cgc01nd0i0)                           0.00     751.68 r
  clock gating setup time                                                             -52.56     699.12
  data required time                                                                             699.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.12
  data arrival time                                                                             -570.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    129.02


  Startpoint: fifo0/cnt_data_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.15     343.15
  fifo0/cnt_data_reg_4_/clk (d04fyj43yd0b0)                        46.81                0.00     343.15 r
  fifo0/cnt_data_reg_4_/o (d04fyj43yd0b0)                          26.05               53.79 c   396.94 f
  fifo0/cnt_data[4] (net)                       5         5.18                          0.00     396.94 f
  fifo0/U221/b (d04non02wn0b3)                                     26.50                2.29 c   399.22 f
  fifo0/U221/o1 (d04non02wn0b3)                                    34.94               55.19     454.41 r
  fifo0/n7 (net)                                1         0.92                          0.00     454.41 r
  fifo0/place41/a (d04nan02yn0b6)                                  34.94                0.10 &   454.51 r
  fifo0/place41/o1 (d04nan02yn0b6)                                 34.44               27.69 c   482.20 f
  fifo0/n1970 (net)                             1         5.20                          0.00     482.20 f
  fifo0/U470/a (d04ann02yd0k0)                                     36.64                3.68 c   485.89 f
  fifo0/U470/o (d04ann02yd0k0)                                     18.27               31.59 c   517.48 f
  fifo0/n2127 (net)                            12        30.55                          0.00     517.48 f
  fifo0/clk_gate_data_rd_reg_latch/en (d04cgc01nd0h0)              39.93               20.64 c   538.12 f
  data arrival time                                                                              538.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    283.25     783.25
  clock reconvergence pessimism                                                         0.00     783.25
  clock uncertainty                                                                   -50.00     733.25
  fifo0/clk_gate_data_rd_reg_latch/clk (d04cgc01nd0h0)                                  0.00     733.25 r
  clock gating setup time                                                             -65.97     667.28
  data required time                                                                             667.28
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.28
  data arrival time                                                                             -538.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    129.16


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__4_latch/en (d04cgc01nd0h0)        34.75               15.65 c   572.95 r
  data arrival time                                                                              572.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.27     796.27
  clock reconvergence pessimism                                                         0.00     796.27
  clock uncertainty                                                                   -50.00     746.27
  fifo2/clk_gate_data_mem_reg_3__4_latch/clk (d04cgc01nd0h0)                            0.00     746.27 r
  clock gating setup time                                                             -43.73     702.54
  data required time                                                                             702.54
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.54
  data arrival time                                                                             -572.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    129.59


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U25/b (d04non02yd0f7)                                      79.62                1.85 c   501.74 r
  fifo0/U25/o1 (d04non02yd0f7)                                     37.81               29.65 c   531.40 f
  fifo0/N108 (net)                              5        21.78                          0.00     531.40 f
  fifo0/clk_gate_data_mem_reg_25__3_latch/en (d04cgc01nd0h0)       43.02                6.38 c   537.78 f
  data arrival time                                                                              537.78

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    284.13     784.13
  clock reconvergence pessimism                                                         0.00     784.13
  clock uncertainty                                                                   -50.00     734.13
  fifo0/clk_gate_data_mem_reg_25__3_latch/clk (d04cgc01nd0h0)                           0.00     734.13 r
  clock gating setup time                                                             -66.19     667.93
  data required time                                                                             667.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.93
  data arrival time                                                                             -537.78
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.16


  Startpoint: fifo2/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_26__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.41     332.41
  fifo2/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.12                0.00     332.41 r
  fifo2/addr_wr_reg_1_/o (d04fyj43yd0b0)                          105.53               90.08 c   422.49 r
  fifo2/addr_wr[1] (net)                        9        14.17                          0.00     422.49 r
  fifo2/place267/a (d04inn00ln0a5)                                106.29                1.19 c   423.68 r
  fifo2/place267/o1 (d04inn00ln0a5)                                51.29               65.83     489.51 f
  fifo2/n10603 (net)                            3         3.69                          0.00     489.51 f
  fifo2/U1901/b (d04non02yn0d0)                                    51.29                1.09 &   490.60 f
  fifo2/U1901/o1 (d04non02yn0d0)                                   29.66               33.00 c   523.60 r
  fifo2/n753 (net)                              3         4.18                          0.00     523.60 r
  fifo2/post_place618/a (d04inn00ynub3)                            29.69                0.60 c   524.19 r
  fifo2/post_place618/o1 (d04inn00ynub3)                           29.40               23.65 c   547.84 f
  fifo2/n5562 (net)                             1         6.31                          0.00     547.84 f
  fifo2/post_place619/a (d04non02yd0h5)                            31.80                7.07 c   554.91 f
  fifo2/post_place619/o1 (d04non02yd0h5)                           39.94               26.33 c   581.24 r
  fifo2/n5563 (net)                             9        23.63                          0.00     581.24 r
  fifo2/clk_gate_data_mem_reg_26__1_latch/en (d04cgc01nd0i0)       41.76                1.13 c   582.38 r
  data arrival time                                                                              582.38

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.67     809.67
  clock reconvergence pessimism                                                         0.00     809.67
  clock uncertainty                                                                   -50.00     759.67
  fifo2/clk_gate_data_mem_reg_26__1_latch/clk (d04cgc01nd0i0)                           0.00     759.67 r
  clock gating setup time                                                             -46.55     713.12
  data required time                                                                             713.12
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             713.12
  data arrival time                                                                             -582.38
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.74


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__7_latch/en (d04cgc01nd0h0)        42.44               16.84 c   575.05 f
  data arrival time                                                                              575.05

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    318.46     818.46
  clock reconvergence pessimism                                                         0.00     818.46
  clock uncertainty                                                                   -50.00     768.46
  fifo2/clk_gate_data_mem_reg_0__7_latch/clk (d04cgc01nd0h0)                            0.00     768.46 r
  clock gating setup time                                                             -62.67     705.79
  data required time                                                                             705.79
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.79
  data arrival time                                                                             -575.05
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    130.74


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__3_latch/en (d04cgc01nd0h0)        34.75               15.65 c   572.95 r
  data arrival time                                                                              572.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    297.96     797.96
  clock reconvergence pessimism                                                         0.00     797.96
  clock uncertainty                                                                   -50.00     747.96
  fifo2/clk_gate_data_mem_reg_3__3_latch/clk (d04cgc01nd0h0)                            0.00     747.96 r
  clock gating setup time                                                             -43.88     704.09
  data required time                                                                             704.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.09
  data arrival time                                                                             -572.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.14


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__5_latch/en (d04cgc01nd0i0)       24.18                8.19 c   559.76 f
  data arrival time                                                                              559.76

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    295.12     795.12
  clock reconvergence pessimism                                                         0.00     795.12
  clock uncertainty                                                                   -50.00     745.12
  fifo2/clk_gate_data_mem_reg_13__5_latch/clk (d04cgc01nd0i0)                           0.00     745.12 r
  clock gating setup time                                                             -54.19     690.93
  data required time                                                                             690.93
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             690.93
  data arrival time                                                                             -559.76
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.16


  Startpoint: fifo0/cnt_data_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.15     343.15
  fifo0/cnt_data_reg_4_/clk (d04fyj43yd0b0)                        46.81                0.00     343.15 r
  fifo0/cnt_data_reg_4_/o (d04fyj43yd0b0)                          26.05               53.79 c   396.94 f
  fifo0/cnt_data[4] (net)                       5         5.18                          0.00     396.94 f
  fifo0/U221/b (d04non02wn0b3)                                     26.50                2.29 c   399.22 f
  fifo0/U221/o1 (d04non02wn0b3)                                    34.94               55.19     454.41 r
  fifo0/n7 (net)                                1         0.92                          0.00     454.41 r
  fifo0/place41/a (d04nan02yn0b6)                                  34.94                0.10 &   454.51 r
  fifo0/place41/o1 (d04nan02yn0b6)                                 34.44               27.69 c   482.20 f
  fifo0/n1970 (net)                             1         5.20                          0.00     482.20 f
  fifo0/U470/a (d04ann02yd0k0)                                     36.64                3.68 c   485.89 f
  fifo0/U470/o (d04ann02yd0k0)                                     18.27               31.59 c   517.48 f
  fifo0/n2127 (net)                            12        30.55                          0.00     517.48 f
  fifo0/clk_gate_data_rd_reg_1_latch/en (d04cgc01nd0h0)            39.68               18.34 c   535.81 f
  data arrival time                                                                              535.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.79     782.79
  clock reconvergence pessimism                                                         0.00     782.79
  clock uncertainty                                                                   -50.00     732.79
  fifo0/clk_gate_data_rd_reg_1_latch/clk (d04cgc01nd0h0)                                0.00     732.79 r
  clock gating setup time                                                             -65.79     667.01
  data required time                                                                             667.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.01
  data arrival time                                                                             -535.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.19


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place622/a (d04ann02yn0e0)                            79.65               24.57 c   515.13 f
  fifo2/post_place622/o (d04ann02yn0e0)                            15.25               42.47 c   557.60 f
  fifo2/N214 (net)                              4         7.92                          0.00     557.60 f
  fifo2/clk_gate_data_mem_reg_8__7_latch/en (d04cgc01nd0h0)        20.39                4.00 c   561.61 f
  data arrival time                                                                              561.61

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.21     798.21
  clock reconvergence pessimism                                                         0.00     798.21
  clock uncertainty                                                                   -50.00     748.21
  fifo2/clk_gate_data_mem_reg_8__7_latch/clk (d04cgc01nd0h0)                            0.00     748.21 r
  clock gating setup time                                                             -55.41     692.81
  data required time                                                                             692.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.81
  data arrival time                                                                             -561.61
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.20


  Startpoint: fifo0/cnt_data_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.15     343.15
  fifo0/cnt_data_reg_4_/clk (d04fyj43yd0b0)                        46.81                0.00     343.15 r
  fifo0/cnt_data_reg_4_/o (d04fyj43yd0b0)                          26.05               53.79 c   396.94 f
  fifo0/cnt_data[4] (net)                       5         5.18                          0.00     396.94 f
  fifo0/U221/b (d04non02wn0b3)                                     26.50                2.29 c   399.22 f
  fifo0/U221/o1 (d04non02wn0b3)                                    34.94               55.19     454.41 r
  fifo0/n7 (net)                                1         0.92                          0.00     454.41 r
  fifo0/place41/a (d04nan02yn0b6)                                  34.94                0.10 &   454.51 r
  fifo0/place41/o1 (d04nan02yn0b6)                                 34.44               27.69 c   482.20 f
  fifo0/n1970 (net)                             1         5.20                          0.00     482.20 f
  fifo0/U470/a (d04ann02yd0k0)                                     36.64                3.68 c   485.89 f
  fifo0/U470/o (d04ann02yd0k0)                                     18.27               31.59 c   517.48 f
  fifo0/n2127 (net)                            12        30.55                          0.00     517.48 f
  fifo0/clk_gate_data_rd_reg_0_latch/en (d04cgc01nd0i0)            39.65               18.18 c   535.65 f
  data arrival time                                                                              535.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    282.77     782.77
  clock reconvergence pessimism                                                         0.00     782.77
  clock uncertainty                                                                   -50.00     732.77
  fifo0/clk_gate_data_rd_reg_0_latch/clk (d04cgc01nd0i0)                                0.00     732.77 r
  clock gating setup time                                                             -65.64     667.13
  data required time                                                                             667.13
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             667.13
  data arrival time                                                                             -535.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.48


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_11__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/place996/a (d04non02yn0f0)                                 29.25                4.13 c   514.76 r
  fifo2/place996/o1 (d04non02yn0f0)                                12.62               12.76 c   527.52 f
  fifo2/n4147 (net)                             1         3.73                          0.00     527.52 f
  fifo2/place1267/a (d04bfn00yduk0)                                13.58                2.15 c   529.67 f
  fifo2/place1267/o (d04bfn00yduk0)                                10.47               20.63 c   550.30 f
  fifo2/n4623 (net)                             9        24.62                          0.00     550.30 f
  fifo2/clk_gate_data_mem_reg_11__5_latch/en (d04cgc01nd0h0)       33.28                9.82 c   560.12 f
  data arrival time                                                                              560.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    301.95     801.95
  clock reconvergence pessimism                                                         0.00     801.95
  clock uncertainty                                                                   -50.00     751.95
  fifo2/clk_gate_data_mem_reg_11__5_latch/clk (d04cgc01nd0h0)                           0.00     751.95 r
  clock gating setup time                                                             -60.11     691.84
  data required time                                                                             691.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.84
  data arrival time                                                                             -560.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.72


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__2_latch/en (d04cgc01nd0h0)        41.92               13.70 c   549.13 f
  data arrival time                                                                              549.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.25     796.25
  clock reconvergence pessimism                                                         0.00     796.25
  clock uncertainty                                                                   -50.00     746.25
  fifo2/clk_gate_data_mem_reg_9__2_latch/clk (d04cgc01nd0h0)                            0.00     746.25 r
  clock gating setup time                                                             -65.35     680.90
  data required time                                                                             680.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             680.90
  data arrival time                                                                             -549.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.77


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__2_latch/en (d04cgc01nd0h0)        34.07               13.54 c   570.83 r
  data arrival time                                                                              570.83

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    296.14     796.14
  clock reconvergence pessimism                                                         0.00     796.14
  clock uncertainty                                                                   -50.00     746.14
  fifo2/clk_gate_data_mem_reg_3__2_latch/clk (d04cgc01nd0h0)                            0.00     746.14 r
  clock gating setup time                                                             -43.47     702.67
  data required time                                                                             702.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.67
  data arrival time                                                                             -570.83
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.84


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/post_place620/b (d04ann02yd0k0)                             9.90                0.72 c   539.38 r
  fifo2/post_place620/o (d04ann02yd0k0)                            20.51               25.59 c   564.97 r
  fifo2/n5564 (net)                             5        21.65                          0.00     564.97 r
  fifo2/clk_gate_data_mem_reg_16__5_latch/en (d04cgc01nd0h0)       37.97                8.97 c   573.94 r
  data arrival time                                                                              573.94

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.52     799.52
  clock reconvergence pessimism                                                         0.00     799.52
  clock uncertainty                                                                   -50.00     749.52
  fifo2/clk_gate_data_mem_reg_16__5_latch/clk (d04cgc01nd0h0)                           0.00     749.52 r
  clock gating setup time                                                             -43.62     705.90
  data required time                                                                             705.90
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.90
  data arrival time                                                                             -573.94
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    131.96


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U597/b (d04non02yd0h5)                                     45.86               13.27 c   524.21 f
  fifo0/U597/o1 (d04non02yd0h5)                                    42.87               31.04 c   555.25 r
  fifo0/N122 (net)                              5        18.52                          0.00     555.25 r
  fifo0/clk_gate_data_mem_reg_11__3_latch/en (d04cgc01nd0h0)       44.12                2.04 c   557.29 r
  data arrival time                                                                              557.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.50     786.50
  clock reconvergence pessimism                                                         0.00     786.50
  clock uncertainty                                                                   -50.00     736.50
  fifo0/clk_gate_data_mem_reg_11__3_latch/clk (d04cgc01nd0h0)                           0.00     736.50 r
  clock gating setup time                                                             -47.00     689.50
  data required time                                                                             689.50
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             689.50
  data arrival time                                                                             -557.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.22


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__2_latch/en (d04cgc01nd0h0)        70.45               15.54 c   551.25 r
  data arrival time                                                                              551.25

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.55     785.55
  clock reconvergence pessimism                                                         0.00     785.55
  clock uncertainty                                                                   -50.00     735.55
  fifo2/clk_gate_data_mem_reg_7__2_latch/clk (d04cgc01nd0h0)                            0.00     735.55 r
  clock gating setup time                                                             -51.78     683.77
  data required time                                                                             683.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.77
  data arrival time                                                                             -551.25
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.52


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__0_latch/en (d04cgc01nd0h0)        86.67               40.73 c   576.45 r
  data arrival time                                                                              576.45

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    315.90     815.90
  clock reconvergence pessimism                                                         0.00     815.90
  clock uncertainty                                                                   -50.00     765.90
  fifo2/clk_gate_data_mem_reg_7__0_latch/clk (d04cgc01nd0h0)                            0.00     765.90 r
  clock gating setup time                                                             -56.67     709.23
  data required time                                                                             709.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.23
  data arrival time                                                                             -576.45
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.78


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_21__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place1237/a (d04bfn00ynud5)                                15.79                1.04 &   496.06 f
  fifo2/place1237/o (d04bfn00ynud5)                                14.34               23.20 c   519.26 f
  fifo2/n4595 (net)                             2         9.63                          0.00     519.26 f
  fifo2/U849/a (d04orn02yd0f7)                                     15.49                0.60 c   519.86 f
  fifo2/U849/o (d04orn02yd0f7)                                     19.93               33.43 c   553.29 f
  fifo2/n3781 (net)                             3        17.33                          0.00     553.29 f
  fifo2/place1000/a (d04inn00yduo7)                                34.19               10.07 c   563.36 f
  fifo2/place1000/o1 (d04inn00yduo7)                               15.56               16.43 c   579.79 r
  fifo2/n4151 (net)                             4        14.66                          0.00     579.79 r
  fifo2/clk_gate_data_mem_reg_21__5_latch/en (d04cgc01nd0h0)       22.99                5.84 c   585.63 r
  data arrival time                                                                              585.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.76     807.76
  clock reconvergence pessimism                                                         0.00     807.76
  clock uncertainty                                                                   -50.00     757.76
  fifo2/clk_gate_data_mem_reg_21__5_latch/clk (d04cgc01nd0h0)                           0.00     757.76 r
  clock gating setup time                                                             -39.17     718.59
  data required time                                                                             718.59
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             718.59
  data arrival time                                                                             -585.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.96


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__latch/en (d04cgc01nd0i0)         28.57               15.12 c   566.70 f
  data arrival time                                                                              566.70

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.41     809.41
  clock reconvergence pessimism                                                         0.00     809.41
  clock uncertainty                                                                   -50.00     759.41
  fifo2/clk_gate_data_mem_reg_13__latch/clk (d04cgc01nd0i0)                             0.00     759.41 r
  clock gating setup time                                                             -59.74     699.67
  data required time                                                                             699.67
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.67
  data arrival time                                                                             -566.70
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    132.97


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/post_place620/b (d04ann02yd0k0)                             9.90                0.72 c   539.38 r
  fifo2/post_place620/o (d04ann02yd0k0)                            20.51               25.59 c   564.97 r
  fifo2/n5564 (net)                             5        21.65                          0.00     564.97 r
  fifo2/clk_gate_data_mem_reg_16__6_latch/en (d04cgc01nd0h0)       28.66               10.40 c   575.37 r
  data arrival time                                                                              575.37

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.19     800.19
  clock reconvergence pessimism                                                         0.00     800.19
  clock uncertainty                                                                   -50.00     750.19
  fifo2/clk_gate_data_mem_reg_16__6_latch/clk (d04cgc01nd0h0)                           0.00     750.19 r
  clock gating setup time                                                             -41.68     708.51
  data required time                                                                             708.51
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.51
  data arrival time                                                                             -575.37
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.13


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__6_latch/en (d04cgc01nd0h0)        46.40               19.72 c   555.15 f
  data arrival time                                                                              555.15

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.64     805.64
  clock reconvergence pessimism                                                         0.00     805.64
  clock uncertainty                                                                   -50.00     755.64
  fifo2/clk_gate_data_mem_reg_9__6_latch/clk (d04cgc01nd0h0)                            0.00     755.64 r
  clock gating setup time                                                             -67.33     688.32
  data required time                                                                             688.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.32
  data arrival time                                                                             -555.15
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.16


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__0_latch/en (d04cgc01nd0h0)       26.34               10.19 c   561.77 f
  data arrival time                                                                              561.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.70     803.70
  clock reconvergence pessimism                                                         0.00     803.70
  clock uncertainty                                                                   -50.00     753.70
  fifo2/clk_gate_data_mem_reg_13__0_latch/clk (d04cgc01nd0h0)                           0.00     753.70 r
  clock gating setup time                                                             -58.73     694.97
  data required time                                                                             694.97
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.97
  data arrival time                                                                             -561.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.20


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_16__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place998/a (d04inn00yduo7)                                 22.38                4.96 c   526.29 f
  fifo2/place998/o1 (d04inn00yduo7)                                 9.80               12.37 c   538.66 r
  fifo2/n4148 (net)                             3         9.33                          0.00     538.66 r
  fifo2/post_place620/b (d04ann02yd0k0)                             9.90                0.72 c   539.38 r
  fifo2/post_place620/o (d04ann02yd0k0)                            20.51               25.59 c   564.97 r
  fifo2/n5564 (net)                             5        21.65                          0.00     564.97 r
  fifo2/clk_gate_data_mem_reg_16__7_latch/en (d04cgc01nd0h0)       28.49                9.32 c   574.29 r
  data arrival time                                                                              574.29

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.52     799.52
  clock reconvergence pessimism                                                         0.00     799.52
  clock uncertainty                                                                   -50.00     749.52
  fifo2/clk_gate_data_mem_reg_16__7_latch/clk (d04cgc01nd0h0)                           0.00     749.52 r
  clock gating setup time                                                             -41.70     707.81
  data required time                                                                             707.81
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.81
  data arrival time                                                                             -574.29
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.52


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place589/a (d04inn00ynuf5)                            16.86                0.73 c   481.90 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                           23.13               14.10 c   496.01 f
  fifo2/n4585 (net)                             3        25.53                          0.00     496.01 f
  fifo2/post_place579/a (d04inn00yduq0)                            28.63                4.79 c   500.80 f
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.64               14.98 c   515.77 r
  fifo2/n5877 (net)                             5        23.28                          0.00     515.77 r
  fifo2/post_place578/b (d04non02yd0h5)                            18.86                2.91 c   518.68 r
  fifo2/post_place578/o1 (d04non02yd0h5)                           18.92               12.50 c   531.18 f
  fifo2/n5516 (net)                             5        15.97                          0.00     531.18 f
  fifo2/clk_gate_data_mem_reg_15__4_latch/en (d04cgc01nd0h0)       41.38               20.05 c   551.23 f
  data arrival time                                                                              551.23

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.85     800.85
  clock reconvergence pessimism                                                         0.00     800.85
  clock uncertainty                                                                   -50.00     750.85
  fifo2/clk_gate_data_mem_reg_15__4_latch/clk (d04cgc01nd0h0)                           0.00     750.85 r
  clock gating setup time                                                             -66.08     684.77
  data required time                                                                             684.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             684.77
  data arrival time                                                                             -551.23
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.54


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U593/b (d04nob02yn0f0)                                     35.89                3.06 c   514.00 f
  fifo0/U593/out (d04nob02yn0f0)                                   42.05               35.02 c   549.02 r
  fifo0/N123 (net)                              5        11.29                          0.00     549.02 r
  fifo0/clk_gate_data_mem_reg_10__3_latch/en (d04cgc01nd0h0)       42.56                1.06 c   550.08 r
  data arrival time                                                                              550.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    281.16     781.16
  clock reconvergence pessimism                                                         0.00     781.16
  clock uncertainty                                                                   -50.00     731.16
  fifo0/clk_gate_data_mem_reg_10__3_latch/clk (d04cgc01nd0h0)                           0.00     731.16 r
  clock gating setup time                                                             -47.30     683.86
  data required time                                                                             683.86
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             683.86
  data arrival time                                                                             -550.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    133.78


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__5_latch/en (d04cgc01nd0h0)       63.91               11.98 c   564.58 r
  data arrival time                                                                              564.58

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.49     799.49
  clock reconvergence pessimism                                                         0.00     799.49
  clock uncertainty                                                                   -50.00     749.49
  fifo2/clk_gate_data_mem_reg_23__5_latch/clk (d04cgc01nd0h0)                           0.00     749.49 r
  clock gating setup time                                                             -50.78     698.71
  data required time                                                                             698.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.71
  data arrival time                                                                             -564.58
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.13


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__3_latch/en (d04cgc01nd0e0)        70.47               15.62 c   551.33 r
  data arrival time                                                                              551.33

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    285.28     785.28
  clock reconvergence pessimism                                                         0.00     785.28
  clock uncertainty                                                                   -50.00     735.28
  fifo2/clk_gate_data_mem_reg_7__3_latch/clk (d04cgc01nd0e0)                            0.00     735.28 r
  clock gating setup time                                                             -49.11     686.17
  data required time                                                                             686.17
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.17
  data arrival time                                                                             -551.33
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.83


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__2_latch/en (d04cgc01nd0h0)       24.08                7.94 c   559.52 f
  data arrival time                                                                              559.52

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.33     802.33
  clock reconvergence pessimism                                                         0.00     802.33
  clock uncertainty                                                                   -50.00     752.33
  fifo2/clk_gate_data_mem_reg_13__2_latch/clk (d04cgc01nd0h0)                           0.00     752.33 r
  clock gating setup time                                                             -57.87     694.46
  data required time                                                                             694.46
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.46
  data arrival time                                                                             -559.52
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.94


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_9__3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U605/a (d04non02yd0f7)                                     45.86               13.26 c   524.20 f
  fifo0/U605/o1 (d04non02yd0f7)                                    33.32               31.88 c   556.08 r
  fifo0/N124 (net)                              5        10.64                          0.00     556.08 r
  fifo0/clk_gate_data_mem_reg_9__3_latch/en (d04cgc01nd0i0)        33.53                1.27 c   557.35 r
  data arrival time                                                                              557.35

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    287.09     787.09
  clock reconvergence pessimism                                                         0.00     787.09
  clock uncertainty                                                                   -50.00     737.09
  fifo0/clk_gate_data_mem_reg_9__3_latch/clk (d04cgc01nd0i0)                            0.00     737.09 r
  clock gating setup time                                                             -44.76     692.33
  data required time                                                                             692.33
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.33
  data arrival time                                                                             -557.35
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    134.97


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__6_latch/en (d04cgc01nd0h0)       61.34               10.99 c   563.59 r
  data arrival time                                                                              563.59

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.05     800.05
  clock reconvergence pessimism                                                         0.00     800.05
  clock uncertainty                                                                   -50.00     750.05
  fifo2/clk_gate_data_mem_reg_23__6_latch/clk (d04cgc01nd0h0)                           0.00     750.05 r
  clock gating setup time                                                             -51.25     698.80
  data required time                                                                             698.80
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.80
  data arrival time                                                                             -563.59
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.21


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_4__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           31.83               57.22 c   401.33 f
  fifo0/addr_wr[4] (net)                        7         7.41                          0.00     401.33 f
  fifo0/U481/b (d04non02ld0c0)                                     32.97                2.58 c   403.92 f
  fifo0/U481/o1 (d04non02ld0c0)                                    58.65               68.19     472.11 r
  fifo0/n2123 (net)                             1         4.43                          0.00     472.11 r
  fifo0/U511/b (d04nab02yd0i0)                                     58.65                1.42 &   473.53 r
  fifo0/U511/out (d04nab02yd0i0)                                   34.51               25.31 c   498.83 f
  fifo0/n3900 (net)                             8        19.82                          0.00     498.83 f
  fifo0/U596/b (d04nob02yn0d0)                                     40.21                7.66 c   506.50 f
  fifo0/U596/out (d04nob02yn0d0)                                   38.93               33.74 c   540.24 r
  fifo0/N129 (net)                              2         6.54                          0.00     540.24 r
  fifo0/clk_gate_data_mem_reg_4__1_latch/en (d04cgc01nd0i0)        39.78                1.90 c   542.13 r
  data arrival time                                                                              542.13

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.52     773.52
  clock reconvergence pessimism                                                         0.00     773.52
  clock uncertainty                                                                   -50.00     723.52
  fifo0/clk_gate_data_mem_reg_4__1_latch/clk (d04cgc01nd0i0)                            0.00     723.52 r
  clock gating setup time                                                             -46.12     677.41
  data required time                                                                             677.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             677.41
  data arrival time                                                                             -542.13
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.27


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_13__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/U598/b (d04non02yd0f7)                                     30.00                5.16 c   515.78 r
  fifo2/U598/o1 (d04non02yd0f7)                                    10.87               11.99     527.77 f
  fifo2/N204 (net)                              1         2.68                          0.00     527.77 f
  fifo2/route18/a (d04bfn00yduo0)                                  10.87                0.39 &   528.17 f
  fifo2/route18/o (d04bfn00yduo0)                                  14.34               23.41 c   551.57 f
  fifo2/n12578 (net)                            9        30.49                          0.00     551.57 f
  fifo2/clk_gate_data_mem_reg_13__1_latch/en (d04cgc01nd0h0)       23.88                7.49 c   559.06 f
  data arrival time                                                                              559.06

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.30     802.30
  clock reconvergence pessimism                                                         0.00     802.30
  clock uncertainty                                                                   -50.00     752.30
  fifo2/clk_gate_data_mem_reg_13__1_latch/clk (d04cgc01nd0h0)                           0.00     752.30 r
  clock gating setup time                                                             -57.77     694.53
  data required time                                                                             694.53
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             694.53
  data arrival time                                                                             -559.06
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.46


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_25__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U25/b (d04non02yd0f7)                                      79.62                1.85 c   501.74 r
  fifo0/U25/o1 (d04non02yd0f7)                                     37.81               29.65 c   531.40 f
  fifo0/N108 (net)                              5        21.78                          0.00     531.40 f
  fifo0/clk_gate_data_mem_reg_25__1_latch/en (d04cgc01nd0i0)       40.87                3.95 c   535.34 f
  data arrival time                                                                              535.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    286.46     786.46
  clock reconvergence pessimism                                                         0.00     786.46
  clock uncertainty                                                                   -50.00     736.46
  fifo0/clk_gate_data_mem_reg_25__1_latch/clk (d04cgc01nd0i0)                           0.00     736.46 r
  clock gating setup time                                                             -65.64     670.82
  data required time                                                                             670.82
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.82
  data arrival time                                                                             -535.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.48


  Startpoint: fifo0/addr_wr_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_17__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.11     344.11
  fifo0/addr_wr_reg_4_/clk (d04fyj43yd0b0)                         47.19                0.00     344.11 r
  fifo0/addr_wr_reg_4_/o (d04fyj43yd0b0)                           74.38               75.15 c   419.26 r
  fifo0/addr_wr[4] (net)                        7         9.19                          0.00     419.26 r
  fifo0/U575/b (d04nab02wn0b0)                                     75.12                1.32 c   420.58 r
  fifo0/U575/out (d04nab02wn0b0)                                   57.78               78.86     499.44 f
  fifo0/n3000 (net)                             1         2.04                          0.00     499.44 f
  fifo0/U576/a (d04nab02yd0i0)                                     57.78                0.31 &   499.75 f
  fifo0/U576/out (d04nab02yd0i0)                                   26.62               40.84 c   540.59 f
  fifo0/n3700 (net)                             8        18.84                          0.00     540.59 f
  fifo0/U603/a (d04non02yn0f0)                                     34.86                8.91 c   549.51 f
  fifo0/U603/o1 (d04non02yn0f0)                                    34.38               26.81 c   576.32 r
  fifo0/N116 (net)                              4         8.04                          0.00     576.32 r
  fifo0/clk_gate_data_mem_reg_17__2_latch/en (d04cgc01nd0h0)       36.47                5.56 c   581.88 r
  data arrival time                                                                              581.88

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.57     810.57
  clock reconvergence pessimism                                                         0.00     810.57
  clock uncertainty                                                                   -50.00     760.57
  fifo0/clk_gate_data_mem_reg_17__2_latch/clk (d04cgc01nd0h0)                           0.00     760.57 r
  clock gating setup time                                                             -43.17     717.41
  data required time                                                                             717.41
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             717.41
  data arrival time                                                                             -581.88
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.53


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place589/a (d04inn00ynuf5)                            16.86                0.73 c   481.90 r
  fifo2/post_place589/o1 (d04inn00ynuf5)                           23.13               14.10 c   496.01 f
  fifo2/n4585 (net)                             3        25.53                          0.00     496.01 f
  fifo2/post_place579/a (d04inn00yduq0)                            28.63                4.79 c   500.80 f
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.64               14.98 c   515.77 r
  fifo2/n5877 (net)                             5        23.28                          0.00     515.77 r
  fifo2/post_place578/b (d04non02yd0h5)                            18.86                2.91 c   518.68 r
  fifo2/post_place578/o1 (d04non02yd0h5)                           18.92               12.50 c   531.18 f
  fifo2/n5516 (net)                             5        15.97                          0.00     531.18 f
  fifo2/clk_gate_data_mem_reg_15__2_latch/en (d04cgc01nd0h0)       41.31               19.76 c   550.95 f
  data arrival time                                                                              550.95

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.39     802.39
  clock reconvergence pessimism                                                         0.00     802.39
  clock uncertainty                                                                   -50.00     752.39
  fifo2/clk_gate_data_mem_reg_15__2_latch/clk (d04cgc01nd0h0)                           0.00     752.39 r
  clock gating setup time                                                             -65.52     686.87
  data required time                                                                             686.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             686.87
  data arrival time                                                                             -550.95
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.92


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__1_latch/en (d04cgc01nd0h0)       59.70               15.29 c   573.97 r
  data arrival time                                                                              573.97

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.89     810.89
  clock reconvergence pessimism                                                         0.00     810.89
  clock uncertainty                                                                   -50.00     760.89
  fifo2/clk_gate_data_mem_reg_19__1_latch/clk (d04cgc01nd0h0)                           0.00     760.89 r
  clock gating setup time                                                             -50.94     709.96
  data required time                                                                             709.96
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.96
  data arrival time                                                                             -573.97
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    135.99


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__latch/en (d04cgc01nd0i0)          43.36               22.36 c   579.65 r
  data arrival time                                                                              579.65

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.48     813.48
  clock reconvergence pessimism                                                         0.00     813.48
  clock uncertainty                                                                   -50.00     763.48
  fifo2/clk_gate_data_mem_reg_3__latch/clk (d04cgc01nd0i0)                              0.00     763.48 r
  clock gating setup time                                                             -47.80     715.68
  data required time                                                                             715.68
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             715.68
  data arrival time                                                                             -579.65
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.02


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place622/a (d04ann02yn0e0)                            79.65               24.57 c   515.13 f
  fifo2/post_place622/o (d04ann02yn0e0)                            15.25               42.47 c   557.60 f
  fifo2/N214 (net)                              4         7.92                          0.00     557.60 f
  fifo2/clk_gate_data_mem_reg_8__latch/en (d04cgc01nd0h0)          22.91                9.30 c   566.90 f
  data arrival time                                                                              566.90

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.91     809.91
  clock reconvergence pessimism                                                         0.00     809.91
  clock uncertainty                                                                   -50.00     759.91
  fifo2/clk_gate_data_mem_reg_8__latch/clk (d04cgc01nd0h0)                              0.00     759.91 r
  clock gating setup time                                                             -56.91     703.01
  data required time                                                                             703.01
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.01
  data arrival time                                                                             -566.90
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.11


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__0_latch/en (d04cgc01nd0h0)       62.73               13.74 c   566.34 r
  data arrival time                                                                              566.34

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.04     804.04
  clock reconvergence pessimism                                                         0.00     804.04
  clock uncertainty                                                                   -50.00     754.04
  fifo2/clk_gate_data_mem_reg_23__0_latch/clk (d04cgc01nd0h0)                           0.00     754.04 r
  clock gating setup time                                                             -51.47     702.57
  data required time                                                                             702.57
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.57
  data arrival time                                                                             -566.34
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.23


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__7_latch/en (d04cgc01nd0h0)       60.72                9.41 c   562.01 r
  data arrival time                                                                              562.01

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    299.48     799.48
  clock reconvergence pessimism                                                         0.00     799.48
  clock uncertainty                                                                   -50.00     749.48
  fifo2/clk_gate_data_mem_reg_23__7_latch/clk (d04cgc01nd0h0)                           0.00     749.48 r
  clock gating setup time                                                             -51.19     698.29
  data required time                                                                             698.29
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             698.29
  data arrival time                                                                             -562.01
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.27


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place622/a (d04ann02yn0e0)                            79.65               24.57 c   515.13 f
  fifo2/post_place622/o (d04ann02yn0e0)                            15.25               42.47 c   557.60 f
  fifo2/N214 (net)                              4         7.92                          0.00     557.60 f
  fifo2/clk_gate_data_mem_reg_8__0_latch/en (d04cgc01nd0h0)        22.89                8.97 c   566.57 f
  data arrival time                                                                              566.57

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.07     810.07
  clock reconvergence pessimism                                                         0.00     810.07
  clock uncertainty                                                                   -50.00     760.07
  fifo2/clk_gate_data_mem_reg_8__0_latch/clk (d04cgc01nd0h0)                            0.00     760.07 r
  clock gating setup time                                                             -56.93     703.14
  data required time                                                                             703.14
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.14
  data arrival time                                                                             -566.57
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.56


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place578/b (d04non02yd0h5)                            19.39                2.56 c   524.65 f
  fifo2/post_place578/o1 (d04non02yd0h5)                           35.13               18.58 c   543.23 r
  fifo2/n5516 (net)                             5        16.06                          0.00     543.23 r
  fifo2/clk_gate_data_mem_reg_15__7_latch/en (d04cgc01nd0h0)       48.16               12.58 c   555.81 r
  data arrival time                                                                              555.81

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.93     790.93
  clock reconvergence pessimism                                                         0.00     790.93
  clock uncertainty                                                                   -50.00     740.93
  fifo2/clk_gate_data_mem_reg_15__7_latch/clk (d04cgc01nd0h0)                           0.00     740.93 r
  clock gating setup time                                                             -48.41     692.52
  data required time                                                                             692.52
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             692.52
  data arrival time                                                                             -555.81
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    136.72


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place578/b (d04non02yd0h5)                            19.39                2.56 c   524.65 f
  fifo2/post_place578/o1 (d04non02yd0h5)                           35.13               18.58 c   543.23 r
  fifo2/n5516 (net)                             5        16.06                          0.00     543.23 r
  fifo2/clk_gate_data_mem_reg_15__5_latch/en (d04cgc01nd0h0)       53.53               22.59 c   565.82 r
  data arrival time                                                                              565.82

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.15     802.15
  clock reconvergence pessimism                                                         0.00     802.15
  clock uncertainty                                                                   -50.00     752.15
  fifo2/clk_gate_data_mem_reg_15__5_latch/clk (d04cgc01nd0h0)                           0.00     752.15 r
  clock gating setup time                                                             -49.30     702.85
  data required time                                                                             702.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             702.85
  data arrival time                                                                             -565.82
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    137.03


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__5_latch/en (d04cgc01nd0h0)        77.94               23.91 c   559.63 r
  data arrival time                                                                              559.63

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.02     802.02
  clock reconvergence pessimism                                                         0.00     802.02
  clock uncertainty                                                                   -50.00     752.02
  fifo2/clk_gate_data_mem_reg_7__5_latch/clk (d04cgc01nd0h0)                            0.00     752.02 r
  clock gating setup time                                                             -54.11     697.91
  data required time                                                                             697.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             697.91
  data arrival time                                                                             -559.63
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.28


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__latch/en (d04cgc01nd0h0)          46.50               19.98 c   555.41 f
  data arrival time                                                                              555.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.41     810.41
  clock reconvergence pessimism                                                         0.00     810.41
  clock uncertainty                                                                   -50.00     760.41
  fifo2/clk_gate_data_mem_reg_9__latch/clk (d04cgc01nd0h0)                              0.00     760.41 r
  clock gating setup time                                                             -66.50     693.91
  data required time                                                                             693.91
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             693.91
  data arrival time                                                                             -555.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.50


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_23__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U991/b (d04non02yd0h5)                                     20.57                2.13 c   523.46 f
  fifo2/U991/o1 (d04non02yd0h5)                                    54.53               29.14 c   552.60 r
  fifo2/n3755 (net)                             9        30.29                          0.00     552.60 r
  fifo2/clk_gate_data_mem_reg_23__1_latch/en (d04cgc01nd0h0)       62.59               13.50 c   566.10 r
  data arrival time                                                                              566.10

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    305.70     805.70
  clock reconvergence pessimism                                                         0.00     805.70
  clock uncertainty                                                                   -50.00     755.70
  fifo2/clk_gate_data_mem_reg_23__1_latch/clk (d04cgc01nd0h0)                           0.00     755.70 r
  clock gating setup time                                                             -51.07     704.63
  data required time                                                                             704.63
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.63
  data arrival time                                                                             -566.10
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    138.53


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__7_latch/en (d04cgc01nd0h0)       56.54               11.51 c   570.18 r
  data arrival time                                                                              570.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.55     809.55
  clock reconvergence pessimism                                                         0.00     809.55
  clock uncertainty                                                                   -50.00     759.55
  fifo2/clk_gate_data_mem_reg_19__7_latch/clk (d04cgc01nd0h0)                           0.00     759.55 r
  clock gating setup time                                                             -50.33     709.22
  data required time                                                                             709.22
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.22
  data arrival time                                                                             -570.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.04


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U597/b (d04non02yd0h5)                                     45.86               13.27 c   524.21 f
  fifo0/U597/o1 (d04non02yd0h5)                                    42.87               31.04 c   555.25 r
  fifo0/N122 (net)                              5        18.52                          0.00     555.25 r
  fifo0/clk_gate_data_mem_reg_11__1_latch/en (d04cgc01nd0j0)       43.73                1.53 c   556.77 r
  data arrival time                                                                              556.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    289.69     789.69
  clock reconvergence pessimism                                                         0.00     789.69
  clock uncertainty                                                                   -50.00     739.69
  fifo0/clk_gate_data_mem_reg_11__1_latch/clk (d04cgc01nd0j0)                           0.00     739.69 r
  clock gating setup time                                                             -43.81     695.87
  data required time                                                                             695.87
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             695.87
  data arrival time                                                                             -556.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.10


  Startpoint: fifo1/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo1/clk_gate_data_mem_reg_3__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    336.96     336.96
  fifo1/cnt_data_reg_5_/clk (d04fyj43yd0c0)                        43.43                0.00     336.96 r
  fifo1/cnt_data_reg_5_/o (d04fyj43yd0c0)                          12.03               43.60 c   380.56 f
  fifo1/cnt_data[5] (net)                       3         2.13                          0.00     380.56 f
  fifo1/U3/a (d04inn00wn0a5)                                       12.04                0.33 c   380.88 f
  fifo1/U3/o1 (d04inn00wn0a5)                                      68.80               62.71     443.59 r
  fifo1/n1 (net)                                1         3.59                          0.00     443.59 r
  fifo1/U4/b (d04ann02yd0k0)                                       68.80                1.33 &   444.92 r
  fifo1/U4/o (d04ann02yd0k0)                                       24.24               36.39 c   481.31 r
  fifo1/n2466 (net)                            13        33.60                          0.00     481.31 r
  fifo1/U579/b (d04nab02yd0f5)                                     41.49               11.54 c   492.85 r
  fifo1/U579/out (d04nab02yd0f5)                                   29.53               23.35 c   516.20 f
  fifo1/n3700 (net)                             3        10.89                          0.00     516.20 f
  fifo1/place9/b (d04non02yn0f0)                                   30.95                2.07 c   518.27 f
  fifo1/place9/o1 (d04non02yn0f0)                                  58.64               39.39 c   557.66 r
  fifo1/n2035 (net)                             5        19.04                          0.00     557.66 r
  fifo1/clk_gate_data_mem_reg_3__0_latch/en (d04cgc01nd0j0)        63.46               12.43 c   570.09 r
  data arrival time                                                                              570.09

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.18     807.18
  clock reconvergence pessimism                                                         0.00     807.18
  clock uncertainty                                                                   -50.00     757.18
  fifo1/clk_gate_data_mem_reg_3__0_latch/clk (d04cgc01nd0j0)                            0.00     757.18 r
  clock gating setup time                                                             -47.97     709.21
  data required time                                                                             709.21
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.21
  data arrival time                                                                             -570.09
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.12


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__7_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__7_latch/en (d04cgc01nd0i0)        41.14               16.87 c   574.17 r
  data arrival time                                                                              574.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.82     809.82
  clock reconvergence pessimism                                                         0.00     809.82
  clock uncertainty                                                                   -50.00     759.82
  fifo2/clk_gate_data_mem_reg_3__7_latch/clk (d04cgc01nd0i0)                            0.00     759.82 r
  clock gating setup time                                                             -46.24     713.58
  data required time                                                                             713.58
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             713.58
  data arrival time                                                                             -574.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.41


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__5_latch/en (d04cgc01nd0h0)       56.43               11.00 c   569.68 r
  data arrival time                                                                              569.68

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.83     809.83
  clock reconvergence pessimism                                                         0.00     809.83
  clock uncertainty                                                                   -50.00     759.83
  fifo2/clk_gate_data_mem_reg_19__5_latch/clk (d04cgc01nd0h0)                           0.00     759.83 r
  clock gating setup time                                                             -50.34     709.49
  data required time                                                                             709.49
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.49
  data arrival time                                                                             -569.68
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.81


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place622/a (d04ann02yn0e0)                            79.65               24.57 c   515.13 f
  fifo2/post_place622/o (d04ann02yn0e0)                            15.25               42.47 c   557.60 f
  fifo2/N214 (net)                              4         7.92                          0.00     557.60 f
  fifo2/clk_gate_data_mem_reg_8__6_latch/en (d04cgc01nd0h0)        22.70                8.10 c   565.71 f
  data arrival time                                                                              565.71

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    313.66     813.66
  clock reconvergence pessimism                                                         0.00     813.66
  clock uncertainty                                                                   -50.00     763.66
  fifo2/clk_gate_data_mem_reg_8__6_latch/clk (d04cgc01nd0h0)                            0.00     763.66 r
  clock gating setup time                                                             -58.01     705.65
  data required time                                                                             705.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.65
  data arrival time                                                                             -565.71
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.94


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__1_latch/en (d04cgc01nd0h0)        25.29                3.17 c   560.46 r
  data arrival time                                                                              560.46

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.42     790.42
  clock reconvergence pessimism                                                         0.00     790.42
  clock uncertainty                                                                   -50.00     740.42
  fifo2/clk_gate_data_mem_reg_3__1_latch/clk (d04cgc01nd0h0)                            0.00     740.42 r
  clock gating setup time                                                             -40.00     700.42
  data required time                                                                             700.42
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             700.42
  data arrival time                                                                             -560.46
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    139.96


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place588/a (d04bfn00yn0f0)                            25.42                2.66 c   485.97 f
  fifo2/post_place588/o (d04bfn00yn0f0)                            15.25               28.48 c   514.45 f
  fifo2/n5525 (net)                             3        12.35                          0.00     514.45 f
  fifo2/post_place624/a (d04non02yd0h5)                            20.93                7.87 c   522.32 f
  fifo2/post_place624/o1 (d04non02yd0h5)                           44.36               23.40 c   545.72 r
  fifo2/n5569 (net)                             9        23.81                          0.00     545.72 r
  fifo2/clk_gate_data_mem_reg_9__1_latch/en (d04cgc01nd0h0)        51.00                5.90 c   551.62 r
  data arrival time                                                                              551.62

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    290.67     790.67
  clock reconvergence pessimism                                                         0.00     790.67
  clock uncertainty                                                                   -50.00     740.67
  fifo2/clk_gate_data_mem_reg_9__1_latch/clk (d04cgc01nd0h0)                            0.00     740.67 r
  clock gating setup time                                                             -48.83     691.84
  data required time                                                                             691.84
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             691.84
  data arrival time                                                                             -551.62
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.23


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_11__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U597/b (d04non02yd0h5)                                     45.86               13.27 c   524.21 f
  fifo0/U597/o1 (d04non02yd0h5)                                    42.87               31.04 c   555.25 r
  fifo0/N122 (net)                              5        18.52                          0.00     555.25 r
  fifo0/clk_gate_data_mem_reg_11__2_latch/en (d04cgc01nd0h0)       46.38                5.78 c   561.03 r
  data arrival time                                                                              561.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    298.69     798.69
  clock reconvergence pessimism                                                         0.00     798.69
  clock uncertainty                                                                   -50.00     748.69
  fifo0/clk_gate_data_mem_reg_11__2_latch/clk (d04cgc01nd0h0)                           0.00     748.69 r
  clock gating setup time                                                             -46.80     701.89
  data required time                                                                             701.89
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             701.89
  data arrival time                                                                             -561.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.87


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place568/b (d04non02yd0h5)                            21.15                3.86 c   525.95 f
  fifo2/post_place568/o1 (d04non02yd0h5)                           46.36               26.08 c   552.03 r
  fifo2/n5507 (net)                             4        22.53                          0.00     552.03 r
  fifo2/clk_gate_data_mem_reg_15__latch/en (d04cgc01nd0h0)         52.71               17.08 c   569.11 r
  data arrival time                                                                              569.11

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    309.83     809.83
  clock reconvergence pessimism                                                         0.00     809.83
  clock uncertainty                                                                   -50.00     759.83
  fifo2/clk_gate_data_mem_reg_15__latch/clk (d04cgc01nd0h0)                             0.00     759.83 r
  clock gating setup time                                                             -49.74     710.09
  data required time                                                                             710.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             710.09
  data arrival time                                                                             -569.11
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    140.98


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_3__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/place917/a (d04inn00ynue3)                                 18.01                3.38 c   462.06 r
  fifo2/place917/o1 (d04inn00ynue3)                                10.23               11.21     473.27 f
  fifo2/n4029 (net)                             2         4.92                          0.00     473.27 f
  fifo2/post_place892/a (d04inn00ynud0)                            10.23                0.40 &   473.67 f
  fifo2/post_place892/o1 (d04inn00ynud0)                           13.68               14.57     488.24 r
  fifo2/n5878 (net)                             1         5.60                          0.00     488.24 r
  fifo2/place883/b (d04nan02yd0i0)                                 13.68                0.97 &   489.21 r
  fifo2/place883/o1 (d04nan02yd0i0)                                19.42               12.53 c   501.74 f
  fifo2/n761 (net)                              4        14.38                          0.00     501.74 f
  fifo2/U1107/a (d04nab02yn0f0)                                    27.16                6.25 c   507.99 f
  fifo2/U1107/out (d04nab02yn0f0)                                  19.88               32.00 c   539.99 f
  fifo2/n3785 (net)                             1         6.12                          0.00     539.99 f
  fifo2/place921/a (d04inn00ynuh5)                                 22.27                4.34 c   544.32 f
  fifo2/place921/o1 (d04inn00ynuh5)                                18.42               12.98 c   557.30 r
  fifo2/n4033 (net)                             9        20.86                          0.00     557.30 r
  fifo2/clk_gate_data_mem_reg_3__5_latch/en (d04cgc01nd0i0)        32.65               10.47 c   567.77 r
  data arrival time                                                                              567.77

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.45     802.45
  clock reconvergence pessimism                                                         0.00     802.45
  clock uncertainty                                                                   -50.00     752.45
  fifo2/clk_gate_data_mem_reg_3__5_latch/clk (d04cgc01nd0i0)                            0.00     752.45 r
  clock gating setup time                                                             -42.81     709.65
  data required time                                                                             709.65
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.65
  data arrival time                                                                             -567.77
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    141.88


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_19__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/place603/a (d04non02yd0i0)                                 22.84                7.35 c   528.68 f
  fifo2/place603/o1 (d04non02yd0i0)                                47.67               30.00 c   558.67 r
  fifo2/n4348 (net)                             9        28.55                          0.00     558.67 r
  fifo2/clk_gate_data_mem_reg_19__2_latch/en (d04cgc01nd0h0)       56.52               11.53 c   570.20 r
  data arrival time                                                                              570.20

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.41     811.41
  clock reconvergence pessimism                                                         0.00     811.41
  clock uncertainty                                                                   -50.00     761.41
  fifo2/clk_gate_data_mem_reg_19__2_latch/clk (d04cgc01nd0h0)                           0.00     761.41 r
  clock gating setup time                                                             -49.25     712.16
  data required time                                                                             712.16
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             712.16
  data arrival time                                                                             -570.20
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    141.96


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_9__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1914/a (d04inn00wn0a5)                                    20.35                1.32 c   390.17 f
  fifo2/U1914/o1 (d04inn00wn0a5)                                   29.65               39.81     429.98 r
  fifo2/n3488 (net)                             2         1.25                          0.00     429.98 r
  fifo2/U1915/b (d04orn02yn0a5)                                    29.65                0.22 &   430.19 r
  fifo2/U1915/o (d04orn02yn0a5)                                    16.11               27.62     457.81 r
  fifo2/n749 (net)                              1         1.53                          0.00     457.81 r
  fifo2/post_place617/a (d04nab02yn0f0)                            16.11                0.26 &   458.08 r
  fifo2/post_place617/out (d04nab02yn0f0)                          16.53               23.10 c   481.17 r
  fifo2/n5560 (net)                             3         7.54                          0.00     481.17 r
  fifo2/post_place588/a (d04bfn00yn0f0)                            17.70                2.66 c   483.84 r
  fifo2/post_place588/o (d04bfn00yn0f0)                            24.43               26.79 c   510.63 r
  fifo2/n5525 (net)                             3        14.65                          0.00     510.63 r
  fifo2/post_place624/a (d04non02yd0h5)                            31.35                8.91 c   519.53 r
  fifo2/post_place624/o1 (d04non02yd0h5)                           25.26               15.90 c   535.43 f
  fifo2/n5569 (net)                             9        23.89                          0.00     535.43 f
  fifo2/clk_gate_data_mem_reg_9__5_latch/en (d04cgc01nd0h0)        39.90               10.74 c   546.17 f
  data arrival time                                                                              546.17

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.15     802.15
  clock reconvergence pessimism                                                         0.00     802.15
  clock uncertainty                                                                   -50.00     752.15
  fifo2/clk_gate_data_mem_reg_9__5_latch/clk (d04cgc01nd0h0)                            0.00     752.15 r
  clock gating setup time                                                             -63.44     688.71
  data required time                                                                             688.71
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             688.71
  data arrival time                                                                             -546.17
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.54


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_0__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place584/a (d04ann02yd0k0)                            79.96               25.17 c   515.74 f
  fifo2/post_place584/o (d04ann02yd0k0)                            18.81               42.47 c   558.21 f
  fifo2/n5521 (net)                             9        32.57                          0.00     558.21 f
  fifo2/clk_gate_data_mem_reg_0__1_latch/en (d04cgc01nd0h0)        24.99                2.93 c   561.14 f
  data arrival time                                                                              561.14

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    312.61     812.61
  clock reconvergence pessimism                                                         0.00     812.61
  clock uncertainty                                                                   -50.00     762.61
  fifo2/clk_gate_data_mem_reg_0__1_latch/clk (d04cgc01nd0h0)                            0.00     762.61 r
  clock gating setup time                                                             -58.82     703.78
  data required time                                                                             703.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             703.78
  data arrival time                                                                             -561.14
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.64


  Startpoint: fifo0/addr_wr_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_1__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.55     343.55
  fifo0/addr_wr_reg_1_/clk (d04fyj43yd0b0)                         46.99                0.00     343.55 r
  fifo0/addr_wr_reg_1_/o (d04fyj43yd0b0)                           87.76               80.16 c   423.71 r
  fifo0/addr_wr[1] (net)                        9        11.22                          0.00     423.71 r
  fifo0/U23/b (d04nob02yn0b0)                                      89.66                2.44 c   426.15 r
  fifo0/U23/out (d04nob02yn0b0)                                    24.69               21.86     448.01 f
  fifo0/n6 (net)                                1         0.99                          0.00     448.01 f
  fifo0/U24/b (d04nan02yn0b6)                                      24.69                0.19 &   448.20 f
  fifo0/U24/o1 (d04nan02yn0b6)                                     78.01               51.69 c   499.89 r
  fifo0/n4000 (net)                             4        16.73                          0.00     499.89 r
  fifo0/U599/b (d04non02yn0f0)                                     80.12                2.52 c   502.41 r
  fifo0/U599/o1 (d04non02yn0f0)                                    27.02               23.03 c   525.44 f
  fifo0/N132 (net)                              2         5.97                          0.00     525.44 f
  fifo0/clk_gate_data_mem_reg_1__latch/en (d04cgc01nd0i0)          27.81                2.59 c   528.03 f
  data arrival time                                                                              528.03

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    280.17     780.17
  clock reconvergence pessimism                                                         0.00     780.17
  clock uncertainty                                                                   -50.00     730.17
  fifo0/clk_gate_data_mem_reg_1__latch/clk (d04cgc01nd0i0)                              0.00     730.17 r
  clock gating setup time                                                             -59.45     670.72
  data required time                                                                             670.72
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             670.72
  data arrival time                                                                             -528.03
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.69


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place623/a (d04ann02yd0h7)                            81.04               26.47 c   517.04 f
  fifo2/post_place623/o (d04ann02yd0h7)                            13.82               38.46 c   555.50 f
  fifo2/n5568 (net)                             5        11.88                          0.00     555.50 f
  fifo2/clk_gate_data_mem_reg_8__1_latch/en (d04cgc01nd0h0)        20.16                6.68 c   562.18 f
  data arrival time                                                                              562.18

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    310.92     810.92
  clock reconvergence pessimism                                                         0.00     810.92
  clock uncertainty                                                                   -50.00     760.92
  fifo2/clk_gate_data_mem_reg_8__1_latch/clk (d04cgc01nd0h0)                            0.00     760.92 r
  clock gating setup time                                                             -55.83     705.09
  data required time                                                                             705.09
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.09
  data arrival time                                                                             -562.18
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    142.91


  Startpoint: fifo2/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_17__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.13     332.13
  fifo2/addr_wr_reg_3_/clk (d04fyj43yd0g0)                         46.04                0.00     332.13 r
  fifo2/addr_wr_reg_3_/o (d04fyj43yd0g0)                           19.58               56.71 c   388.84 f
  fifo2/addr_wr[3] (net)                        6         8.35                          0.00     388.84 f
  fifo2/U1910/a (d04nab02wn0b0)                                    20.29                1.22 c   390.06 f
  fifo2/U1910/out (d04nab02wn0b0)                                  43.86               71.54     461.60 f
  fifo2/n748 (net)                              1         1.81                          0.00     461.60 f
  fifo2/place1417/a (d04inn00ynud0)                                43.86                0.23 &   461.83 f
  fifo2/place1417/o1 (d04inn00ynud0)                               13.68               16.26     478.09 r
  fifo2/n4738 (net)                             1         1.96                          0.00     478.09 r
  fifo2/place1238/a (d04nan02yn0d0)                                13.68                0.65 &   478.74 r
  fifo2/place1238/o1 (d04nan02yn0d0)                               15.79               16.28     495.02 f
  fifo2/n763 (net)                              2         4.12                          0.00     495.02 f
  fifo2/place786/a (d04bfn00yduk0)                                 15.79                1.10 &   496.12 f
  fifo2/place786/o (d04bfn00yduk0)                                 17.37               25.21 c   521.33 f
  fifo2/n4596 (net)                             6        34.61                          0.00     521.33 f
  fifo2/U710/a (d04non02yd0h5)                                     22.70                6.15 c   527.48 f
  fifo2/U710/o1 (d04non02yd0h5)                                    48.87               26.07 c   553.55 r
  fifo2/N196 (net)                              9        26.84                          0.00     553.55 r
  fifo2/clk_gate_data_mem_reg_17__1_latch/en (d04cgc01nd0h0)       56.95                8.14 c   561.69 r
  data arrival time                                                                              561.69

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    304.24     804.24
  clock reconvergence pessimism                                                         0.00     804.24
  clock uncertainty                                                                   -50.00     754.24
  fifo2/clk_gate_data_mem_reg_17__1_latch/clk (d04cgc01nd0h0)                           0.00     754.24 r
  clock gating setup time                                                             -49.46     704.78
  data required time                                                                             704.78
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             704.78
  data arrival time                                                                             -561.69
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.09


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__6_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place568/b (d04non02yd0h5)                            21.15                3.86 c   525.95 f
  fifo2/post_place568/o1 (d04non02yd0h5)                           46.36               26.08 c   552.03 r
  fifo2/n5507 (net)                             4        22.53                          0.00     552.03 r
  fifo2/clk_gate_data_mem_reg_15__6_latch/en (d04cgc01nd0h0)       52.00               14.05 c   566.08 r
  data arrival time                                                                              566.08

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    308.57     808.57
  clock reconvergence pessimism                                                         0.00     808.57
  clock uncertainty                                                                   -50.00     758.57
  fifo2/clk_gate_data_mem_reg_15__6_latch/clk (d04cgc01nd0h0)                           0.00     758.57 r
  clock gating setup time                                                             -49.37     709.20
  data required time                                                                             709.20
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             709.20
  data arrival time                                                                             -566.08
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    143.12


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__1_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place568/b (d04non02yd0h5)                            21.15                3.86 c   525.95 f
  fifo2/post_place568/o1 (d04non02yd0h5)                           46.36               26.08 c   552.03 r
  fifo2/n5507 (net)                             4        22.53                          0.00     552.03 r
  fifo2/clk_gate_data_mem_reg_15__1_latch/en (d04cgc01nd0h0)       52.16               12.21 c   564.24 r
  data arrival time                                                                              564.24

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    307.80     807.80
  clock reconvergence pessimism                                                         0.00     807.80
  clock uncertainty                                                                   -50.00     757.80
  fifo2/clk_gate_data_mem_reg_15__1_latch/clk (d04cgc01nd0h0)                           0.00     757.80 r
  clock gating setup time                                                             -48.95     708.85
  data required time                                                                             708.85
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.85
  data arrival time                                                                             -564.24
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    144.61


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__5_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place623/a (d04ann02yd0h7)                            81.04               26.47 c   517.04 f
  fifo2/post_place623/o (d04ann02yd0h7)                            13.82               38.46 c   555.50 f
  fifo2/n5568 (net)                             5        11.88                          0.00     555.50 f
  fifo2/clk_gate_data_mem_reg_8__5_latch/en (d04cgc01nd0h0)        19.48                5.03 c   560.53 f
  data arrival time                                                                              560.53

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.35     811.35
  clock reconvergence pessimism                                                         0.00     811.35
  clock uncertainty                                                                   -50.00     761.35
  fifo2/clk_gate_data_mem_reg_8__5_latch/clk (d04cgc01nd0h0)                            0.00     761.35 r
  clock gating setup time                                                             -55.59     705.77
  data required time                                                                             705.77
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             705.77
  data arrival time                                                                             -560.53
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.24


  Startpoint: fifo2/addr_wr_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_7__4_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.30     332.30
  fifo2/addr_wr_reg_2_/clk (d04fyj43yd0b0)                         46.09                0.00     332.30 r
  fifo2/addr_wr_reg_2_/o (d04fyj43yd0b0)                           61.31               78.21     410.52 r
  fifo2/addr_wr[2] (net)                        5         6.51                          0.00     410.52 r
  fifo2/place743/a (d04inn00ynub3)                                 61.31                1.24 &   411.76 r
  fifo2/place743/o1 (d04inn00ynub3)                                33.56               33.10     444.86 f
  fifo2/n3829 (net)                             4         5.57                          0.00     444.86 f
  fifo2/U1485/a (d04nab02yn0f0)                                    33.56                2.26 &   447.12 f
  fifo2/U1485/out (d04nab02yn0f0)                                  47.61               48.09 c   495.20 f
  fifo2/n3487 (net)                             6        20.34                          0.00     495.20 f
  fifo2/place892/a (d04non02yd0h5)                                 49.13                2.91 c   498.11 f
  fifo2/place892/o1 (d04non02yd0h5)                                54.33               37.60 c   535.72 r
  fifo2/n4786 (net)                             9        31.20                          0.00     535.72 r
  fifo2/clk_gate_data_mem_reg_7__4_latch/en (d04cgc01nd0h0)        72.08               17.71 c   553.43 r
  data arrival time                                                                              553.43

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    302.77     802.77
  clock reconvergence pessimism                                                         0.00     802.77
  clock uncertainty                                                                   -50.00     752.77
  fifo2/clk_gate_data_mem_reg_7__4_latch/clk (d04cgc01nd0h0)                            0.00     752.77 r
  clock gating setup time                                                             -53.46     699.32
  data required time                                                                             699.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             699.32
  data arrival time                                                                             -553.43
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    145.89


  Startpoint: fifo2/addr_wr_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_8__2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    332.32     332.32
  fifo2/addr_wr_reg_0_/clk (d04fyj43yd0b0)                         46.09                0.00     332.32 r
  fifo2/addr_wr_reg_0_/o (d04fyj43yd0b0)                           97.36               88.46 c   420.78 r
  fifo2/addr_wr[0] (net)                        9        12.28                          0.00     420.78 r
  fifo2/U1899/a (d04orn02yn0b0)                                    98.49                2.03 c   422.81 r
  fifo2/U1899/o (d04orn02yn0b0)                                    49.88               43.61 c   466.42 r
  fifo2/n747 (net)                              2         6.59                          0.00     466.42 r
  fifo2/U1908/a (d04non02yd0f5)                                    49.90                0.84 c   467.26 r
  fifo2/U1908/o1 (d04non02yd0f5)                                   51.68               23.31 c   490.57 f
  fifo2/n752 (net)                              7        32.75                          0.00     490.57 f
  fifo2/post_place623/a (d04ann02yd0h7)                            81.04               26.47 c   517.04 f
  fifo2/post_place623/o (d04ann02yd0h7)                            13.82               38.46 c   555.50 f
  fifo2/n5568 (net)                             5        11.88                          0.00     555.50 f
  fifo2/clk_gate_data_mem_reg_8__2_latch/en (d04cgc01nd0i0)        20.81                5.91 c   561.41 f
  data arrival time                                                                              561.41

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    311.39     811.39
  clock reconvergence pessimism                                                         0.00     811.39
  clock uncertainty                                                                   -50.00     761.39
  fifo2/clk_gate_data_mem_reg_8__2_latch/clk (d04cgc01nd0i0)                            0.00     761.39 r
  clock gating setup time                                                             -52.74     708.66
  data required time                                                                             708.66
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             708.66
  data arrival time                                                                             -561.41
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    147.25


  Startpoint: fifo0/cnt_data_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_2_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.15     343.15
  fifo0/cnt_data_reg_4_/clk (d04fyj43yd0b0)                        46.81                0.00     343.15 r
  fifo0/cnt_data_reg_4_/o (d04fyj43yd0b0)                          26.05               53.79 c   396.94 f
  fifo0/cnt_data[4] (net)                       5         5.18                          0.00     396.94 f
  fifo0/U221/b (d04non02wn0b3)                                     26.50                2.29 c   399.22 f
  fifo0/U221/o1 (d04non02wn0b3)                                    34.94               55.19     454.41 r
  fifo0/n7 (net)                                1         0.92                          0.00     454.41 r
  fifo0/place41/a (d04nan02yn0b6)                                  34.94                0.10 &   454.51 r
  fifo0/place41/o1 (d04nan02yn0b6)                                 34.44               27.69 c   482.20 f
  fifo0/n1970 (net)                             1         5.20                          0.00     482.20 f
  fifo0/U470/a (d04ann02yd0k0)                                     36.64                3.68 c   485.89 f
  fifo0/U470/o (d04ann02yd0k0)                                     18.27               31.59 c   517.48 f
  fifo0/n2127 (net)                            12        30.55                          0.00     517.48 f
  fifo0/clk_gate_data_rd_reg_2_latch/en (d04cgc01nd0g0)            26.01                7.37 c   524.85 f
  data arrival time                                                                              524.85

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    279.95     779.95
  clock reconvergence pessimism                                                         0.00     779.95
  clock uncertainty                                                                   -50.00     729.95
  fifo0/clk_gate_data_rd_reg_2_latch/clk (d04cgc01nd0g0)                                0.00     729.95 r
  clock gating setup time                                                             -55.72     674.23
  data required time                                                                             674.23
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             674.23
  data arrival time                                                                             -524.85
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.38


  Startpoint: fifo0/cnt_data_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_rd_reg_3_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    343.15     343.15
  fifo0/cnt_data_reg_4_/clk (d04fyj43yd0b0)                        46.81                0.00     343.15 r
  fifo0/cnt_data_reg_4_/o (d04fyj43yd0b0)                          26.05               53.79 c   396.94 f
  fifo0/cnt_data[4] (net)                       5         5.18                          0.00     396.94 f
  fifo0/U221/b (d04non02wn0b3)                                     26.50                2.29 c   399.22 f
  fifo0/U221/o1 (d04non02wn0b3)                                    34.94               55.19     454.41 r
  fifo0/n7 (net)                                1         0.92                          0.00     454.41 r
  fifo0/place41/a (d04nan02yn0b6)                                  34.94                0.10 &   454.51 r
  fifo0/place41/o1 (d04nan02yn0b6)                                 34.44               27.69 c   482.20 f
  fifo0/n1970 (net)                             1         5.20                          0.00     482.20 f
  fifo0/U470/a (d04ann02yd0k0)                                     36.64                3.68 c   485.89 f
  fifo0/U470/o (d04ann02yd0k0)                                     18.27               31.59 c   517.48 f
  fifo0/n2127 (net)                            12        30.55                          0.00     517.48 f
  fifo0/clk_gate_data_rd_reg_3_latch/en (d04cgc01nd0e0)            24.75                4.08 c   521.55 f
  data arrival time                                                                              521.55

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    273.21     773.21
  clock reconvergence pessimism                                                         0.00     773.21
  clock uncertainty                                                                   -50.00     723.21
  fifo0/clk_gate_data_rd_reg_3_latch/clk (d04cgc01nd0e0)                                0.00     723.21 r
  clock gating setup time                                                             -51.89     671.32
  data required time                                                                             671.32
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             671.32
  data arrival time                                                                             -521.55
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    149.76


  Startpoint: fifo0/addr_wr_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo0/clk_gate_data_mem_reg_10__latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    344.10     344.10
  fifo0/addr_wr_reg_3_/clk (d04fyj43yd0b0)                         47.18                0.00     344.10 r
  fifo0/addr_wr_reg_3_/o (d04fyj43yd0b0)                           63.83               67.16 c   411.26 r
  fifo0/addr_wr[3] (net)                        6         7.86                          0.00     411.26 r
  fifo0/U583/a (d04inn00ln0a5)                                     65.83                2.46 c   413.71 r
  fifo0/U583/o1 (d04inn00ln0a5)                                    33.22               43.63     457.34 f
  fifo0/n1905 (net)                             2         2.40                          0.00     457.34 f
  fifo0/place512/a (d04non02yn0d5)                                 33.22                0.98 &   458.32 f
  fifo0/place512/o1 (d04non02yn0d5)                                28.19               29.81     488.13 r
  fifo0/n2295 (net)                             1         4.94                          0.00     488.13 r
  fifo0/place252/a (d04nan02yd0h0)                                 28.19                1.60 &   489.73 r
  fifo0/place252/o1 (d04nan02yd0h0)                                31.58               21.21 c   510.94 f
  fifo0/n4100 (net)                             8        28.13                          0.00     510.94 f
  fifo0/U593/b (d04nob02yn0f0)                                     35.89                3.06 c   514.00 f
  fifo0/U593/out (d04nob02yn0f0)                                   42.05               35.02 c   549.02 r
  fifo0/N123 (net)                              5        11.29                          0.00     549.02 r
  fifo0/clk_gate_data_mem_reg_10__latch/en (d04cgc01nd0j0)         43.52                4.10 c   553.12 r
  data arrival time                                                                              553.12

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    300.76     800.76
  clock reconvergence pessimism                                                         0.00     800.76
  clock uncertainty                                                                   -50.00     750.76
  fifo0/clk_gate_data_mem_reg_10__latch/clk (d04cgc01nd0j0)                             0.00     750.76 r
  clock gating setup time                                                             -43.07     707.69
  data required time                                                                             707.69
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             707.69
  data arrival time                                                                             -553.12
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.57


  Startpoint: fifo2/cnt_data_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo2/clk_gate_data_mem_reg_15__0_latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: max

  Point                                       Fanout       Cap     Trans    Derate      Incr       Path
  --------------------------------------------------------------------------------------------------------
  clock clk (rise edge)                                                                 0.00       0.00
  clock network delay (propagated)                                                    331.91     331.91
  fifo2/cnt_data_reg_5_/clk (d04fyj43yd0g0)                        45.96                0.00     331.91 r
  fifo2/cnt_data_reg_5_/o (d04fyj43yd0g0)                          15.24               53.79 c   385.70 f
  fifo2/cnt_data[5] (net)                       3         3.61                          0.00     385.70 f
  fifo2/U3/a (d04inn00ln0b5)                                       15.32                0.79 c   386.49 f
  fifo2/U3/o1 (d04inn00ln0b5)                                      36.84               40.54     427.03 r
  fifo2/n5 (net)                                2         4.52                          0.00     427.03 r
  fifo2/U9/b (d04ann02yd0k0)                                       36.84                1.59 &   428.62 r
  fifo2/U9/o (d04ann02yd0k0)                                       15.33               30.06 c   458.68 r
  fifo2/n4345 (net)                             5        11.86                          0.00     458.68 r
  fifo2/post_place617/b (d04nab02yn0f0)                            18.50                4.72 c   463.40 r
  fifo2/post_place617/out (d04nab02yn0f0)                          24.01               19.91 c   483.31 f
  fifo2/n5560 (net)                             3         7.98                          0.00     483.31 f
  fifo2/post_place589/a (d04inn00ynuf5)                            24.28                0.74 c   484.05 f
  fifo2/post_place589/o1 (d04inn00ynuf5)                           32.89               21.53 c   505.58 r
  fifo2/n4585 (net)                             3        28.56                          0.00     505.58 r
  fifo2/post_place579/a (d04inn00yduq0)                            39.78                5.11 c   510.69 r
  fifo2/post_place579/o1 (d04inn00yduq0)                           15.14               11.40 c   522.09 f
  fifo2/n5877 (net)                             5        28.34                          0.00     522.09 f
  fifo2/post_place578/b (d04non02yd0h5)                            19.39                2.56 c   524.65 f
  fifo2/post_place578/o1 (d04non02yd0h5)                           35.13               18.58 c   543.23 r
  fifo2/n5516 (net)                             5        16.06                          0.00     543.23 r
  fifo2/clk_gate_data_mem_reg_15__0_latch/en (d04cgc01nd0h0)       43.30                8.84 c   552.07 r
  data arrival time                                                                              552.07

  clock clk (rise edge)                                                               500.00     500.00
  clock network delay (propagated)                                                    303.51     803.51
  clock reconvergence pessimism                                                         0.00     803.51
  clock uncertainty                                                                   -50.00     753.51
  fifo2/clk_gate_data_mem_reg_15__0_latch/clk (d04cgc01nd0h0)                           0.00     753.51 r
  clock gating setup time                                                             -46.75     706.75
  data required time                                                                             706.75
  --------------------------------------------------------------------------------------------------------
  data required time                                                                             706.75
  data arrival time                                                                             -552.07
  --------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                    154.68


1
