
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032741                       # Number of seconds simulated
sim_ticks                                 32741146146                       # Number of ticks simulated
final_tick                               604244069265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  54388                       # Simulator instruction rate (inst/s)
host_op_rate                                    70898                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 781616                       # Simulator tick rate (ticks/s)
host_mem_usage                               16905504                       # Number of bytes of host memory used
host_seconds                                 41889.04                       # Real time elapsed on the host
sim_insts                                  2278240947                       # Number of instructions simulated
sim_ops                                    2969852028                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1262592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       211584                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1477888                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       531840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            531840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         9864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1653                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11546                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4155                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4155                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     38562853                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        54732                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6462327                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                45138554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58642                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        54732                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             113374                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16243781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16243781                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16243781                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     38562853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        54732                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6462327                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61382335                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                78515939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28423841                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24853374                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1801568                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14190655                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670097                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044335                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56635                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33517769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158144491                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28423841                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15714432                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32554482                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841544                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3725856                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16522669                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76827850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.369492                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44273368     57.63%     57.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1612961      2.10%     59.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2950950      3.84%     63.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768211      3.60%     67.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552681      5.93%     73.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747886      6.18%     79.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1126308      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848424      1.10%     81.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13947061     18.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76827850                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362014                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.014171                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34563448                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3606186                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31507566                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126103                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7024537                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3092612                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5202                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176941931                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1364                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7024537                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36009881                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1220038                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       416947                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30170468                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1985970                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172300737                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        691169                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       783197                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228790168                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784254647                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784254647                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79893884                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20311                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9936                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5345779                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26498678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5762903                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96017                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1919870                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163069264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19858                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137639367                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181591                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48938595                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134331141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76827850                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.791530                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841555                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26517050     34.51%     34.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14341619     18.67%     53.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12503972     16.28%     69.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7679131     10.00%     79.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8029590     10.45%     89.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4727135      6.15%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089893      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       556662      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382798      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76827850                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542349     66.30%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174913     21.38%     87.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100767     12.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107964089     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085244      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23684937     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4895176      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137639367                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.753012                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             818029                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005943                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353106200                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212028132                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133147855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138457396                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339082                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7568601                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          939                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          415                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1409545                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7024537                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         675209                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        53418                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163089125                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       190348                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26498678                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5762903                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9936                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30328                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          415                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061438                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2020203                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135068318                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22764126                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2571045                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27540180                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414483                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776054                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.720266                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133297260                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133147855                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81832287                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199718491                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.695807                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409738                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000006                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611589                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49478106                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1806319                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69803313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.627596                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320943                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31992941     45.83%     45.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847842     21.27%     67.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8305384     11.90%     79.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814741      4.03%     83.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2693763      3.86%     86.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1121978      1.61%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3006506      4.31%     92.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       876486      1.26%     94.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4143672      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69803313                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000006                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611589                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179499                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4143672                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228749336                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333209880                       # The number of ROB writes
system.switch_cpus0.timesIdled                  25938                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1688089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611589                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000006                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785159                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785159                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.273627                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.273627                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624773133                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174531229                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182369377                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                78515939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29138938                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23755149                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1946390                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12302703                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11379969                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3143949                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86117                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29157874                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             160051445                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29138938                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14523918                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35545072                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10345044                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4726135                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14393795                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       944844                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77803826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.549235                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295893                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42258754     54.31%     54.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2353634      3.03%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4378463      5.63%     62.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4385564      5.64%     68.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2711906      3.49%     72.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2174224      2.79%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1353343      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1269346      1.63%     78.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16918592     21.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77803826                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371121                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.038458                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30402291                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4671182                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34146838                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       209127                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8374387                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4930544                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          318                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     192028486                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1590                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8374387                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        32605857                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         913712                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       742520                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32109762                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3057584                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185174705                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1272093                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       934990                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    260098101                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    863829580                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    863829580                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160729144                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99368873                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32980                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15827                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8507547                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17126378                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8735094                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       109079                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2913746                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         174565008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31653                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        139033194                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275329                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     59082149                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    180669687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77803826                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786971                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898114                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     26484116     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16993222     21.84%     55.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11171345     14.36%     70.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7347367      9.44%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7757990      9.97%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3721901      4.78%     94.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2969174      3.82%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       671016      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       687695      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77803826                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         866790     72.53%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        164118     13.73%     86.26% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164234     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    116289477     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1867186      1.34%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15825      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13454269      9.68%     94.67% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7406437      5.33%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     139033194                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770764                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1195142                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008596                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    357340684                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    233679123                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    135840921                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     140228336                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       431150                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6648512                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1803                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          313                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2097476                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8374387                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         465112                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82943                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    174596668                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       347018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17126378                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8735094                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15827                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65083                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          313                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1219259                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1078685                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2297944                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    137184670                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12832813                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1848523                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20062063                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19448356                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7229250                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.747221                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             135883603                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            135840921                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         86566959                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        248461008                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.730106                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348413                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93608904                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    115259960                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59337083                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31652                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1969834                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69429439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.660102                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26164156     37.68%     37.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19536556     28.14%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8122812     11.70%     77.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4043055      5.82%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4033180      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1628107      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1630981      2.35%     93.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       875262      1.26%     95.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3395330      4.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69429439                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93608904                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     115259960                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17115481                       # Number of memory references committed
system.switch_cpus1.commit.loads             10477863                       # Number of loads committed
system.switch_cpus1.commit.membars              15826                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16636650                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103840249                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2377287                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3395330                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           240631152                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          357573958                       # The number of ROB writes
system.switch_cpus1.timesIdled                  28470                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 712113                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93608904                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            115259960                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93608904                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838766                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838766                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192228                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192228                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       616249386                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188723211                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      176395389                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31652                       # number of misc regfile writes
system.l20.replacements                          9879                       # number of replacements
system.l20.tagsinuse                            32768                       # Cycle average of tags in use
system.l20.total_refs                          303703                       # Total number of references to valid blocks.
system.l20.sampled_refs                         42647                       # Sample count of references to valid blocks.
system.l20.avg_refs                          7.121322                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         4987.014408                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.990781                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  4940.946491                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst             1.386901                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         22823.661420                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.152192                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000457                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.150786                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.000042                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.696523                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        39740                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  39740                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           14369                       # number of Writeback hits
system.l20.Writeback_hits::total                14369                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        39740                       # number of demand (read+write) hits
system.l20.demand_hits::total                   39740                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        39740                       # number of overall hits
system.l20.overall_hits::total                  39740                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         9864                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 9879                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         9864                       # number of demand (read+write) misses
system.l20.demand_misses::total                  9879                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         9864                       # number of overall misses
system.l20.overall_misses::total                 9879                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1470947                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    987268475                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      988739422                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1470947                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    987268475                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       988739422                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1470947                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    987268475                       # number of overall miss cycles
system.l20.overall_miss_latency::total      988739422                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49604                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49619                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        14369                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            14369                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49604                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49619                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49604                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49619                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.198855                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.199097                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.198855                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.199097                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.198855                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.199097                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100088.044911                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100084.970341                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100088.044911                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100084.970341                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 98063.133333                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100088.044911                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100084.970341                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2604                       # number of writebacks
system.l20.writebacks::total                     2604                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         9864                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            9879                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         9864                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             9879                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         9864                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            9879                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    913250555                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    914607744                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    913250555                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    914607744                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1357189                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    913250555                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    914607744                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.198855                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.199097                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.198855                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.199097                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.198855                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.199097                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 92584.200629                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92581.004555                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 92584.200629                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92581.004555                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 90479.266667                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 92584.200629                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92581.004555                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1667                       # number of replacements
system.l21.tagsinuse                            32768                       # Cycle average of tags in use
system.l21.total_refs                          504316                       # Total number of references to valid blocks.
system.l21.sampled_refs                         34435                       # Sample count of references to valid blocks.
system.l21.avg_refs                         14.645448                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         6360.633027                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995804                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   810.606256                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst            92.144174                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         25490.620739                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.194111                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.024738                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002812                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.777912                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34753                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34753                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10474                       # number of Writeback hits
system.l21.Writeback_hits::total                10474                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34753                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34753                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34753                       # number of overall hits
system.l21.overall_hits::total                  34753                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1653                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1667                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1653                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1667                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1653                       # number of overall misses
system.l21.overall_misses::total                 1667                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1291102                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    172811960                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      174103062                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1291102                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    172811960                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       174103062                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1291102                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    172811960                       # number of overall miss cycles
system.l21.overall_miss_latency::total      174103062                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        36406                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              36420                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10474                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10474                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        36406                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               36420                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        36406                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              36420                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.045405                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.045772                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.045405                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.045772                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.045405                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.045772                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 104544.440411                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 104440.949010                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 104544.440411                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 104440.949010                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 92221.571429                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 104544.440411                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 104440.949010                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                1551                       # number of writebacks
system.l21.writebacks::total                     1551                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1653                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1667                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1653                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1667                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1653                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1667                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    160112194                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    161295939                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    160112194                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    161295939                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1183745                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    160112194                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    161295939                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.045405                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.045772                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.045405                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.045772                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.045405                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.045772                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 96861.581367                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 96758.211758                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 96861.581367                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 96758.211758                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 84553.214286                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 96861.581367                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 96758.211758                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.990777                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016554765                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1875562.297048                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.990777                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.024024                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522651                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522651                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522651                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522651                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522651                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522651                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           18                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.cpu0.icache.overall_misses::total           18                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1822940                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1822940                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1822940                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1822940                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1822940                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1822940                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16522669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16522669                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16522669                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16522669                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16522669                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16522669                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 101274.444444                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 101274.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 101274.444444                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 101274.444444                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1486224                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1486224                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1486224                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1486224                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 99081.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 99081.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49604                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246460967                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49860                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.059908                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.284371                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.715629                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825330                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174670                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20678204                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20678204                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9933                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25011696                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25011696                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25011696                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25011696                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       143089                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       143089                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       143089                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        143089                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       143089                       # number of overall misses
system.cpu0.dcache.overall_misses::total       143089                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   7836952540                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   7836952540                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   7836952540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   7836952540                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   7836952540                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   7836952540                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20821293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20821293                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9933                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25154785                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25154785                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25154785                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25154785                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005688                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005688                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005688                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005688                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54769.776433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54769.776433                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54769.776433                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54769.776433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54769.776433                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54769.776433                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        14369                       # number of writebacks
system.cpu0.dcache.writebacks::total            14369                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        93485                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        93485                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        93485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        93485                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        93485                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        93485                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49604                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49604                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49604                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49604                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49604                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1266412727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1266412727                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1266412727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1266412727                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1266412727                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1266412727                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25530.455750                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25530.455750                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25530.455750                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25530.455750                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25530.455750                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25530.455750                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995801                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099033463                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2373722.382289                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995801                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14393779                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14393779                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14393779                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14393779                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14393779                       # number of overall hits
system.cpu1.icache.overall_hits::total       14393779                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1549476                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1549476                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1549476                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1549476                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1549476                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1549476                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14393795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14393795                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14393795                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14393795                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14393795                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14393795                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 96842.250000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 96842.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 96842.250000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 96842.250000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1305102                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1305102                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1305102                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1305102                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 93221.571429                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 93221.571429                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 36406                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180990650                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 36662                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4936.736948                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.432140                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.567860                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.907938                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.092062                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9796078                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9796078                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6606477                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6606477                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15827                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15827                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15826                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16402555                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16402555                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16402555                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16402555                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        94080                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        94080                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        94080                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         94080                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        94080                       # number of overall misses
system.cpu1.dcache.overall_misses::total        94080                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2818064133                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2818064133                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2818064133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2818064133                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2818064133                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2818064133                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9890158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9890158                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6606477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6606477                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15827                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15826                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16496635                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16496635                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16496635                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16496635                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009512                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 29953.912978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 29953.912978                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 29953.912978                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 29953.912978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 29953.912978                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 29953.912978                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10474                       # number of writebacks
system.cpu1.dcache.writebacks::total            10474                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        57674                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        57674                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        57674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        57674                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        57674                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        57674                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        36406                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        36406                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        36406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        36406                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        36406                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        36406                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    409158282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    409158282                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    409158282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    409158282                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    409158282                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    409158282                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002207                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002207                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 11238.759600                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 11238.759600                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 11238.759600                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 11238.759600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 11238.759600                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 11238.759600                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
