<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='535' ll='537' type='llvm::MachineRegisterInfo::use_instr_nodbg_iterator llvm::MachineRegisterInfo::use_instr_nodbg_begin(llvm::Register RegNo) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='544' u='c' c='_ZNK4llvm19MachineRegisterInfo22use_nodbg_instructionsENS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='465' u='c' c='_ZN12_GLOBAL__N_113InlineSpiller24eliminateRedundantSpillsERN4llvm12LiveIntervalEPNS1_6VNInfoE'/>
<use f='llvm/llvm/lib/CodeGen/PeepholeOptimizer.cpp' l='1511' u='c' c='_ZN12_GLOBAL__N_117PeepholeOptimizer20findTargetRecurrenceEN4llvm8RegisterERKNS1_8SmallSetIS2_Lj2ESt4lessIS2_EEERNS1_11SmallVectorINS_15RecurrenceInstrELj4EEE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterCoalescer.cpp' l='2188' u='c' c='_ZN12_GLOBAL__N_117RegisterCoalescer19joinReservedPhysRegERN4llvm13CoalescerPairE'/>
<use f='llvm/llvm/lib/CodeGen/TargetLoweringBase.cpp' l='2277' u='c' c='_ZNK4llvm18TargetLoweringBase14shouldLocalizeERKNS_12MachineInstrEPKNS_19TargetTransformInfoE'/>
<use f='llvm/llvm/lib/CodeGen/TwoAddressInstructionPass.cpp' l='383' u='c' c='_ZL22findOnlyInterestingUseN4llvm8RegisterEPNS_17MachineBasicBlockEPNS_19MachineRegisterInfoEPKNS_15TargetInstrInfoERbRS0_S8_'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='242' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2657' u='c' c='_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2667' u='c' c='_ZL17verifyCFIntrinsicRN4llvm12MachineInstrERNS_19MachineRegisterInfoERPS0_RPNS_17MachineBasicBlockERb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFoldOperands.cpp' l='1348' u='c' c='_ZL19hasOneNonDBGUseInstRKN4llvm19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='188' u='c' c='_ZL10isSimpleIfRKN4llvm12MachineInstrEPKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='227' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerControlFlow.cpp' l='238' u='c' c='_ZN12_GLOBAL__N_118SILowerControlFlow6emitIfERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIOptimizeExecMaskingPreRA.cpp' l='420' u='c' c='_ZN12_GLOBAL__N_126SIOptimizeExecMaskingPreRA20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='122' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion9getDefRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='130' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion9getDefRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonHardwareLoops.cpp' l='1455' u='c' c='_ZNK12_GLOBAL__N_120HexagonHardwareLoops27loopCountMayWrapOrUnderFlowEPKN4llvm14MachineOperandES4_PNS1_17MachineBasicBlockEPNS1_11MachineLoopERSt3mapI6700881'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCMIPeephole.cpp' l='715' u='c' c='_ZN12_GLOBAL__N_113PPCMIPeephole12simplifyCodeEv'/>
