// Seed: 2546288255
module module_0;
  wire id_1;
  assign module_1.id_4 = 0;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = id_11;
  initial id_9 <= (1);
  initial if (1'b0) @(*) id_3 <= $display(1, 1);
  module_0 modCall_1 ();
  id_13(
      ~1,
      ~{1{"" + 1}},
      1 << 1,
      1'd0,
      1'h0,
      {
        id_2[1'd0]
      },
      id_9,
      id_7,
      id_7,
      1'b0,
      id_4 && id_5 + "",
      1,
      1,
      1'h0
  );
  assign id_1 = "";
endmodule
