$FILE_FORMAT_VERSION
	Version 1.1;
$END
$VECTOR_PREFERENCE
	descending;
$END
$GLOBAL_SIGNALS
	gnd!:::;
	vdd!:::;
$END
$VERILOG_NAME_MAP_LIST
	net:vdd!:cds_globals.\\vdd! ;
	net:gnd!:cds_globals.\\gnd! ;
$END
$TIMESTAMP
	1432179885=4-16nm6-6T_32x;
	1432179885=4-16nm6-6T_32x6-symbol;
	1430711313=22-NCSU_TechLib_FreePDK154-nfet;
	1428568474=22-NCSU_TechLib_FreePDK154-nfet6-symbol;
	1432179885=4-16nm11-6T_32x_CTRL;
	1432179885=4-16nm11-6T_32x_CTRL6-symbol;
	1432179885=4-16nm8-nand4_1x;
	1432179885=4-16nm8-nand4_1x6-symbol;
	-1=5-basic4-opin;
	1273039898=5-basic4-opin6-symbol;
	-1=5-basic5-iopin;
	1273039898=5-basic5-iopin7-symbolr;
	1430562243=22-NCSU_TechLib_FreePDK154-pfet;
	1428568474=22-NCSU_TechLib_FreePDK154-pfet6-symbol;
	1421732092=9-analogLib3-cap;
	1236576105=9-analogLib3-cap6-symbol;
	1432534881=verilog.vams;
$END
$VERILOG_ANCILLARY_INSTANTIATIONS
	cds_alias:ams_alias_inst_0;
	cds_alias:ams_alias_inst_1;
	cds_alias:ams_alias_inst_2;
	cds_alias:ams_alias_inst_3;
	cds_alias:ams_alias_inst_4;
	cds_alias:ams_alias_inst_5;
	cds_alias:ams_alias_inst_6;
	cds_alias:ams_alias_inst_7;
	cds_alias:ams_alias_inst_8;
	cds_alias:ams_alias_inst_9;
	cds_alias:ams_alias_inst_10;
	cds_alias:ams_alias_inst_11;
	cds_alias:ams_alias_inst_12;
	cds_alias:ams_alias_inst_13;
	cds_alias:ams_alias_inst_14;
	cds_alias:ams_alias_inst_15;
$END
$DEFINITION_VIEW
	viewName=symbol;
	masterFile=1432534108;
	instLastChanged=156485;
	connectivityLastUpdated=156485;
$END
$PRIMITIVE_TERM_MAP
	NCSU_TechLib_FreePDK15:nfet:symbol:*:1-B1-b1-D1-d1-G1-g1-S1-s;
	NCSU_TechLib_FreePDK15:pfet:symbol:*:1-B1-b1-D1-d1-G1-g1-S1-s;
	analogLib:cap:symbol:*:4-PLUS1-15-MINUS30-(FUNCTION minus(root("PLUS")));
$END
