`default_nettype none
`timescale 1ns / 1ps

/* This testbench instantiates the module and creates a UART interface
   that can be driven by the cocotb test.py.
*/
module tb ();

  // Dump the signals to a VCD file. You can view it with gtkwave or surfer.
  initial begin
    $dumpfile("tb.vcd");
    $dumpvars(0, tb);
    #1;
  end

  // Wire up the inputs and outputs:
  reg clk;
  reg rst_n;
  reg ena;
  reg [7:0] ui_in;
  reg [7:0] uio_in;
  wire [7:0] uo_out;
  wire [7:0] uio_out;
  wire [7:0] uio_oe;

  // UART specific wires
  wire rx; // Data into the DUT (output from test)
  wire tx; // Data out from the DUT (input to test)

  // Connect UART signals to the appropriate pins
  assign ui_in[0] = rx;    // Connect RX to the first ui_in bit
  assign tx = uo_out[0];   // Connect TX from the first uo_out bit

  // Initialize all inputs to valid values
  // initial begin
  //   ui_in = 8'h00;   // Initialize to avoid 'z' values
  //   uio_in = 8'h00;  // Initialize to avoid 'z' values
  //   ena = 1'b1;      // Enable the design
  // end

`ifdef GL_TEST
  wire VPWR = 1'b1;
  wire VGND = 1'b0;
`endif

  // Instantiate the matrix multiplier with UART
  tt_um_2x2MatrixMult_Vort3xed user_project (

      // Include power ports for the Gate Level test:
`ifdef GL_TEST
      .VPWR(VPWR),
      .VGND(VGND),
`endif

      .ui_in  (ui_in),    // Dedicated inputs
      .uo_out (uo_out),   // Dedicated outputs
      .uio_in (uio_in),   // IOs: Input path
      .uio_out(uio_out),  // IOs: Output path
      .uio_oe (uio_oe),   // IOs: Enable path (active high: 0=input, 1=output)
      .ena    (ena),      // enable - goes high when design is selected
      .clk    (clk),      // clock
      .rst_n  (rst_n)     // not reset
  );

endmodule