{
  "module_name": "nfp_arm.h",
  "hash_id": "438716ee296aee8d1a3cb04bdfc521cc5db08a3cd3b498d46955d037237f9a80",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/netronome/nfp/nfpcore/nfp_arm.h",
  "human_readable_source": " \n \n\n \n\n#ifndef NFP_ARM_H\n#define NFP_ARM_H\n\n#define NFP_ARM_QUEUE(_q)              (0x100000 + (0x800 * ((_q) & 0xff)))\n#define NFP_ARM_IM                     0x200000\n#define NFP_ARM_EM                     0x300000\n#define NFP_ARM_GCSR                   0x400000\n#define NFP_ARM_MPCORE                 0x800000\n#define NFP_ARM_PL310                  0xa00000\n \n#define NFP_ARM_GCSR_BULK_BAR(_bar)    (0x0 + (0x4 * ((_bar) & 0x7)))\n#define   NFP_ARM_GCSR_BULK_BAR_TYPE                    (0x1 << 31)\n#define     NFP_ARM_GCSR_BULK_BAR_TYPE_BULK             (0x0)\n#define     NFP_ARM_GCSR_BULK_BAR_TYPE_EXPA             (0x80000000)\n#define   NFP_ARM_GCSR_BULK_BAR_TGT(_x)                 (((_x) & 0xf) << 27)\n#define   NFP_ARM_GCSR_BULK_BAR_TGT_of(_x)              (((_x) >> 27) & 0xf)\n#define   NFP_ARM_GCSR_BULK_BAR_TOK(_x)                 (((_x) & 0x3) << 25)\n#define   NFP_ARM_GCSR_BULK_BAR_TOK_of(_x)              (((_x) >> 25) & 0x3)\n#define   NFP_ARM_GCSR_BULK_BAR_LEN                     (0x1 << 24)\n#define     NFP_ARM_GCSR_BULK_BAR_LEN_32BIT             (0x0)\n#define     NFP_ARM_GCSR_BULK_BAR_LEN_64BIT             (0x1000000)\n#define   NFP_ARM_GCSR_BULK_BAR_ADDR(_x)                ((_x) & 0x7ff)\n#define   NFP_ARM_GCSR_BULK_BAR_ADDR_of(_x)             ((_x) & 0x7ff)\n \n#define NFP_ARM_GCSR_EXPA_BAR(_bar)    (0x20 + (0x4 * ((_bar) & 0xf)))\n#define   NFP_ARM_GCSR_EXPA_BAR_TYPE                    (0x1 << 31)\n#define     NFP_ARM_GCSR_EXPA_BAR_TYPE_EXPA             (0x0)\n#define     NFP_ARM_GCSR_EXPA_BAR_TYPE_EXPL             (0x80000000)\n#define   NFP_ARM_GCSR_EXPA_BAR_TGT(_x)                 (((_x) & 0xf) << 27)\n#define   NFP_ARM_GCSR_EXPA_BAR_TGT_of(_x)              (((_x) >> 27) & 0xf)\n#define   NFP_ARM_GCSR_EXPA_BAR_TOK(_x)                 (((_x) & 0x3) << 25)\n#define   NFP_ARM_GCSR_EXPA_BAR_TOK_of(_x)              (((_x) >> 25) & 0x3)\n#define   NFP_ARM_GCSR_EXPA_BAR_LEN                     (0x1 << 24)\n#define     NFP_ARM_GCSR_EXPA_BAR_LEN_32BIT             (0x0)\n#define     NFP_ARM_GCSR_EXPA_BAR_LEN_64BIT             (0x1000000)\n#define   NFP_ARM_GCSR_EXPA_BAR_ACT(_x)                 (((_x) & 0x1f) << 19)\n#define   NFP_ARM_GCSR_EXPA_BAR_ACT_of(_x)              (((_x) >> 19) & 0x1f)\n#define     NFP_ARM_GCSR_EXPA_BAR_ACT_DERIVED           (0)\n#define   NFP_ARM_GCSR_EXPA_BAR_ADDR(_x)                ((_x) & 0x7fff)\n#define   NFP_ARM_GCSR_EXPA_BAR_ADDR_of(_x)             ((_x) & 0x7fff)\n \n#define NFP_ARM_GCSR_EXPL0_BAR(_bar)   (0x60 + (0x4 * ((_bar) & 0x7)))\n#define   NFP_ARM_GCSR_EXPL0_BAR_ADDR(_x)               ((_x) & 0x3ffff)\n#define   NFP_ARM_GCSR_EXPL0_BAR_ADDR_of(_x)            ((_x) & 0x3ffff)\n \n#define NFP_ARM_GCSR_EXPL1_BAR(_bar)   (0x80 + (0x4 * ((_bar) & 0x7)))\n#define   NFP_ARM_GCSR_EXPL1_BAR_POSTED                 (0x1 << 31)\n#define   NFP_ARM_GCSR_EXPL1_BAR_SIGNAL_REF(_x)         (((_x) & 0x7f) << 24)\n#define   NFP_ARM_GCSR_EXPL1_BAR_SIGNAL_REF_of(_x)      (((_x) >> 24) & 0x7f)\n#define   NFP_ARM_GCSR_EXPL1_BAR_DATA_MASTER(_x)        (((_x) & 0xff) << 16)\n#define   NFP_ARM_GCSR_EXPL1_BAR_DATA_MASTER_of(_x)     (((_x) >> 16) & 0xff)\n#define   NFP_ARM_GCSR_EXPL1_BAR_DATA_REF(_x)           ((_x) & 0x3fff)\n#define   NFP_ARM_GCSR_EXPL1_BAR_DATA_REF_of(_x)        ((_x) & 0x3fff)\n \n#define NFP_ARM_GCSR_EXPL2_BAR(_bar)   (0xa0 + (0x4 * ((_bar) & 0x7)))\n#define   NFP_ARM_GCSR_EXPL2_BAR_TGT(_x)                (((_x) & 0xf) << 28)\n#define   NFP_ARM_GCSR_EXPL2_BAR_TGT_of(_x)             (((_x) >> 28) & 0xf)\n#define   NFP_ARM_GCSR_EXPL2_BAR_ACT(_x)                (((_x) & 0x1f) << 23)\n#define   NFP_ARM_GCSR_EXPL2_BAR_ACT_of(_x)             (((_x) >> 23) & 0x1f)\n#define   NFP_ARM_GCSR_EXPL2_BAR_LEN(_x)                (((_x) & 0x1f) << 18)\n#define   NFP_ARM_GCSR_EXPL2_BAR_LEN_of(_x)             (((_x) >> 18) & 0x1f)\n#define   NFP_ARM_GCSR_EXPL2_BAR_BYTE_MASK(_x)          (((_x) & 0xff) << 10)\n#define   NFP_ARM_GCSR_EXPL2_BAR_BYTE_MASK_of(_x)       (((_x) >> 10) & 0xff)\n#define   NFP_ARM_GCSR_EXPL2_BAR_TOK(_x)                (((_x) & 0x3) << 8)\n#define   NFP_ARM_GCSR_EXPL2_BAR_TOK_of(_x)             (((_x) >> 8) & 0x3)\n#define   NFP_ARM_GCSR_EXPL2_BAR_SIGNAL_MASTER(_x)      ((_x) & 0xff)\n#define   NFP_ARM_GCSR_EXPL2_BAR_SIGNAL_MASTER_of(_x)   ((_x) & 0xff)\n \n#define NFP_ARM_GCSR_EXPL_POST(_bar)   (0xc0 + (0x4 * ((_bar) & 0x7)))\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_B(_x)              (((_x) & 0x7f) << 25)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_B_of(_x)           (((_x) >> 25) & 0x7f)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_B_BUS              (0x1 << 24)\n#define     NFP_ARM_GCSR_EXPL_POST_SIG_B_BUS_PULL       (0x0)\n#define     NFP_ARM_GCSR_EXPL_POST_SIG_B_BUS_PUSH       (0x1000000)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_A(_x)              (((_x) & 0x7f) << 17)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_A_of(_x)           (((_x) >> 17) & 0x7f)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_A_BUS              (0x1 << 16)\n#define     NFP_ARM_GCSR_EXPL_POST_SIG_A_BUS_PULL       (0x0)\n#define     NFP_ARM_GCSR_EXPL_POST_SIG_A_BUS_PUSH       (0x10000)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_B_RCVD             (0x1 << 7)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_B_VALID            (0x1 << 6)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_A_RCVD             (0x1 << 5)\n#define   NFP_ARM_GCSR_EXPL_POST_SIG_A_VALID            (0x1 << 4)\n#define   NFP_ARM_GCSR_EXPL_POST_CMD_COMPLETE           (0x1)\n \n#define NFP_ARM_GCSR_MPCORE_BASE       0x00e0\n#define   NFP_ARM_GCSR_MPCORE_BASE_ADDR(_x)             (((_x) & 0x7ffff) << 13)\n#define   NFP_ARM_GCSR_MPCORE_BASE_ADDR_of(_x)          (((_x) >> 13) & 0x7ffff)\n \n#define NFP_ARM_GCSR_PL310_BASE        0x00e4\n#define   NFP_ARM_GCSR_PL310_BASE_ADDR(_x)              (((_x) & 0xfffff) << 12)\n#define   NFP_ARM_GCSR_PL310_BASE_ADDR_of(_x)           (((_x) >> 12) & 0xfffff)\n \n#define NFP_ARM_GCSR_MP0_CFG           0x00e8\n#define   NFP_ARM_GCSR_MP0_CFG_SPI_BOOT                 (0x1 << 14)\n#define   NFP_ARM_GCSR_MP0_CFG_ENDIAN(_x)               (((_x) & 0x3) << 12)\n#define   NFP_ARM_GCSR_MP0_CFG_ENDIAN_of(_x)            (((_x) >> 12) & 0x3)\n#define     NFP_ARM_GCSR_MP0_CFG_ENDIAN_LITTLE          (0)\n#define     NFP_ARM_GCSR_MP0_CFG_ENDIAN_BIG             (1)\n#define   NFP_ARM_GCSR_MP0_CFG_RESET_VECTOR             (0x1 << 8)\n#define     NFP_ARM_GCSR_MP0_CFG_RESET_VECTOR_LO        (0x0)\n#define     NFP_ARM_GCSR_MP0_CFG_RESET_VECTOR_HI        (0x100)\n#define   NFP_ARM_GCSR_MP0_CFG_OUTCLK_EN(_x)            (((_x) & 0xf) << 4)\n#define   NFP_ARM_GCSR_MP0_CFG_OUTCLK_EN_of(_x)         (((_x) >> 4) & 0xf)\n#define   NFP_ARM_GCSR_MP0_CFG_ARMID(_x)                ((_x) & 0xf)\n#define   NFP_ARM_GCSR_MP0_CFG_ARMID_of(_x)             ((_x) & 0xf)\n \n#define NFP_ARM_GCSR_MP0_CACHE_ERR     0x00ec\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D7             (0x1 << 15)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D6             (0x1 << 14)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D5             (0x1 << 13)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D4             (0x1 << 12)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D3             (0x1 << 11)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D2             (0x1 << 10)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D1             (0x1 << 9)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_D0             (0x1 << 8)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I7             (0x1 << 7)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I6             (0x1 << 6)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I5             (0x1 << 5)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I4             (0x1 << 4)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I3             (0x1 << 3)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I2             (0x1 << 2)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I1             (0x1 << 1)\n#define   NFP_ARM_GCSR_MP0_CACHE_ERR_MP0_I0             (0x1)\n \n#define NFP_ARM_GCSR_DFT               0x0100\n#define   NFP_ARM_GCSR_DFT_DBG_REQ                      (0x1 << 20)\n#define   NFP_ARM_GCSR_DFT_DBG_EN                       (0x1 << 19)\n#define   NFP_ARM_GCSR_DFT_WFE_EVT_TRG                  (0x1 << 18)\n#define   NFP_ARM_GCSR_DFT_ETM_WFI_RDY                  (0x1 << 17)\n#define   NFP_ARM_GCSR_DFT_ETM_PWR_ON                   (0x1 << 16)\n#define   NFP_ARM_GCSR_DFT_BIST_FAIL_of(_x)             (((_x) >> 8) & 0xf)\n#define   NFP_ARM_GCSR_DFT_BIST_DONE_of(_x)             (((_x) >> 4) & 0xf)\n#define   NFP_ARM_GCSR_DFT_BIST_RUN(_x)                 ((_x) & 0x7)\n#define   NFP_ARM_GCSR_DFT_BIST_RUN_of(_x)              ((_x) & 0x7)\n\n \n \n#define NFP_ARM_GCSR_START\t(0xd6000000 + NFP_ARM_GCSR)\n#define NFP_ARM_GCSR_SIZE\tSZ_64K\n\n \n#define NFP_ARM_GCSR_BULK_BITS\t11\n#define NFP_ARM_GCSR_EXPA_BITS\t15\n#define NFP_ARM_GCSR_EXPL_BITS\t18\n\n#define NFP_ARM_GCSR_BULK_SHIFT\t(40 - 11)\n#define NFP_ARM_GCSR_EXPA_SHIFT\t(40 - 15)\n#define NFP_ARM_GCSR_EXPL_SHIFT\t(40 - 18)\n\n#define NFP_ARM_GCSR_BULK_SIZE\t(1 << NFP_ARM_GCSR_BULK_SHIFT)\n#define NFP_ARM_GCSR_EXPA_SIZE\t(1 << NFP_ARM_GCSR_EXPA_SHIFT)\n#define NFP_ARM_GCSR_EXPL_SIZE\t(1 << NFP_ARM_GCSR_EXPL_SHIFT)\n\n#define NFP_ARM_GCSR_EXPL2_CSR(target, action, length, \\\n\t\t\t       byte_mask, token, signal_master) \\\n\t(NFP_ARM_GCSR_EXPL2_BAR_TGT(target) | \\\n\t NFP_ARM_GCSR_EXPL2_BAR_ACT(action) | \\\n\t NFP_ARM_GCSR_EXPL2_BAR_LEN(length) | \\\n\t NFP_ARM_GCSR_EXPL2_BAR_BYTE_MASK(byte_mask) | \\\n\t NFP_ARM_GCSR_EXPL2_BAR_TOK(token) | \\\n\t NFP_ARM_GCSR_EXPL2_BAR_SIGNAL_MASTER(signal_master))\n#define NFP_ARM_GCSR_EXPL1_CSR(posted, signal_ref, data_master, data_ref) \\\n\t(((posted) ? NFP_ARM_GCSR_EXPL1_BAR_POSTED : 0) | \\\n\t NFP_ARM_GCSR_EXPL1_BAR_SIGNAL_REF(signal_ref) | \\\n\t NFP_ARM_GCSR_EXPL1_BAR_DATA_MASTER(data_master) | \\\n\t NFP_ARM_GCSR_EXPL1_BAR_DATA_REF(data_ref))\n#define NFP_ARM_GCSR_EXPL0_CSR(address) \\\n\tNFP_ARM_GCSR_EXPL0_BAR_ADDR((address) >> NFP_ARM_GCSR_EXPL_SHIFT)\n#define NFP_ARM_GCSR_EXPL_POST_EXPECT_A(sig_ref, is_push, is_required) \\\n\t(NFP_ARM_GCSR_EXPL_POST_SIG_A(sig_ref) | \\\n\t ((is_push) ? NFP_ARM_GCSR_EXPL_POST_SIG_A_BUS_PUSH : \\\n\t\t      NFP_ARM_GCSR_EXPL_POST_SIG_A_BUS_PULL) | \\\n\t ((is_required) ? NFP_ARM_GCSR_EXPL_POST_SIG_A_VALID : 0))\n#define NFP_ARM_GCSR_EXPL_POST_EXPECT_B(sig_ref, is_push, is_required) \\\n\t(NFP_ARM_GCSR_EXPL_POST_SIG_B(sig_ref) | \\\n\t ((is_push) ? NFP_ARM_GCSR_EXPL_POST_SIG_B_BUS_PUSH : \\\n\t\t      NFP_ARM_GCSR_EXPL_POST_SIG_B_BUS_PULL) | \\\n\t ((is_required) ? NFP_ARM_GCSR_EXPL_POST_SIG_B_VALID : 0))\n\n#define NFP_ARM_GCSR_EXPA_CSR(mode, target, token, is_64, action, address) \\\n\t(((mode) ? NFP_ARM_GCSR_EXPA_BAR_TYPE_EXPL : \\\n\t\t   NFP_ARM_GCSR_EXPA_BAR_TYPE_EXPA) | \\\n\t NFP_ARM_GCSR_EXPA_BAR_TGT(target) | \\\n\t NFP_ARM_GCSR_EXPA_BAR_TOK(token) | \\\n\t ((is_64) ? NFP_ARM_GCSR_EXPA_BAR_LEN_64BIT : \\\n\t\t    NFP_ARM_GCSR_EXPA_BAR_LEN_32BIT) | \\\n\t NFP_ARM_GCSR_EXPA_BAR_ACT(action) | \\\n\t NFP_ARM_GCSR_EXPA_BAR_ADDR((address) >> NFP_ARM_GCSR_EXPA_SHIFT))\n\n#define NFP_ARM_GCSR_BULK_CSR(mode, target, token, is_64, address) \\\n\t(((mode) ? NFP_ARM_GCSR_BULK_BAR_TYPE_EXPA : \\\n\t\t   NFP_ARM_GCSR_BULK_BAR_TYPE_BULK) | \\\n\t NFP_ARM_GCSR_BULK_BAR_TGT(target) | \\\n\t NFP_ARM_GCSR_BULK_BAR_TOK(token) | \\\n\t ((is_64) ? NFP_ARM_GCSR_BULK_BAR_LEN_64BIT : \\\n\t\t    NFP_ARM_GCSR_BULK_BAR_LEN_32BIT) | \\\n\t NFP_ARM_GCSR_BULK_BAR_ADDR((address) >> NFP_ARM_GCSR_BULK_SHIFT))\n\n\t \n#define NFP_ARM_MPCORE_SIZE\tSZ_128K\n\n\t \n#define NFP_ARM_PCSR_SIZE\tSZ_64K\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}