# VxE vector processing unit testbench


+define+TRACE_FILE="tb_vxe_vec_unit.vcd"
+incdir+${VXENGINE_HOME}/hw/vxe/include
+timescale+1us/100ns
${VXENGINE_HOME}/hw/fifo2wxw/src/vxe_fifo2wxw.v
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo_2.v
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo.v
${VXENGINE_HOME}/hw/flp/src/flp32_mac_5stg.v
${VXENGINE_HOME}/hw/flp/src/flp_alignr.v
${VXENGINE_HOME}/hw/flp/src/flp_iadd.v
${VXENGINE_HOME}/hw/flp/src/flp_imult_stage.v
${VXENGINE_HOME}/hw/flp/src/flp_norm.v
${VXENGINE_HOME}/hw/flp/src/flp_pack.v
${VXENGINE_HOME}/hw/flp/src/flp_round.v
${VXENGINE_HOME}/hw/flp/src/flp_shlpad.v
${VXENGINE_HOME}/hw/flp/src/flp_shrjam.v
${VXENGINE_HOME}/hw/flp/src/flp_unpack.v
${VXENGINE_HOME}/hw/pipe/src/vxe_pipe_2.v
${VXENGINE_HOME}/hw/reg/src/vxe_reg_rst.v
${VXENGINE_HOME}/hw/reg/src/vxe_reg.v
${VXENGINE_HOME}/hw/relu/src/flp32_relu.v
${VXENGINE_HOME}/hw/relu/src/flp_relu.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnreqa_coder.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnreqa_decoder.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnreq_coder.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnress_coder.v
${VXENGINE_HOME}/hw/vxe/txn_codec/src/vxe_txnress_decoder.v
${VXENGINE_HOME}/hw/vxe/txnid_codec/src/vxe_txnid_coder.v
${VXENGINE_HOME}/hw/vxe/txnid_codec/src/vxe_txnid_decoder.v
src/vxe_vpu_actf_ecu.v
src/vxe_vpu_actf_eu.v
src/vxe_vpu_cmd_dispatch.v
src/vxe_vpu_cmd_queue.v
src/vxe_vpu_lsu.v
src/vxe_vpu_prod_ecu.v
src/vxe_vpu_prod_eu_agen.v
src/vxe_vpu_prod_eu_fmac.v
src/vxe_vpu_prod_eu_rq_disp.v
src/vxe_vpu_prod_eu_rs_dist.v
src/vxe_vpu_prod_eu.v
src/vxe_vpu_regu_ecu.v
src/vxe_vpu_rf.v
src/vxe_vpu_stor_ecu.v
src/vxe_vpu_stor_eu.v
src/vxe_vpu_thread_rf.v
src/vxe_vec_unit.v
tb/tb_vxe_vec_unit.v
