Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 16 16:45:30 2024
| Host         : DESKTOP-M1PCUD5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_wrapper_timing_summary_routed.rpt -pb pwm_wrapper_timing_summary_routed.pb -rpx pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-17  Critical Warning  Non-clocked sequential cell                                       26          
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (26)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (53)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (7)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (26)
-------------------------
 There are 26 register/latch pins with no clock driven by root clock pin: u_inst_clk_div_0/clk_out_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (53)
-------------------------------------------------
 There are 53 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (7)
------------------------------
 There are 7 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    196.843        0.000                      0                    7        0.150        0.000                      0                    7        3.000        0.000                       0                    13  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 100.000}      200.000         5.000           
  clkfbout_clk_wiz_0_1  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        196.843        0.000                      0                    7        0.468        0.000                      0                    7       13.360        0.000                       0                     9  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1      196.871        0.000                      0                    7        0.468        0.000                      0                    7       13.360        0.000                       0                     9  
  clkfbout_clk_wiz_0_1                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0        196.843        0.000                      0                    7        0.150        0.000                      0                    7  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1      196.843        0.000                      0                    7        0.150        0.000                      0                    7  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.843ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.374ns (47.020%)  route 1.548ns (52.980%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.364 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.109   198.207    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.207    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                196.843    

Slack (MET) :             196.890ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.312ns (45.871%)  route 1.548ns (54.129%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.302 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.302    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.094   198.192    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.192    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                196.890    

Slack (MET) :             196.993ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.250ns (44.672%)  route 1.548ns (55.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.240 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.240    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                196.993    

Slack (MET) :             197.057ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.186ns (43.377%)  route 1.548ns (56.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.176 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.176    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                197.057    

Slack (MET) :             197.174ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.069ns (40.845%)  route 1.548ns (59.155%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.059 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.059    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                197.174    

Slack (MET) :             197.349ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.894ns (36.607%)  route 1.548ns (63.393%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.884 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.884    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                197.349    

Slack (MET) :             197.741ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.642ns (32.979%)  route 1.305ns (67.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.557    -1.559    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.518    -1.041 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           1.305     0.264    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.388 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.388    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.546   198.417    
                         clock uncertainty           -0.318   198.099    
    SLICE_X13Y52         FDPE (Setup_fdpe_C_D)        0.029   198.128    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.128    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                197.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.559%)  route 0.363ns (63.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.363     0.004    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.049 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.049    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.409    -0.510    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.091    -0.419    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.273ns (44.723%)  route 0.337ns (55.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.087 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.087    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.275ns (43.395%)  route 0.359ns (56.605%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.359    -0.000    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.045 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.045    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.111 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.111    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.279ns (43.233%)  route 0.366ns (56.767%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.366     0.007    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.052    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.122 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.279ns (41.850%)  route 0.388ns (58.150%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.388     0.029    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.074 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.144 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.144    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.134    -0.374    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.363ns (51.826%)  route 0.337ns (48.174%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.132 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.177 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.177    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.129    -0.379    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.274ns (38.835%)  route 0.432ns (61.165%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.432     0.072    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.117 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.117    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.182 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.182    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.572    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y53     u_inst_clk_div_0/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y53     u_inst_clk_div_0/counter_q_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.871ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.468ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.871ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.374ns (47.020%)  route 1.548ns (52.980%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.364 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.289   198.127    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.109   198.236    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.236    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                196.871    

Slack (MET) :             196.918ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.312ns (45.871%)  route 1.548ns (54.129%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.302 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.302    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.289   198.127    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.094   198.221    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.221    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                196.918    

Slack (MET) :             197.021ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.250ns (44.672%)  route 1.548ns (55.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.240 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.240    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.289   198.153    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.262    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                197.021    

Slack (MET) :             197.085ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.186ns (43.377%)  route 1.548ns (56.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.176 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.176    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.289   198.153    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.262    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                197.085    

Slack (MET) :             197.202ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.069ns (40.845%)  route 1.548ns (59.155%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.059 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.059    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.289   198.153    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.262    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                197.202    

Slack (MET) :             197.377ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.894ns (36.607%)  route 1.548ns (63.393%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.884 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.884    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.289   198.153    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.262    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.262    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                197.377    

Slack (MET) :             197.769ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.642ns (32.979%)  route 1.305ns (67.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.289ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.557    -1.559    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.518    -1.041 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           1.305     0.264    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.388 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.388    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.546   198.417    
                         clock uncertainty           -0.289   198.128    
    SLICE_X13Y52         FDPE (Setup_fdpe_C_D)        0.029   198.157    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.157    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                197.769    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.559%)  route 0.363ns (63.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.363     0.004    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.049 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.049    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.409    -0.510    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.091    -0.419    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.476ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.273ns (44.723%)  route 0.337ns (55.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.087 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.087    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.476    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.275ns (43.395%)  route 0.359ns (56.605%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.359    -0.000    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.045 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.045    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.111 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.111    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.279ns (43.233%)  route 0.366ns (56.767%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.366     0.007    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.052    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.122 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.511    

Slack (MET) :             0.518ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.279ns (41.850%)  route 0.388ns (58.150%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.388     0.029    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.074 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.144 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.144    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.134    -0.374    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.518    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.363ns (51.826%)  route 0.337ns (48.174%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.132 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.177 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.177    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.508    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.129    -0.379    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.572ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.274ns (38.835%)  route 0.432ns (61.165%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.432     0.072    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.117 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.117    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.182 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.182    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.523    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.389    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.572    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y1    wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         200.000     199.000    SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y53     u_inst_clk_div_0/counter_q_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X12Y53     u_inst_clk_div_0/counter_q_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         100.000     99.500     SLICE_X13Y52     u_inst_clk_div_0/clk_out_q_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X12Y52     u_inst_clk_div_0/counter_q_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      196.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.843ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.374ns (47.020%)  route 1.548ns (52.980%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.364 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.109   198.207    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.207    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                196.843    

Slack (MET) :             196.890ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.312ns (45.871%)  route 1.548ns (54.129%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.302 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.302    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.094   198.192    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.192    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                196.890    

Slack (MET) :             196.993ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.250ns (44.672%)  route 1.548ns (55.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.240 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.240    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                196.993    

Slack (MET) :             197.057ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.186ns (43.377%)  route 1.548ns (56.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.176 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.176    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                197.057    

Slack (MET) :             197.174ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.069ns (40.845%)  route 1.548ns (59.155%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.059 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.059    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                197.174    

Slack (MET) :             197.349ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.894ns (36.607%)  route 1.548ns (63.393%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.884 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.884    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                197.349    

Slack (MET) :             197.741ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0 rise@200.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.642ns (32.979%)  route 1.305ns (67.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.557    -1.559    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.518    -1.041 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           1.305     0.264    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.388 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.388    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.546   198.417    
                         clock uncertainty           -0.318   198.099    
    SLICE_X13Y52         FDPE (Setup_fdpe_C_D)        0.029   198.128    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.128    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                197.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.559%)  route 0.363ns (63.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.363     0.004    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.049 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.049    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.091    -0.101    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.273ns (44.723%)  route 0.337ns (55.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.087 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.087    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.275ns (43.395%)  route 0.359ns (56.605%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.359    -0.000    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.045 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.045    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.111 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.111    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.279ns (43.233%)  route 0.366ns (56.767%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.366     0.007    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.052    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.122 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.279ns (41.850%)  route 0.388ns (58.150%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.388     0.029    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.074 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.144 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.144    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.318    -0.190    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.134    -0.056    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.363ns (51.826%)  route 0.337ns (48.174%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.132 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.177 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.177    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.318    -0.190    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.129    -0.061    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.274ns (38.835%)  route 0.432ns (61.165%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.432     0.072    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.117 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.117    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.182 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.182    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.254    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack      196.843ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             196.843ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.922ns  (logic 1.374ns (47.020%)  route 1.548ns (52.980%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.364 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.364    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.109   198.207    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                        198.207    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                196.843    

Slack (MET) :             196.890ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.860ns  (logic 1.312ns (45.871%)  route 1.548ns (54.129%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns = ( 197.870 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     1.145 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.145    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.302 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     1.302    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440   197.870    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.546   198.416    
                         clock uncertainty           -0.318   198.098    
    SLICE_X12Y53         FDCE (Setup_fdce_C_D)        0.094   198.192    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                        198.192    
                         arrival time                          -1.302    
  -------------------------------------------------------------------
                         slack                                196.890    

Slack (MET) :             196.993ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 1.250ns (44.672%)  route 1.548ns (55.328%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608     1.240 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.240    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                196.993    

Slack (MET) :             197.057ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 1.186ns (43.377%)  route 1.548ns (56.623%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.544     1.176 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.176    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                197.057    

Slack (MET) :             197.174ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 1.069ns (40.845%)  route 1.548ns (59.155%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     1.059 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.059    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -1.059    
  -------------------------------------------------------------------
                         slack                                197.174    

Slack (MET) :             197.349ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.894ns (36.607%)  route 1.548ns (63.393%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.558ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.558    -1.558    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.518    -1.040 f  u_inst_clk_div_0/counter_q_reg[0]/Q
                         net (fo=3, routed)           1.548     0.508    u_inst_clk_div_0/counter_q_reg[0]
    SLICE_X12Y52         LUT4 (Prop_lut4_I3_O)        0.124     0.632 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.632    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.884 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.884    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.571   198.442    
                         clock uncertainty           -0.318   198.124    
    SLICE_X12Y52         FDCE (Setup_fdce_C_D)        0.109   198.233    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                        198.233    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                197.349    

Slack (MET) :             197.741ns  (required time - arrival time)
  Source:                 u_inst_clk_div_0/counter_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz_0_1 rise@200.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.947ns  (logic 0.642ns (32.979%)  route 1.305ns (67.021%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns = ( 197.871 - 200.000 ) 
    Source Clock Delay      (SCD):    -1.559ns
    Clock Pessimism Removal (CPR):    0.546ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.557    -1.559    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDCE (Prop_fdce_C_Q)         0.518    -1.041 f  u_inst_clk_div_0/counter_q_reg[4]/Q
                         net (fo=6, routed)           1.305     0.264    u_inst_clk_div_0/counter_q_reg[4]
    SLICE_X13Y52         LUT4 (Prop_lut4_I0_O)        0.124     0.388 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.388    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    200.000   200.000 r  
    R2                                                0.000   200.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   200.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814   200.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   201.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   194.759 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   196.340    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   196.431 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441   197.871    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.546   198.417    
                         clock uncertainty           -0.318   198.099    
    SLICE_X13Y52         FDPE (Setup_fdpe_C_D)        0.029   198.128    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                        198.128    
                         arrival time                          -0.388    
  -------------------------------------------------------------------
                         slack                                197.741    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/clk_out_q_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.209ns (36.559%)  route 0.363ns (63.441%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.363     0.004    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X13Y52         LUT4 (Prop_lut4_I1_O)        0.045     0.049 r  u_inst_clk_div_0/clk_out_q_i_1/O
                         net (fo=1, routed)           0.000     0.049    u_inst_clk_div_0/clk_out_d
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C
                         clock pessimism              0.409    -0.510    
                         clock uncertainty            0.318    -0.192    
    SLICE_X13Y52         FDPE (Hold_fdpe_C_D)         0.091    -0.101    u_inst_clk_div_0/clk_out_q_reg
  -------------------------------------------------------------------
                         required time                          0.101    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.273ns (44.723%)  route 0.337ns (55.277%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.087 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.087    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_4
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.275ns (43.395%)  route 0.359ns (56.605%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.359    -0.000    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.045 r  u_inst_clk_div_0/counter_q[0]_i_4/O
                         net (fo=1, routed)           0.000     0.045    u_inst_clk_div_0/counter_q[0]_i_4_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.111 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.111    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_6
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.279ns (43.233%)  route 0.366ns (56.767%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.366     0.007    u_inst_clk_div_0/counter_q_reg[3]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.052 r  u_inst_clk_div_0/counter_q[0]_i_5/O
                         net (fo=1, routed)           0.000     0.052    u_inst_clk_div_0/counter_q[0]_i_5_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.122 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.122    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_7
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.122    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.279ns (41.850%)  route 0.388ns (58.150%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.388     0.029    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y53         LUT6 (Prop_lut6_I2_O)        0.045     0.074 r  u_inst_clk_div_0/counter_q[4]_i_2/O
                         net (fo=1, routed)           0.000     0.074    u_inst_clk_div_0/counter_q[4]_i_2_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.144 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.144    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_7
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.318    -0.190    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.134    -0.056    u_inst_clk_div_0/counter_q_reg[4]
  -------------------------------------------------------------------
                         required time                          0.056    
                         arrival time                           0.144    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.363ns (51.826%)  route 0.337ns (48.174%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 f  u_inst_clk_div_0/counter_q_reg[1]/Q
                         net (fo=3, routed)           0.337    -0.022    u_inst_clk_div_0/counter_q_reg[1]
    SLICE_X12Y52         LUT6 (Prop_lut6_I2_O)        0.045     0.023 r  u_inst_clk_div_0/counter_q[0]_i_2/O
                         net (fo=1, routed)           0.000     0.023    u_inst_clk_div_0/counter_q[0]_i_2_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     0.132 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.132    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.045     0.177 r  u_inst_clk_div_0/counter_q_reg[4]_i_1/CO[1]
                         net (fo=1, routed)           0.000     0.177    u_inst_clk_div_0/counter_q_reg[4]_i_1_n_2
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C
                         clock pessimism              0.412    -0.508    
                         clock uncertainty            0.318    -0.190    
    SLICE_X12Y53         FDCE (Hold_fdce_C_D)         0.129    -0.061    u_inst_clk_div_0/counter_q_reg[5]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.177    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_inst_clk_div_0/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.706ns  (logic 0.274ns (38.835%)  route 0.432ns (61.165%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.396ns
  Clock Uncertainty:      0.318ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.565    -0.523    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDCE (Prop_fdce_C_Q)         0.164    -0.359 r  u_inst_clk_div_0/counter_q_reg[2]/Q
                         net (fo=4, routed)           0.432     0.072    u_inst_clk_div_0/counter_q_reg[2]
    SLICE_X12Y52         LUT4 (Prop_lut4_I0_O)        0.045     0.117 r  u_inst_clk_div_0/counter_q[0]_i_3/O
                         net (fo=1, routed)           0.000     0.117    u_inst_clk_div_0/counter_q[0]_i_3_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.182 r  u_inst_clk_div_0/counter_q_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.182    u_inst_clk_div_0/counter_q_reg[0]_i_1_n_5
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C
                         clock pessimism              0.396    -0.523    
                         clock uncertainty            0.318    -0.205    
    SLICE_X12Y52         FDCE (Hold_fdce_C_D)         0.134    -0.071    u_inst_clk_div_0/counter_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.071    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.254    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.787ns  (logic 3.971ns (68.607%)  route 1.817ns (31.393%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y44          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/C
    SLICE_X1Y44          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/Q
                         net (fo=1, routed)           1.817     2.273    dir_OBUF
    L17                  OBUF (Prop_obuf_I_O)         3.515     5.787 r  dir_OBUF_inst/O
                         net (fo=0)                   0.000     5.787    dir
    L17                                                               r  dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            spd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.495ns  (logic 3.965ns (72.163%)  route 1.530ns (27.837%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDPE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/C
    SLICE_X1Y41          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  u_inst_pwm/u_inst_pwm_spd/data_out_q_reg/Q
                         net (fo=1, routed)           1.530     1.986    spd_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.509     5.495 r  spd_OBUF_inst/O
                         net (fo=0)                   0.000     5.495    spd
    L18                                                               r  spd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.330ns  (logic 1.440ns (33.258%)  route 2.890ns (66.742%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.860     4.206    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     4.330 r  u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     4.330    u_inst_pwm/u_inst_pwm_spd/p_0_in[1]
    SLICE_X2Y40          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.320ns  (logic 1.440ns (33.335%)  route 2.880ns (66.665%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.850     4.196    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X2Y40          LUT6 (Prop_lut6_I2_O)        0.124     4.320 r  u_inst_pwm/u_inst_pwm_spd/counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     4.320    u_inst_pwm/u_inst_pwm_spd/p_0_in[2]
    SLICE_X2Y40          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.242ns  (logic 1.593ns (37.550%)  route 2.649ns (62.450%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=6, routed)           1.020     1.476    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     1.600 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.600    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.132 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.346     3.478    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X0Y44          LUT5 (Prop_lut5_I4_O)        0.154     3.632 r  u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_3__0/O
                         net (fo=1, routed)           0.283     3.915    u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_3__0_n_0
    SLICE_X0Y44          LUT6 (Prop_lut6_I3_O)        0.327     4.242 r  u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     4.242    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[9]
    SLICE_X0Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.150ns  (logic 1.440ns (34.700%)  route 2.710ns (65.300%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.680     4.026    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X3Y40          LUT4 (Prop_lut4_I2_O)        0.124     4.150 r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1/O
                         net (fo=1, routed)           0.000     4.150    u_inst_pwm/u_inst_pwm_spd/curr_match_value_q[9]_i_1_n_0
    SLICE_X3Y40          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/curr_match_value_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.081ns  (logic 1.440ns (35.286%)  route 2.641ns (64.715%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.611     3.957    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     4.081 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_1/O
                         net (fo=1, routed)           0.000     4.081    u_inst_pwm/u_inst_pwm_spd/p_0_in[6]
    SLICE_X2Y39          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.010ns  (logic 1.236ns (30.821%)  route 2.774ns (69.179%))
  Logic Levels:           4  (CARRY4=1 FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]/Q
                         net (fo=6, routed)           1.020     1.476    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[1]
    SLICE_X1Y42          LUT4 (Prop_lut4_I0_O)        0.124     1.600 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     1.600    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_i_4__0_n_0
    SLICE_X1Y42          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.132 r  u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.347     3.480    u_inst_pwm/u_inst_pwm_dir/data_out_d1_carry_n_0
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.124     3.604 r  u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0/O
                         net (fo=1, routed)           0.407     4.010    u_inst_pwm/u_inst_pwm_dir/data_out_q_i_1__0_n_0
    SLICE_X1Y44          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/data_out_q_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.998ns  (logic 1.440ns (36.018%)  route 2.558ns (63.982%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.528     3.874    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     3.998 r  u_inst_pwm/u_inst_pwm_spd/counter_q[3]_i_1/O
                         net (fo=1, routed)           0.000     3.998    u_inst_pwm/u_inst_pwm_spd/p_0_in[3]
    SLICE_X2Y39          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.995ns  (logic 1.440ns (36.045%)  route 2.555ns (63.955%))
  Logic Levels:           5  (CARRY4=1 FDCE=1 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/C
    SLICE_X2Y40          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]/Q
                         net (fo=9, routed)           0.835     1.353    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[5]
    SLICE_X1Y40          LUT4 (Prop_lut4_I0_O)        0.124     1.477 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.477    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_i_3_n_0
    SLICE_X1Y40          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.027 r  u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry/CO[3]
                         net (fo=4, routed)           1.195     3.222    u_inst_pwm/u_inst_pwm_spd/data_out_d1_carry_n_0
    SLICE_X2Y41          LUT6 (Prop_lut6_I0_O)        0.124     3.346 r  u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3/O
                         net (fo=6, routed)           0.525     3.871    u_inst_pwm/u_inst_pwm_spd/counter_q[6]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I3_O)        0.124     3.995 r  u_inst_pwm/u_inst_pwm_spd/counter_q[4]_i_1/O
                         net (fo=1, routed)           0.000     3.995    u_inst_pwm/u_inst_pwm_spd/p_0_in[4]
    SLICE_X2Y39          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=2, routed)           0.109     0.250    u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]_0
    SLICE_X0Y42          LUT4 (Prop_lut4_I0_O)        0.045     0.295 r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1/O
                         net (fo=1, routed)           0.000     0.295    u_inst_pwm/u_inst_pwm_dir/curr_match_value_q[8]_i_1_n_0
    SLICE_X0Y42          FDPE                                         r  u_inst_pwm/u_inst_pwm_dir/curr_match_value_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.453%)  route 0.169ns (54.547%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/C
    SLICE_X1Y42          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/next_match_value_q_reg[8]/Q
                         net (fo=2, routed)           0.169     0.310    u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]_0
    SLICE_X1Y42          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/next_match_value_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.072%)  route 0.146ns (43.928%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/Q
                         net (fo=14, routed)          0.146     0.287    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.332 r  u_inst_pwm/u_inst_pwm_spd/counter_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.332    u_inst_pwm/u_inst_pwm_spd/p_0_in[1]
    SLICE_X2Y40          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.227ns (68.010%)  route 0.107ns (31.990%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/C
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/Q
                         net (fo=6, routed)           0.107     0.235    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]
    SLICE_X0Y44          LUT6 (Prop_lut6_I0_O)        0.099     0.334 r  u_inst_pwm/u_inst_pwm_dir/counter_q[9]_i_1__0/O
                         net (fo=1, routed)           0.000     0.334    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[9]
    SLICE_X0Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.404%)  route 0.150ns (44.596%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/C
    SLICE_X3Y40          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]/Q
                         net (fo=14, routed)          0.150     0.291    u_inst_pwm/u_inst_pwm_spd/counter_q_reg[0]
    SLICE_X2Y40          LUT6 (Prop_lut6_I0_O)        0.045     0.336 r  u_inst_pwm/u_inst_pwm_spd/counter_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.336    u_inst_pwm/u_inst_pwm_spd/p_0_in[2]
    SLICE_X2Y40          FDCE                                         r  u_inst_pwm/u_inst_pwm_spd/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=7, routed)           0.197     0.338    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X0Y44          LUT5 (Prop_lut5_I3_O)        0.042     0.380 r  u_inst_pwm/u_inst_pwm_dir/counter_q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.380    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[8]
    SLICE_X0Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y44          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/C
    SLICE_X0Y44          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/Q
                         net (fo=7, routed)           0.197     0.338    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]
    SLICE_X0Y44          LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  u_inst_pwm/u_inst_pwm_dir/counter_q[7]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[7]
    SLICE_X0Y44          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.557%)  route 0.197ns (51.443%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.197     0.338    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X0Y43          LUT6 (Prop_lut6_I1_O)        0.045     0.383 r  u_inst_pwm/u_inst_pwm_dir/counter_q[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[5]
    SLICE_X0Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.549%)  route 0.197ns (51.451%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/C
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]/Q
                         net (fo=6, routed)           0.197     0.338    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[3]
    SLICE_X0Y41          LUT6 (Prop_lut6_I5_O)        0.045     0.383 r  u_inst_pwm/u_inst_pwm_dir/counter_q[4]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[4]
    SLICE_X0Y41          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.212%)  route 0.208ns (52.788%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE                         0.000     0.000 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/C
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/Q
                         net (fo=6, routed)           0.208     0.349    u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]
    SLICE_X0Y43          LUT6 (Prop_lut6_I4_O)        0.045     0.394 r  u_inst_pwm/u_inst_pwm_dir/counter_q[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.394    u_inst_pwm/u_inst_pwm_dir/p_0_in__0[2]
    SLICE_X0Y43          FDCE                                         r  u_inst_pwm/u_inst_pwm_dir/counter_q_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.480ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     25.000    25.000 f  
    R2                                                0.000    25.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    25.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350    25.350 f  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    25.830    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142    22.688 f  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530    23.218    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    23.247 f  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           0.817    24.063    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.478ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.257ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.457    -2.112    wiz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.466ns (34.660%)  route 2.763ns (65.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.763     4.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440    -2.130    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.466ns (34.660%)  route 2.763ns (65.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.763     4.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440    -2.130    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X13Y52         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.664ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.631ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X13Y52         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.234ns (16.306%)  route 1.199ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.199     1.433    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.234ns (16.306%)  route 1.199ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.199     1.433    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.466ns (34.660%)  route 2.763ns (65.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.763     4.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440    -2.130    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.229ns  (logic 1.466ns (34.660%)  route 2.763ns (65.340%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.130ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.763     4.229    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.440    -2.130    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X13Y52         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.090ns  (logic 1.466ns (35.832%)  route 2.625ns (64.168%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -2.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.129ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.635ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.574ns
    Phase Error              (PE):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  rst_IBUF_inst/O
                         net (fo=33, routed)          2.625     4.090    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814     0.814 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.976    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -5.241 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.660    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.569 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           1.441    -2.129    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/clk_out_q_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X13Y52         FDPE                                         f  u_inst_clk_div_0/clk_out_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X13Y52         FDPE                                         r  u_inst_clk_div_0/clk_out_q_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.234ns (16.938%)  route 1.146ns (83.062%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.919ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.146     1.379    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y52         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.834    -0.919    u_inst_clk_div_0/clk_out1
    SLICE_X12Y52         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.234ns (16.306%)  route 1.199ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.199     1.433    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            u_inst_clk_div_0/counter_q_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.433ns  (logic 0.234ns (16.306%)  route 1.199ns (83.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.920ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    G15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  rst_IBUF_inst/O
                         net (fo=33, routed)          1.199     1.433    u_inst_clk_div_0/rst_IBUF
    SLICE_X12Y53         FDCE                                         f  u_inst_clk_div_0/counter_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    wiz/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    wiz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  wiz/inst/clkout1_buf/O
                         net (fo=7, routed)           0.833    -0.920    u_inst_clk_div_0/clk_out1
    SLICE_X12Y53         FDCE                                         r  u_inst_clk_div_0/counter_q_reg[5]/C





