|RAM_test
clock => rw_96x8_sync:ram.clock
writen => rw_96x8_sync:ram.writen
address[0] => rw_96x8_sync:ram.address[0]
address[1] => rw_96x8_sync:ram.address[1]
address[2] => rw_96x8_sync:ram.address[2]
address[3] => rw_96x8_sync:ram.address[3]
address[4] => rw_96x8_sync:ram.address[4]
address[5] => rw_96x8_sync:ram.address[5]
address[6] => rw_96x8_sync:ram.address[6]
address[7] => rw_96x8_sync:ram.address[7]
data_in[0] => rw_96x8_sync:ram.data_in[0]
data_in[1] => rw_96x8_sync:ram.data_in[1]
data_in[2] => rw_96x8_sync:ram.data_in[2]
data_in[3] => rw_96x8_sync:ram.data_in[3]
data_in[4] => rw_96x8_sync:ram.data_in[4]
data_in[5] => rw_96x8_sync:ram.data_in[5]
data_in[6] => rw_96x8_sync:ram.data_in[6]
data_in[7] => rw_96x8_sync:ram.data_in[7]
hex0[7] << seven_segments:S0.hex0[7]
hex0[6] << seven_segments:S0.hex0[6]
hex0[5] << seven_segments:S0.hex0[5]
hex0[4] << seven_segments:S0.hex0[4]
hex0[3] << seven_segments:S0.hex0[3]
hex0[2] << seven_segments:S0.hex0[2]
hex0[1] << seven_segments:S0.hex0[1]
hex0[0] << seven_segments:S0.hex0[0]
hex1[7] << seven_segments:S1.hex0[7]
hex1[6] << seven_segments:S1.hex0[6]
hex1[5] << seven_segments:S1.hex0[5]
hex1[4] << seven_segments:S1.hex0[4]
hex1[3] << seven_segments:S1.hex0[3]
hex1[2] << seven_segments:S1.hex0[2]
hex1[1] << seven_segments:S1.hex0[1]
hex1[0] << seven_segments:S1.hex0[0]


|RAM_test|rw_96x8_sync:ram
clock => RW~16.CLK
clock => RW~0.CLK
clock => RW~1.CLK
clock => RW~2.CLK
clock => RW~3.CLK
clock => RW~4.CLK
clock => RW~5.CLK
clock => RW~6.CLK
clock => RW~7.CLK
clock => RW~8.CLK
clock => RW~9.CLK
clock => RW~10.CLK
clock => RW~11.CLK
clock => RW~12.CLK
clock => RW~13.CLK
clock => RW~14.CLK
clock => RW~15.CLK
clock => data_out[0]~reg0.CLK
clock => data_out[1]~reg0.CLK
clock => data_out[2]~reg0.CLK
clock => data_out[3]~reg0.CLK
clock => data_out[4]~reg0.CLK
clock => data_out[5]~reg0.CLK
clock => data_out[6]~reg0.CLK
clock => data_out[7]~reg0.CLK
clock => RW.CLK0
address[0] => LessThan0.IN16
address[0] => LessThan1.IN16
address[0] => RW~7.DATAIN
address[0] => RW.WADDR
address[0] => RW.RADDR
address[1] => LessThan0.IN15
address[1] => LessThan1.IN15
address[1] => RW~6.DATAIN
address[1] => RW.WADDR1
address[1] => RW.RADDR1
address[2] => LessThan0.IN14
address[2] => LessThan1.IN14
address[2] => RW~5.DATAIN
address[2] => RW.WADDR2
address[2] => RW.RADDR2
address[3] => LessThan0.IN13
address[3] => LessThan1.IN13
address[3] => RW~4.DATAIN
address[3] => RW.WADDR3
address[3] => RW.RADDR3
address[4] => LessThan0.IN12
address[4] => LessThan1.IN12
address[4] => RW~3.DATAIN
address[4] => RW.WADDR4
address[4] => RW.RADDR4
address[5] => LessThan0.IN11
address[5] => LessThan1.IN11
address[5] => RW~2.DATAIN
address[5] => RW.WADDR5
address[5] => RW.RADDR5
address[6] => LessThan0.IN10
address[6] => LessThan1.IN10
address[6] => RW~1.DATAIN
address[6] => RW.WADDR6
address[6] => RW.RADDR6
address[7] => LessThan0.IN9
address[7] => LessThan1.IN9
address[7] => RW~0.DATAIN
address[7] => RW.WADDR7
address[7] => RW.RADDR7
data_in[0] => RW~15.DATAIN
data_in[0] => RW.DATAIN
data_in[1] => RW~14.DATAIN
data_in[1] => RW.DATAIN1
data_in[2] => RW~13.DATAIN
data_in[2] => RW.DATAIN2
data_in[3] => RW~12.DATAIN
data_in[3] => RW.DATAIN3
data_in[4] => RW~11.DATAIN
data_in[4] => RW.DATAIN4
data_in[5] => RW~10.DATAIN
data_in[5] => RW.DATAIN5
data_in[6] => RW~9.DATAIN
data_in[6] => RW.DATAIN6
data_in[7] => RW~8.DATAIN
data_in[7] => RW.DATAIN7
writen => memory.IN1
writen => memory.IN1
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|RAM_test|seven_segments:S0
sw[0] => Mux0.IN18
sw[0] => Mux1.IN18
sw[0] => Mux2.IN18
sw[0] => Mux3.IN18
sw[0] => Mux4.IN18
sw[0] => Mux5.IN18
sw[0] => Mux6.IN18
sw[1] => Mux0.IN17
sw[1] => Mux1.IN17
sw[1] => Mux2.IN17
sw[1] => Mux3.IN17
sw[1] => Mux4.IN17
sw[1] => Mux5.IN17
sw[1] => Mux6.IN17
sw[2] => Mux0.IN16
sw[2] => Mux1.IN16
sw[2] => Mux2.IN16
sw[2] => Mux3.IN16
sw[2] => Mux4.IN16
sw[2] => Mux5.IN16
sw[2] => Mux6.IN16
pb => Mux0.IN19
pb => Mux1.IN19
pb => Mux2.IN19
pb => Mux3.IN19
pb => Mux4.IN19
pb => Mux5.IN19
pb => Mux6.IN19
hex0[7] <= <VCC>
hex0[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|RAM_test|seven_segments:S1
sw[0] => Mux0.IN18
sw[0] => Mux1.IN18
sw[0] => Mux2.IN18
sw[0] => Mux3.IN18
sw[0] => Mux4.IN18
sw[0] => Mux5.IN18
sw[0] => Mux6.IN18
sw[1] => Mux0.IN17
sw[1] => Mux1.IN17
sw[1] => Mux2.IN17
sw[1] => Mux3.IN17
sw[1] => Mux4.IN17
sw[1] => Mux5.IN17
sw[1] => Mux6.IN17
sw[2] => Mux0.IN16
sw[2] => Mux1.IN16
sw[2] => Mux2.IN16
sw[2] => Mux3.IN16
sw[2] => Mux4.IN16
sw[2] => Mux5.IN16
sw[2] => Mux6.IN16
pb => Mux0.IN19
pb => Mux1.IN19
pb => Mux2.IN19
pb => Mux3.IN19
pb => Mux4.IN19
pb => Mux5.IN19
pb => Mux6.IN19
hex0[7] <= <VCC>
hex0[6] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
hex0[5] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
hex0[4] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
hex0[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
hex0[2] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
hex0[1] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
hex0[0] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


