INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/addr2_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addr2_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/bus_enable_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus_enable_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/imports/srcs/control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/imports/srcs/cpu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/cpu_to_io.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_to_io
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/hex_driver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hex_driver
INFO: [VRFC 10-311] analyzing module nibble_to_hex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/instantiate_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instantiate_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/load_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module load_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/mio_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mio_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/pc_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/processor_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/sext.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sext
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/simple_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simple_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week2/lab5_week2.srcs/sources_1/new/sixteenbit_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sixteenbit_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/slc3.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slc3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/sync.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_debounce
INFO: [VRFC 10-311] analyzing module sync_flop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sources_1/imports/jacka/lab5_week1/lab5_week1.srcs/sources_1/imports/srcs/test_memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jacka/lab5_retry/lab5_retry.srcs/sim_1/new/wk2test.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
