{
  "design": {
    "design_info": {
      "boundary_crc": "0x7FCC390977806A96",
      "device": "xc7z020clg484-1",
      "name": "system",
      "synth_flow_mode": "None",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "sys_ps7": "",
      "axi_iic_main": "",
      "sys_i2c_mixer": "",
      "sys_concat_intc": "",
      "sys_rstgen": "",
      "sys_logic_inv": "",
      "sys_audio_clkgen": "",
      "axi_i2s_adi": "",
      "axi_iic_fmc": "",
      "GND_1": "",
      "axi_cpu_interconnect": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {
          "auto_pc": ""
        },
        "m01_couplers": {},
        "m02_couplers": {
          "auto_pc": ""
        },
        "m03_couplers": {
          "auto_pc": ""
        },
        "m04_couplers": {
          "auto_pc": ""
        },
        "m05_couplers": {
          "auto_pc": ""
        },
        "m06_couplers": {
          "auto_pc": ""
        }
      },
      "axi_ad9361": "",
      "util_ad9361_tdd_sync": "",
      "util_ad9361_divclk_sel_concat": "",
      "util_ad9361_divclk_sel": "",
      "util_ad9361_divclk": "",
      "util_ad9361_divclk_reset": "",
      "util_ad9361_adc_fifo": "",
      "util_ad9361_adc_pack": "",
      "axi_ad9361_adc_dma": "",
      "axi_ad9361_dac_fifo": "",
      "util_ad9361_dac_upack": "",
      "axi_ad9361_dac_dma": "",
      "axi_hp1_interconnect": "",
      "axi_hp2_interconnect": "",
      "openwifi_ip": {
        "axi_dma_0": "",
        "axi_dma_1": "",
        "axi_interconnect_0": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          }
        },
        "axi_interconnect_1": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {}
        },
        "axi_interconnect_2": {
          "xbar": "",
          "s00_couplers": {},
          "s01_couplers": {},
          "s02_couplers": {
            "auto_us": ""
          },
          "m00_couplers": {
            "auto_pc": ""
          }
        },
        "openofdm_rx_0": "",
        "openofdm_tx_0": "",
        "rx_intf_0": "",
        "sys_rstgen1": "",
        "tx_intf_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xpu_0": "",
        "blk_mem_gen_0": "",
        "xlconstant_0": ""
      }
    },
    "interface_ports": {
      "ddr": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "fixed_io": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      },
      "iic_fmc": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "i2s": {
        "mode": "Master",
        "vlnv": "analog.com:interface:i2s_rtl:1.0"
      }
    },
    "ports": {
      "spi0_csn_2_o": {
        "direction": "O"
      },
      "spi0_csn_1_o": {
        "direction": "O"
      },
      "spi0_csn_0_o": {
        "direction": "O"
      },
      "spi0_csn_i": {
        "direction": "I"
      },
      "spi0_clk_i": {
        "direction": "I"
      },
      "spi0_clk_o": {
        "direction": "O"
      },
      "spi0_sdo_i": {
        "direction": "I"
      },
      "spi0_sdo_o": {
        "direction": "O"
      },
      "spi0_sdi_i": {
        "direction": "I"
      },
      "spi1_csn_2_o": {
        "direction": "O"
      },
      "spi1_csn_1_o": {
        "direction": "O"
      },
      "spi1_csn_0_o": {
        "direction": "O"
      },
      "spi1_csn_i": {
        "direction": "I"
      },
      "spi1_clk_i": {
        "direction": "I"
      },
      "spi1_clk_o": {
        "direction": "O"
      },
      "spi1_sdo_i": {
        "direction": "I"
      },
      "spi1_sdo_o": {
        "direction": "O"
      },
      "spi1_sdi_i": {
        "direction": "I"
      },
      "gpio_i": {
        "direction": "I",
        "left": "63",
        "right": "0"
      },
      "gpio_o": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "gpio_t": {
        "direction": "O",
        "left": "63",
        "right": "0"
      },
      "hdmi_out_clk": {
        "direction": "O"
      },
      "hdmi_hsync": {
        "direction": "O"
      },
      "hdmi_vsync": {
        "direction": "O"
      },
      "hdmi_data_e": {
        "direction": "O"
      },
      "hdmi_data": {
        "direction": "O",
        "left": "15",
        "right": "0"
      },
      "i2s_mclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_sys_audio_clkgen_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "12287988",
            "value_src": "ip_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "iic_mux_scl_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "iic_mux_scl_o": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "iic_mux_scl_t": {
        "direction": "O"
      },
      "iic_mux_sda_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "iic_mux_sda_o": {
        "direction": "O",
        "left": "1",
        "right": "0"
      },
      "iic_mux_sda_t": {
        "direction": "O"
      },
      "otg_vbusoc": {
        "direction": "I"
      },
      "spdif": {
        "direction": "O"
      },
      "rx_clk_in_p": {
        "direction": "I"
      },
      "rx_clk_in_n": {
        "direction": "I"
      },
      "rx_frame_in_p": {
        "direction": "I"
      },
      "rx_frame_in_n": {
        "direction": "I"
      },
      "rx_data_in_p": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "rx_data_in_n": {
        "direction": "I",
        "left": "5",
        "right": "0"
      },
      "tx_clk_out_p": {
        "direction": "O"
      },
      "tx_clk_out_n": {
        "direction": "O"
      },
      "tx_frame_out_p": {
        "direction": "O"
      },
      "tx_frame_out_n": {
        "direction": "O"
      },
      "tx_data_out_p": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "tx_data_out_n": {
        "direction": "O",
        "left": "5",
        "right": "0"
      },
      "enable": {
        "direction": "O"
      },
      "txnrx": {
        "direction": "O"
      },
      "up_enable": {
        "direction": "I"
      },
      "up_txnrx": {
        "direction": "I"
      },
      "tdd_sync_o": {
        "direction": "O"
      },
      "tdd_sync_i": {
        "direction": "I"
      },
      "tdd_sync_t": {
        "direction": "O"
      },
      "gpio_status": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "sys_ps7": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "system_sys_ps7_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666687"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.158730"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666672"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "111.111115"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "666.666667"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "200000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "100000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "33.333333"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "1"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "1"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "1"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "1"
          },
          "PCW_EN_RST2_PORT": {
            "value": "1"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "1"
          },
          "PCW_EN_SPI1": {
            "value": "1"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "0"
          },
          "PCW_EN_UART1": {
            "value": "1"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK1_BUF": {
            "value": "TRUE"
          },
          "PCW_FCLK_CLK2_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "100.0"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "200.0"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK1_ENABLE": {
            "value": "1"
          },
          "PCW_FPGA_FCLK2_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_EMIO_GPIO_IO": {
            "value": "64"
          },
          "PCW_GPIO_EMIO_GPIO_WIDTH": {
            "value": "64"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "ZedBoard"
          },
          "PCW_IRQ_F2P_INTR": {
            "value": "1"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "REVERSE"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "fast"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "disabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#UART 1#UART 1#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#gpio[8]#gpio[9]#gpio[10]#gpio[11]#gpio[12]#gpio[13]#gpio[14]#gpio[15]#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#wp#cd#tx#rx#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.063"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.062"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.065"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.083"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.007"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.010"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.048"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PJTAG_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_WP_IO": {
            "value": "MIO 46"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI0_SPI0_IO": {
            "value": "EMIO"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SPI1_SPI1_IO": {
            "value": "EMIO"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_FREQMHZ": {
            "value": "166.666666"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TRACE_INTERNAL_WIDTH": {
            "value": "2"
          },
          "PCW_TRACE_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART1_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART1_UART1_IO": {
            "value": "MIO 48 .. 49"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "533.333374"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.41"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.411"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.341"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.358"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "32 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "61.0905"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "68.4725"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "71.086"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "66.794"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "108.7385"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "0.025"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "0.028"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.061"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "64.1705"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "63.686"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "68.46"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "105.4895"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "533.333313"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J128M16 HA-15E"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "1"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "0"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_DEFAULT_ACP_USER_VAL": {
            "value": "1"
          },
          "PCW_USE_DMA0": {
            "value": "1"
          },
          "PCW_USE_DMA1": {
            "value": "1"
          },
          "PCW_USE_DMA2": {
            "value": "1"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "1"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_WDT_PERIPHERAL_ENABLE": {
            "value": "0"
          }
        }
      },
      "axi_iic_main": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "system_axi_iic_main_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "Custom"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "sys_i2c_mixer": {
        "vlnv": "analog.com:user:util_i2c_mixer:1.0",
        "xci_name": "system_sys_i2c_mixer_0"
      },
      "sys_concat_intc": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_sys_concat_intc_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "16"
          }
        }
      },
      "sys_rstgen": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_sys_rstgen_0",
        "parameters": {
          "C_EXT_RST_WIDTH": {
            "value": "1"
          }
        }
      },
      "sys_logic_inv": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "system_sys_logic_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "sys_audio_clkgen": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "system_sys_audio_clkgen_0",
        "parameters": {
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.288"
          },
          "PRIM_SOURCE": {
            "value": "No_buffer"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "true"
          }
        }
      },
      "axi_i2s_adi": {
        "vlnv": "analog.com:user:axi_i2s_adi:1.0",
        "xci_name": "system_axi_i2s_adi_0",
        "parameters": {
          "DMA_TYPE": {
            "value": "1"
          },
          "S_AXI_ADDRESS_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_iic_fmc": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "system_axi_iic_fmc_0"
      },
      "GND_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "system_GND_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          },
          "CONST_WIDTH": {
            "value": "1"
          }
        }
      },
      "axi_cpu_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "system_axi_cpu_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "7"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "system_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "7"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_6",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m02_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_2",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m03_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_3",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m04_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_4",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "m05_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "system_auto_pc_5",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "m06_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m01_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "axi_cpu_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_axi_cpu_interconnect": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "axi_cpu_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK"
            ]
          },
          "axi_cpu_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN"
            ]
          }
        }
      },
      "axi_ad9361": {
        "vlnv": "analog.com:user:axi_ad9361:1.0",
        "xci_name": "system_axi_ad9361_0",
        "parameters": {
          "ADC_INIT_DELAY": {
            "value": "23"
          },
          "DAC_DDS_CORDIC_DW": {
            "value": "14"
          },
          "DAC_DDS_TYPE": {
            "value": "1"
          },
          "ID": {
            "value": "0"
          }
        }
      },
      "util_ad9361_tdd_sync": {
        "vlnv": "analog.com:user:util_tdd_sync:1.0",
        "xci_name": "system_util_ad9361_tdd_sync_0",
        "parameters": {
          "TDD_SYNC_PERIOD": {
            "value": "10000000"
          }
        }
      },
      "util_ad9361_divclk_sel_concat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "system_util_ad9361_divclk_sel_concat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk_sel": {
        "vlnv": "xilinx.com:ip:util_reduced_logic:2.0",
        "xci_name": "system_util_ad9361_divclk_sel_0",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ad9361_divclk": {
        "vlnv": "analog.com:user:util_clkdiv:1.0",
        "xci_name": "system_util_ad9361_divclk_0"
      },
      "util_ad9361_divclk_reset": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "system_util_ad9361_divclk_reset_0"
      },
      "util_ad9361_adc_fifo": {
        "vlnv": "analog.com:user:util_wfifo:1.0",
        "xci_name": "system_util_ad9361_adc_fifo_0",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          },
          "NUM_OF_CHANNELS": {
            "value": "4"
          }
        }
      },
      "util_ad9361_adc_pack": {
        "vlnv": "analog.com:user:util_cpack2:1.0",
        "xci_name": "system_util_ad9361_adc_pack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_adc_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_adc_dma_0",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "false"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_SRC": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "0"
          },
          "DMA_TYPE_SRC": {
            "value": "2"
          },
          "SYNC_TRANSFER_START": {
            "value": "true"
          }
        }
      },
      "axi_ad9361_dac_fifo": {
        "vlnv": "analog.com:user:util_rfifo:1.0",
        "xci_name": "system_axi_ad9361_dac_fifo_0",
        "parameters": {
          "DIN_ADDRESS_WIDTH": {
            "value": "4"
          },
          "DIN_DATA_WIDTH": {
            "value": "16"
          },
          "DOUT_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "util_ad9361_dac_upack": {
        "vlnv": "analog.com:user:util_upack2:1.0",
        "xci_name": "system_util_ad9361_dac_upack_0",
        "parameters": {
          "NUM_OF_CHANNELS": {
            "value": "4"
          },
          "SAMPLE_DATA_WIDTH": {
            "value": "16"
          }
        }
      },
      "axi_ad9361_dac_dma": {
        "vlnv": "analog.com:user:axi_dmac:1.0",
        "xci_name": "system_axi_ad9361_dac_dma_0",
        "parameters": {
          "AXI_SLICE_DEST": {
            "value": "false"
          },
          "AXI_SLICE_SRC": {
            "value": "false"
          },
          "CYCLIC": {
            "value": "true"
          },
          "DMA_2D_TRANSFER": {
            "value": "false"
          },
          "DMA_DATA_WIDTH_DEST": {
            "value": "64"
          },
          "DMA_TYPE_DEST": {
            "value": "1"
          },
          "DMA_TYPE_SRC": {
            "value": "0"
          }
        }
      },
      "axi_hp1_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp1_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "axi_hp2_interconnect": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "system_axi_hp2_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "openwifi_ip": {
        "interface_ports": {
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI1": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "adc_clk": {
            "type": "clk",
            "direction": "I"
          },
          "adc_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "adc_rst": {
            "type": "rst",
            "direction": "I"
          },
          "adc_valid": {
            "direction": "I"
          },
          "dac_data": {
            "direction": "O",
            "left": "63",
            "right": "0"
          },
          "dac_ready": {
            "direction": "I"
          },
          "dac_valid": {
            "direction": "O"
          },
          "dma_data": {
            "direction": "I",
            "left": "63",
            "right": "0"
          },
          "dma_ready": {
            "direction": "O"
          },
          "dma_valid": {
            "direction": "I"
          },
          "ext_reset_in": {
            "type": "rst",
            "direction": "I"
          },
          "gpio_status": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "m_axi_mm2s_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "mm2s_introut": {
            "type": "intr",
            "direction": "O"
          },
          "mm2s_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "rx_pkt_intr": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut": {
            "type": "intr",
            "direction": "O"
          },
          "s2mm_introut1": {
            "type": "intr",
            "direction": "O"
          },
          "tx_itrpt0": {
            "direction": "O"
          },
          "tx_itrpt1": {
            "direction": "O"
          }
        },
        "components": {
          "axi_dma_0": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "system_axi_dma_0_0",
            "parameters": {
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "1"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              }
            }
          },
          "axi_dma_1": {
            "vlnv": "xilinx.com:ip:axi_dma:7.1",
            "xci_name": "system_axi_dma_1_0",
            "parameters": {
              "c_include_mm2s_dre": {
                "value": "1"
              },
              "c_include_s2mm_dre": {
                "value": "1"
              },
              "c_include_sg": {
                "value": "1"
              },
              "c_m_axi_mm2s_data_width": {
                "value": "64"
              },
              "c_m_axis_mm2s_tdata_width": {
                "value": "64"
              },
              "c_mm2s_burst_size": {
                "value": "256"
              },
              "c_s2mm_burst_size": {
                "value": "256"
              },
              "c_sg_include_stscntrl_strm": {
                "value": "0"
              }
            }
          },
          "axi_interconnect_0": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_axi_interconnect_0_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_1",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_0",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  },
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_7",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "axi_interconnect_0_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_0": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "axi_interconnect_0_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_0_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_0_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_0_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_1": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_axi_interconnect_1_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "1"
              },
              "NUM_MI": {
                "value": "7"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_2",
                "parameters": {
                  "NUM_MI": {
                    "value": "7"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_8",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "m03_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "axi_interconnect_1_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "m05_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_axi_interconnect_1": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_1_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_1_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN"
                ]
              }
            }
          },
          "axi_interconnect_2": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_name": "system_axi_interconnect_2_0",
            "parameters": {
              "ENABLE_ADVANCED_OPTIONS": {
                "value": "0"
              },
              "NUM_MI": {
                "value": "1"
              },
              "NUM_SI": {
                "value": "3"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S01_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S02_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S01_ARESETN"
                  }
                }
              },
              "S01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S02_ARESETN"
                  }
                }
              },
              "S02_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_3",
                "parameters": {
                  "NUM_MI": {
                    "value": "1"
                  },
                  "NUM_SI": {
                    "value": "3"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s00_couplers_to_s00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "s01_couplers_to_s01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "s02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_us": {
                    "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                    "xci_name": "system_auto_us_1",
                    "parameters": {
                      "MI_DATA_WIDTH": {
                        "value": "64"
                      },
                      "SI_DATA_WIDTH": {
                        "value": "32"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "s02_couplers_to_auto_us": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_us/S_AXI"
                    ]
                  },
                  "auto_us_to_s02_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_us/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_us/s_axi_aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_us/s_axi_aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_9",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI3"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI4"
                      }
                    }
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  },
                  "auto_pc_to_m00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "axi_interconnect_2_to_s02_couplers": {
                "interface_ports": [
                  "S02_AXI",
                  "s02_couplers/S_AXI"
                ]
              },
              "axi_interconnect_2_to_s01_couplers": {
                "interface_ports": [
                  "S01_AXI",
                  "s01_couplers/S_AXI"
                ]
              },
              "s01_couplers_to_xbar": {
                "interface_ports": [
                  "s01_couplers/M_AXI",
                  "xbar/S01_AXI"
                ]
              },
              "s02_couplers_to_xbar": {
                "interface_ports": [
                  "s02_couplers/M_AXI",
                  "xbar/S02_AXI"
                ]
              },
              "m00_couplers_to_axi_interconnect_2": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "axi_interconnect_2_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "axi_interconnect_2_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s01_couplers/S_ACLK",
                  "s02_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "s01_couplers/M_ACLK",
                  "s02_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m00_couplers/S_ACLK"
                ]
              },
              "axi_interconnect_2_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s01_couplers/S_ARESETN",
                  "s02_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "s01_couplers/M_ARESETN",
                  "s02_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN"
                ]
              }
            }
          },
          "openofdm_rx_0": {
            "vlnv": "user.org:user:openofdm_rx:1.0",
            "xci_name": "system_openofdm_rx_0_0"
          },
          "openofdm_tx_0": {
            "vlnv": "user.org:user:openofdm_tx:1.0",
            "xci_name": "system_openofdm_tx_0_0"
          },
          "rx_intf_0": {
            "vlnv": "user.org:user:rx_intf:1.0",
            "xci_name": "system_rx_intf_0_0"
          },
          "sys_rstgen1": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_sys_rstgen1_0",
            "parameters": {
              "C_EXT_RST_WIDTH": {
                "value": "1"
              }
            }
          },
          "tx_intf_0": {
            "vlnv": "user.org:user:tx_intf:1.0",
            "xci_name": "system_tx_intf_0_0"
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "16"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xpu_0": {
            "vlnv": "user.org:user:xpu:1.0",
            "xci_name": "system_xpu_0_0",
            "parameters": {
              "C_S00_AXI_ADDR_WIDTH": {
                "value": "8"
              }
            }
          },
          "blk_mem_gen_0": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_blk_mem_gen_0_0",
            "parameters": {
              "Coe_File": {
                "value": "../../../openwifi_rev.coe"
              },
              "Enable_32bit_Address": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Always_Enabled"
              },
              "Load_Init_File": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "Single_Port_ROM"
              },
              "Port_A_Write_Rate": {
                "value": "0"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "true"
              },
              "Use_RSTA_Pin": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "4"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "system_xlconstant_0_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              },
              "CONST_WIDTH": {
                "value": "2"
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_1_M04_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M04_AXI",
              "rx_intf_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M01_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M01_AXI",
              "tx_intf_0/s00_axi"
            ]
          },
          "S01_AXI_1": {
            "interface_ports": [
              "axi_dma_0/M_AXI_S2MM",
              "axi_interconnect_0/S01_AXI"
            ]
          },
          "S00_AXI_6": {
            "interface_ports": [
              "axi_dma_1/M_AXI_MM2S",
              "axi_interconnect_2/S00_AXI"
            ]
          },
          "openwifi_ip_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "axi_interconnect_2/M00_AXI"
            ]
          },
          "axi_dma_0_M_AXI_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXI_MM2S",
              "axi_interconnect_0/S00_AXI"
            ]
          },
          "axi_interconnect_1_M06_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M06_AXI",
              "xpu_0/s00_axi"
            ]
          },
          "openwifi_ip_M00_AXI1": {
            "interface_ports": [
              "M00_AXI1",
              "axi_interconnect_0/M00_AXI"
            ]
          },
          "rx_intf_0_m00_axis": {
            "interface_ports": [
              "axi_dma_1/S_AXIS_S2MM",
              "rx_intf_0/m00_axis"
            ]
          },
          "axi_dma_0_M_AXI_SG": {
            "interface_ports": [
              "axi_dma_0/M_AXI_SG",
              "axi_interconnect_0/S02_AXI"
            ]
          },
          "tx_intf_0_m00_axis": {
            "interface_ports": [
              "axi_dma_0/S_AXIS_S2MM",
              "tx_intf_0/m00_axis"
            ]
          },
          "axi_dma_0_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_0/M_AXIS_MM2S",
              "tx_intf_0/s00_axis"
            ]
          },
          "axi_dma_1_M_AXI_SG": {
            "interface_ports": [
              "axi_dma_1/M_AXI_SG",
              "axi_interconnect_2/S02_AXI"
            ]
          },
          "axi_dma_1_M_AXIS_MM2S": {
            "interface_ports": [
              "axi_dma_1/M_AXIS_MM2S",
              "rx_intf_0/s00_axis"
            ]
          },
          "sys_ps7_M_AXI_GP1": {
            "interface_ports": [
              "S00_AXI",
              "axi_interconnect_1/S00_AXI"
            ]
          },
          "axi_interconnect_1_M03_AXI": {
            "interface_ports": [
              "axi_dma_1/S_AXI_LITE",
              "axi_interconnect_1/M03_AXI"
            ]
          },
          "axi_interconnect_1_M02_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M02_AXI",
              "openofdm_tx_0/s00_axi"
            ]
          },
          "axi_dma_1_M_AXI_S2MM": {
            "interface_ports": [
              "axi_dma_1/M_AXI_S2MM",
              "axi_interconnect_2/S01_AXI"
            ]
          },
          "axi_interconnect_1_M05_AXI": {
            "interface_ports": [
              "axi_interconnect_1/M05_AXI",
              "openofdm_rx_0/s00_axi"
            ]
          },
          "axi_interconnect_1_M00_AXI": {
            "interface_ports": [
              "axi_dma_0/S_AXI_LITE",
              "axi_interconnect_1/M00_AXI"
            ]
          }
        },
        "nets": {
          "adc_clk_1": {
            "ports": [
              "adc_clk",
              "rx_intf_0/adc_clk",
              "tx_intf_0/dac_clk"
            ]
          },
          "adc_data_1": {
            "ports": [
              "adc_data",
              "rx_intf_0/adc_data"
            ]
          },
          "adc_rst_1": {
            "ports": [
              "adc_rst",
              "rx_intf_0/adc_rst",
              "tx_intf_0/dac_rst"
            ]
          },
          "adc_valid_1": {
            "ports": [
              "adc_valid",
              "rx_intf_0/adc_valid"
            ]
          },
          "dac_ready_1": {
            "ports": [
              "dac_ready",
              "tx_intf_0/dac_ready"
            ]
          },
          "dma_data_1": {
            "ports": [
              "dma_data",
              "tx_intf_0/dma_data"
            ]
          },
          "dma_valid_1": {
            "ports": [
              "dma_valid",
              "tx_intf_0/dma_valid"
            ]
          },
          "gpio_status_1": {
            "ports": [
              "gpio_status",
              "xpu_0/gpio_status"
            ]
          },
          "openofdm_rx_0_byte_count": {
            "ports": [
              "openofdm_rx_0/byte_count",
              "rx_intf_0/byte_count",
              "xpu_0/byte_count"
            ]
          },
          "openofdm_rx_0_byte_out": {
            "ports": [
              "openofdm_rx_0/byte_out",
              "rx_intf_0/byte_in",
              "xpu_0/byte_in"
            ]
          },
          "openofdm_rx_0_byte_out_strobe": {
            "ports": [
              "openofdm_rx_0/byte_out_strobe",
              "rx_intf_0/byte_in_strobe",
              "xpu_0/byte_in_strobe"
            ]
          },
          "openofdm_rx_0_demod_is_ongoing": {
            "ports": [
              "openofdm_rx_0/demod_is_ongoing",
              "xpu_0/demod_is_ongoing"
            ]
          },
          "openofdm_rx_0_fcs_ok": {
            "ports": [
              "openofdm_rx_0/fcs_ok",
              "rx_intf_0/fcs_ok",
              "xpu_0/fcs_ok"
            ]
          },
          "openofdm_rx_0_fcs_out_strobe": {
            "ports": [
              "openofdm_rx_0/fcs_out_strobe",
              "rx_intf_0/fcs_in_strobe",
              "xpu_0/fcs_in_strobe"
            ]
          },
          "openofdm_rx_0_ht_unsupport": {
            "ports": [
              "openofdm_rx_0/ht_unsupport",
              "rx_intf_0/ht_unsupport",
              "xpu_0/ht_unsupport"
            ]
          },
          "openofdm_rx_0_pkt_header_valid": {
            "ports": [
              "openofdm_rx_0/pkt_header_valid",
              "rx_intf_0/pkt_header_valid",
              "xpu_0/pkt_header_valid"
            ]
          },
          "openofdm_rx_0_pkt_header_valid_strobe": {
            "ports": [
              "openofdm_rx_0/pkt_header_valid_strobe",
              "rx_intf_0/pkt_header_valid_strobe",
              "xpu_0/pkt_header_valid_strobe"
            ]
          },
          "openofdm_rx_0_pkt_len": {
            "ports": [
              "openofdm_rx_0/pkt_len",
              "rx_intf_0/pkt_len",
              "xpu_0/pkt_len"
            ]
          },
          "openofdm_rx_0_pkt_rate": {
            "ports": [
              "openofdm_rx_0/pkt_rate",
              "rx_intf_0/pkt_rate",
              "xpu_0/pkt_rate"
            ]
          },
          "openofdm_tx_0_bram_addr": {
            "ports": [
              "openofdm_tx_0/bram_addr",
              "tx_intf_0/bram_addr"
            ]
          },
          "openofdm_tx_0_result_i": {
            "ports": [
              "openofdm_tx_0/result_i",
              "tx_intf_0/rf_i_from_acc"
            ]
          },
          "openofdm_tx_0_result_iq_valid": {
            "ports": [
              "openofdm_tx_0/result_iq_valid",
              "tx_intf_0/rf_iq_valid_from_acc"
            ]
          },
          "openofdm_tx_0_result_q": {
            "ports": [
              "openofdm_tx_0/result_q",
              "tx_intf_0/rf_q_from_acc"
            ]
          },
          "openwifi_ip_mm2s_introut": {
            "ports": [
              "axi_dma_0/mm2s_introut",
              "mm2s_introut"
            ]
          },
          "openwifi_ip_mm2s_introut1": {
            "ports": [
              "axi_dma_1/mm2s_introut",
              "mm2s_introut1"
            ]
          },
          "openwifi_ip_rx_pkt_intr": {
            "ports": [
              "rx_intf_0/rx_pkt_intr",
              "rx_pkt_intr"
            ]
          },
          "openwifi_ip_s2mm_introut": {
            "ports": [
              "axi_dma_1/s2mm_introut",
              "s2mm_introut",
              "rx_intf_0/s2mm_intr"
            ]
          },
          "openwifi_ip_s2mm_introut1": {
            "ports": [
              "axi_dma_0/s2mm_introut",
              "s2mm_introut1"
            ]
          },
          "openwifi_ip_tx_itrpt0": {
            "ports": [
              "tx_intf_0/tx_itrpt0",
              "tx_itrpt0"
            ]
          },
          "openwifi_ip_tx_itrpt1": {
            "ports": [
              "tx_intf_0/tx_itrpt1",
              "tx_itrpt1"
            ]
          },
          "phy_tx_0_phy_tx_done": {
            "ports": [
              "openofdm_tx_0/phy_tx_done",
              "tx_intf_0/tx_end_from_acc",
              "xpu_0/phy_tx_done"
            ]
          },
          "phy_tx_0_phy_tx_started": {
            "ports": [
              "openofdm_tx_0/phy_tx_started",
              "tx_intf_0/tx_start_from_acc",
              "xpu_0/phy_tx_started"
            ]
          },
          "rx_intf_0_sample": {
            "ports": [
              "rx_intf_0/sample",
              "openofdm_rx_0/sample_in",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "rx_intf_0_sample_strobe": {
            "ports": [
              "rx_intf_0/sample_strobe",
              "openofdm_rx_0/sample_in_strobe",
              "xpu_0/ddc_iq_valid"
            ]
          },
          "s_axi_lite_aclk_1": {
            "ports": [
              "m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_mm2s_aclk",
              "axi_dma_0/m_axi_s2mm_aclk",
              "axi_dma_0/m_axi_sg_aclk",
              "axi_dma_0/s_axi_lite_aclk",
              "axi_dma_1/m_axi_mm2s_aclk",
              "axi_dma_1/m_axi_s2mm_aclk",
              "axi_dma_1/m_axi_sg_aclk",
              "axi_dma_1/s_axi_lite_aclk",
              "axi_interconnect_0/ACLK",
              "axi_interconnect_0/M00_ACLK",
              "axi_interconnect_0/S00_ACLK",
              "axi_interconnect_0/S01_ACLK",
              "axi_interconnect_0/S02_ACLK",
              "axi_interconnect_1/ACLK",
              "axi_interconnect_1/M00_ACLK",
              "axi_interconnect_1/M01_ACLK",
              "axi_interconnect_1/M02_ACLK",
              "axi_interconnect_1/M03_ACLK",
              "axi_interconnect_1/M04_ACLK",
              "axi_interconnect_1/M05_ACLK",
              "axi_interconnect_1/M06_ACLK",
              "axi_interconnect_1/S00_ACLK",
              "axi_interconnect_2/ACLK",
              "axi_interconnect_2/M00_ACLK",
              "axi_interconnect_2/S00_ACLK",
              "axi_interconnect_2/S01_ACLK",
              "axi_interconnect_2/S02_ACLK",
              "openofdm_rx_0/s00_axi_aclk",
              "openofdm_tx_0/clk",
              "openofdm_tx_0/s00_axi_aclk",
              "rx_intf_0/m00_axis_aclk",
              "rx_intf_0/s00_axi_aclk",
              "rx_intf_0/s00_axis_aclk",
              "sys_rstgen1/slowest_sync_clk",
              "tx_intf_0/m00_axis_aclk",
              "tx_intf_0/s00_axi_aclk",
              "tx_intf_0/s00_axis_aclk",
              "xpu_0/s00_axi_aclk",
              "blk_mem_gen_0/clka"
            ]
          },
          "sys_ps7_FCLK_RESET2_N": {
            "ports": [
              "ext_reset_in",
              "sys_rstgen1/ext_reset_in"
            ]
          },
          "sys_rstgen1_peripheral_aresetn": {
            "ports": [
              "sys_rstgen1/peripheral_aresetn",
              "axi_dma_0/axi_resetn",
              "axi_dma_1/axi_resetn",
              "axi_interconnect_0/ARESETN",
              "axi_interconnect_0/M00_ARESETN",
              "axi_interconnect_0/S00_ARESETN",
              "axi_interconnect_0/S01_ARESETN",
              "axi_interconnect_0/S02_ARESETN",
              "axi_interconnect_1/ARESETN",
              "axi_interconnect_1/M00_ARESETN",
              "axi_interconnect_1/M01_ARESETN",
              "axi_interconnect_1/M02_ARESETN",
              "axi_interconnect_1/M03_ARESETN",
              "axi_interconnect_1/M04_ARESETN",
              "axi_interconnect_1/M05_ARESETN",
              "axi_interconnect_1/M06_ARESETN",
              "axi_interconnect_1/S00_ARESETN",
              "axi_interconnect_2/ARESETN",
              "axi_interconnect_2/M00_ARESETN",
              "axi_interconnect_2/S00_ARESETN",
              "axi_interconnect_2/S01_ARESETN",
              "axi_interconnect_2/S02_ARESETN",
              "openofdm_rx_0/s00_axi_aresetn",
              "openofdm_tx_0/phy_tx_arestn",
              "openofdm_tx_0/s00_axi_aresetn",
              "rx_intf_0/m00_axis_aresetn",
              "rx_intf_0/s00_axi_aresetn",
              "rx_intf_0/s00_axis_aresetn",
              "tx_intf_0/m00_axis_aresetn",
              "tx_intf_0/s00_axi_aresetn",
              "tx_intf_0/s00_axis_aresetn",
              "xpu_0/s00_axi_aresetn"
            ]
          },
          "tx_intf_0_cts_toself_bb_is_ongoing": {
            "ports": [
              "tx_intf_0/cts_toself_bb_is_ongoing",
              "xpu_0/cts_toself_bb_is_ongoing"
            ]
          },
          "tx_intf_0_cts_toself_rf_is_ongoing": {
            "ports": [
              "tx_intf_0/cts_toself_rf_is_ongoing",
              "xpu_0/cts_toself_rf_is_ongoing"
            ]
          },
          "tx_intf_0_dac_data": {
            "ports": [
              "tx_intf_0/dac_data",
              "dac_data"
            ]
          },
          "tx_intf_0_dac_valid": {
            "ports": [
              "tx_intf_0/dac_valid",
              "dac_valid"
            ]
          },
          "tx_intf_0_data_to_acc": {
            "ports": [
              "tx_intf_0/data_to_acc",
              "openofdm_tx_0/bram_din"
            ]
          },
          "tx_intf_0_dma_ready": {
            "ports": [
              "tx_intf_0/dma_ready",
              "dma_ready"
            ]
          },
          "tx_intf_0_douta": {
            "ports": [
              "tx_intf_0/douta",
              "xpu_0/douta"
            ]
          },
          "tx_intf_0_phy_tx_start": {
            "ports": [
              "tx_intf_0/phy_tx_start",
              "openofdm_tx_0/phy_tx_start"
            ]
          },
          "tx_intf_0_tx_hold": {
            "ports": [
              "tx_intf_0/tx_hold",
              "openofdm_tx_0/result_iq_hold"
            ]
          },
          "tx_intf_0_tx_iq_fifo_empty": {
            "ports": [
              "tx_intf_0/tx_iq_fifo_empty",
              "xpu_0/tx_iq_fifo_empty"
            ]
          },
          "tx_intf_0_tx_pkt_need_ack": {
            "ports": [
              "tx_intf_0/tx_pkt_need_ack",
              "xpu_0/tx_pkt_need_ack"
            ]
          },
          "tx_intf_0_tx_pkt_retrans_limit": {
            "ports": [
              "tx_intf_0/tx_pkt_retrans_limit",
              "xpu_0/tx_pkt_retrans_limit"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "xpu_0/ddc_i"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "xpu_0/ddc_q"
            ]
          },
          "xpu_0_ack_tx_flag": {
            "ports": [
              "xpu_0/ack_tx_flag",
              "tx_intf_0/ack_tx_flag"
            ]
          },
          "xpu_0_addra": {
            "ports": [
              "xpu_0/addra",
              "tx_intf_0/addra_from_xpu"
            ]
          },
          "xpu_0_band": {
            "ports": [
              "xpu_0/band",
              "tx_intf_0/band"
            ]
          },
          "xpu_0_block_rx_dma_to_ps": {
            "ports": [
              "xpu_0/block_rx_dma_to_ps",
              "rx_intf_0/block_rx_dma_to_ps"
            ]
          },
          "xpu_0_block_rx_dma_to_ps_valid": {
            "ports": [
              "xpu_0/block_rx_dma_to_ps_valid",
              "rx_intf_0/block_rx_dma_to_ps_valid"
            ]
          },
          "xpu_0_channel": {
            "ports": [
              "xpu_0/channel",
              "tx_intf_0/channel"
            ]
          },
          "xpu_0_dina": {
            "ports": [
              "xpu_0/dina",
              "tx_intf_0/dina_from_xpu"
            ]
          },
          "xpu_0_gpio_status_lock_by_sig_valid": {
            "ports": [
              "xpu_0/gpio_status_lock_by_sig_valid",
              "rx_intf_0/gpio_status_lock_by_sig_valid"
            ]
          },
          "xpu_0_high_tx_allowed0": {
            "ports": [
              "xpu_0/high_tx_allowed0",
              "tx_intf_0/high_tx_allowed0"
            ]
          },
          "xpu_0_high_tx_allowed1": {
            "ports": [
              "xpu_0/high_tx_allowed1",
              "tx_intf_0/high_tx_allowed1"
            ]
          },
          "xpu_0_mac_addr": {
            "ports": [
              "xpu_0/mac_addr",
              "tx_intf_0/mac_addr"
            ]
          },
          "xpu_0_mute_adc_out_to_bb": {
            "ports": [
              "xpu_0/mute_adc_out_to_bb",
              "rx_intf_0/mute_adc_out_to_bb"
            ]
          },
          "xpu_0_retrans_in_progress": {
            "ports": [
              "xpu_0/retrans_in_progress",
              "tx_intf_0/retrans_in_progress"
            ]
          },
          "xpu_0_rssi_half_db": {
            "ports": [
              "xpu_0/rssi_half_db",
              "openofdm_rx_0/rssi_half_db"
            ]
          },
          "xpu_0_rssi_half_db_lock_by_sig_valid": {
            "ports": [
              "xpu_0/rssi_half_db_lock_by_sig_valid",
              "rx_intf_0/rssi_half_db_lock_by_sig_valid"
            ]
          },
          "xpu_0_start_retrans": {
            "ports": [
              "xpu_0/start_retrans",
              "tx_intf_0/start_retrans"
            ]
          },
          "xpu_0_tsf_pulse_1M": {
            "ports": [
              "xpu_0/tsf_pulse_1M",
              "rx_intf_0/tsf_pulse_1M",
              "tx_intf_0/tsf_pulse_1M"
            ]
          },
          "xpu_0_tsf_runtime_val": {
            "ports": [
              "xpu_0/tsf_runtime_val",
              "rx_intf_0/tsf_runtime_val"
            ]
          },
          "xpu_0_tx_bb_is_ongoing": {
            "ports": [
              "xpu_0/tx_bb_is_ongoing",
              "tx_intf_0/tx_bb_is_ongoing"
            ]
          },
          "xpu_0_tx_try_complete": {
            "ports": [
              "xpu_0/tx_try_complete",
              "tx_intf_0/tx_try_complete"
            ]
          },
          "xpu_0_wea": {
            "ports": [
              "xpu_0/wea",
              "tx_intf_0/wea_from_xpu"
            ]
          },
          "xpu_0_tx_status": {
            "ports": [
              "xpu_0/tx_status",
              "tx_intf_0/tx_status"
            ]
          },
          "xpu_0_high_tx_allowed2": {
            "ports": [
              "xpu_0/high_tx_allowed2",
              "tx_intf_0/high_tx_allowed2"
            ]
          },
          "xpu_0_high_tx_allowed3": {
            "ports": [
              "xpu_0/high_tx_allowed3",
              "tx_intf_0/high_tx_allowed3"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "blk_mem_gen_0/addra"
            ]
          },
          "blk_mem_gen_0_douta": {
            "ports": [
              "blk_mem_gen_0/douta",
              "xpu_0/git_rev"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "axi_i2s_adi_i2s": {
        "interface_ports": [
          "i2s",
          "axi_i2s_adi/i2s"
        ]
      },
      "openwifi_ip_M00_AXI1": {
        "interface_ports": [
          "openwifi_ip/M00_AXI1",
          "sys_ps7/S_AXI_HP3"
        ]
      },
      "axi_i2s_adi_dma_req_rx": {
        "interface_ports": [
          "sys_ps7/DMA2_REQ",
          "axi_i2s_adi/dma_req_rx"
        ]
      },
      "sys_ps7_DDR": {
        "interface_ports": [
          "ddr",
          "sys_ps7/DDR"
        ]
      },
      "axi_ad9361_dac_dma_m_src_axi": {
        "interface_ports": [
          "axi_hp2_interconnect/S00_AXI",
          "axi_ad9361_dac_dma/m_src_axi"
        ]
      },
      "axi_cpu_interconnect_M04_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M04_AXI",
          "axi_ad9361/s_axi"
        ]
      },
      "axi_cpu_interconnect_M05_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M05_AXI",
          "axi_ad9361_adc_dma/s_axi"
        ]
      },
      "openwifi_ip_M00_AXI": {
        "interface_ports": [
          "openwifi_ip/M00_AXI",
          "sys_ps7/S_AXI_ACP"
        ]
      },
      "sys_ps7_FIXED_IO": {
        "interface_ports": [
          "fixed_io",
          "sys_ps7/FIXED_IO"
        ]
      },
      "axi_ad9361_adc_dma_m_dest_axi": {
        "interface_ports": [
          "axi_hp1_interconnect/S00_AXI",
          "axi_ad9361_adc_dma/m_dest_axi"
        ]
      },
      "sys_ps7_DMA1_ACK": {
        "interface_ports": [
          "sys_ps7/DMA1_ACK",
          "axi_i2s_adi/dma_ack_tx"
        ]
      },
      "axi_hp2_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp2_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP2"
        ]
      },
      "axi_cpu_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_iic_fmc/S_AXI",
          "axi_cpu_interconnect/M03_AXI"
        ]
      },
      "axi_iic_main_IIC": {
        "interface_ports": [
          "axi_iic_main/IIC",
          "sys_i2c_mixer/upstream"
        ]
      },
      "sys_ps7_DMA2_ACK": {
        "interface_ports": [
          "sys_ps7/DMA2_ACK",
          "axi_i2s_adi/dma_ack_rx"
        ]
      },
      "axi_i2s_adi_dma_req_tx": {
        "interface_ports": [
          "sys_ps7/DMA1_REQ",
          "axi_i2s_adi/dma_req_tx"
        ]
      },
      "axi_iic_fmc_IIC": {
        "interface_ports": [
          "iic_fmc",
          "axi_iic_fmc/IIC"
        ]
      },
      "axi_hp1_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_hp1_interconnect/M00_AXI",
          "sys_ps7/S_AXI_HP1"
        ]
      },
      "sys_ps7_M_AXI_GP1": {
        "interface_ports": [
          "sys_ps7/M_AXI_GP1",
          "openwifi_ip/S00_AXI"
        ]
      },
      "S00_AXI_1": {
        "interface_ports": [
          "axi_cpu_interconnect/S00_AXI",
          "sys_ps7/M_AXI_GP0"
        ]
      },
      "axi_cpu_interconnect_M00_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M00_AXI",
          "axi_iic_main/S_AXI"
        ]
      },
      "axi_cpu_interconnect_M06_AXI": {
        "interface_ports": [
          "axi_cpu_interconnect/M06_AXI",
          "axi_ad9361_dac_dma/s_axi"
        ]
      },
      "axi_cpu_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_i2s_adi/s_axi",
          "axi_cpu_interconnect/M02_AXI"
        ]
      }
    },
    "nets": {
      "sys_cpu_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK0",
          "sys_rstgen/slowest_sync_clk",
          "sys_ps7/DMA0_ACLK",
          "axi_i2s_adi/dma_req_rx_aclk",
          "axi_i2s_adi/dma_req_tx_aclk",
          "sys_ps7/DMA1_ACLK",
          "sys_ps7/DMA2_ACLK",
          "sys_ps7/M_AXI_GP0_ACLK",
          "axi_cpu_interconnect/ACLK",
          "axi_cpu_interconnect/S00_ACLK",
          "axi_cpu_interconnect/M00_ACLK",
          "axi_iic_main/s_axi_aclk",
          "axi_cpu_interconnect/M01_ACLK",
          "axi_cpu_interconnect/M02_ACLK",
          "axi_cpu_interconnect/M03_ACLK",
          "axi_cpu_interconnect/M04_ACLK",
          "axi_cpu_interconnect/M05_ACLK",
          "axi_cpu_interconnect/M06_ACLK",
          "axi_i2s_adi/s_axi_aclk",
          "axi_iic_fmc/s_axi_aclk",
          "util_ad9361_tdd_sync/clk",
          "axi_ad9361/s_axi_aclk",
          "axi_ad9361_adc_dma/s_axi_aclk",
          "axi_ad9361_dac_dma/s_axi_aclk",
          "axi_hp1_interconnect/aclk",
          "sys_ps7/S_AXI_HP1_ACLK",
          "axi_ad9361_adc_dma/m_dest_axi_aclk",
          "axi_hp2_interconnect/aclk",
          "sys_ps7/S_AXI_HP2_ACLK",
          "axi_ad9361_dac_dma/m_src_axi_aclk"
        ]
      },
      "sys_200m_clk": {
        "ports": [
          "sys_ps7/FCLK_CLK1",
          "sys_audio_clkgen/clk_in1",
          "axi_ad9361/delay_clk"
        ]
      },
      "sys_cpu_reset": {
        "ports": [
          "sys_rstgen/peripheral_reset"
        ]
      },
      "sys_cpu_resetn": {
        "ports": [
          "sys_rstgen/peripheral_aresetn",
          "sys_audio_clkgen/resetn",
          "axi_i2s_adi/dma_req_tx_rstn",
          "axi_i2s_adi/dma_req_rx_rstn",
          "axi_cpu_interconnect/ARESETN",
          "axi_cpu_interconnect/S00_ARESETN",
          "axi_cpu_interconnect/M00_ARESETN",
          "axi_iic_main/s_axi_aresetn",
          "axi_cpu_interconnect/M01_ARESETN",
          "axi_cpu_interconnect/M02_ARESETN",
          "axi_cpu_interconnect/M03_ARESETN",
          "axi_cpu_interconnect/M04_ARESETN",
          "axi_cpu_interconnect/M05_ARESETN",
          "axi_cpu_interconnect/M06_ARESETN",
          "axi_i2s_adi/s_axi_aresetn",
          "axi_iic_fmc/s_axi_aresetn",
          "util_ad9361_tdd_sync/rstn",
          "util_ad9361_divclk_reset/ext_reset_in",
          "axi_ad9361_adc_dma/m_dest_axi_aresetn",
          "axi_ad9361_dac_dma/m_src_axi_aresetn",
          "axi_ad9361/s_axi_aresetn",
          "axi_ad9361_adc_dma/s_axi_aresetn",
          "axi_ad9361_dac_dma/s_axi_aresetn",
          "axi_hp1_interconnect/aresetn",
          "axi_hp2_interconnect/aresetn"
        ]
      },
      "sys_ps7_FCLK_RESET0_N": {
        "ports": [
          "sys_ps7/FCLK_RESET0_N",
          "sys_rstgen/ext_reset_in"
        ]
      },
      "gpio_i_1": {
        "ports": [
          "gpio_i",
          "sys_ps7/GPIO_I"
        ]
      },
      "sys_ps7_GPIO_O": {
        "ports": [
          "sys_ps7/GPIO_O",
          "gpio_o"
        ]
      },
      "sys_ps7_GPIO_T": {
        "ports": [
          "sys_ps7/GPIO_T",
          "gpio_t"
        ]
      },
      "iic_mux_scl_i_1": {
        "ports": [
          "iic_mux_scl_i",
          "sys_i2c_mixer/downstream_scl_I"
        ]
      },
      "sys_i2c_mixer_downstream_scl_O": {
        "ports": [
          "sys_i2c_mixer/downstream_scl_O",
          "iic_mux_scl_o"
        ]
      },
      "sys_i2c_mixer_downstream_scl_T": {
        "ports": [
          "sys_i2c_mixer/downstream_scl_T",
          "iic_mux_scl_t"
        ]
      },
      "iic_mux_sda_i_1": {
        "ports": [
          "iic_mux_sda_i",
          "sys_i2c_mixer/downstream_sda_I"
        ]
      },
      "sys_i2c_mixer_downstream_sda_O": {
        "ports": [
          "sys_i2c_mixer/downstream_sda_O",
          "iic_mux_sda_o"
        ]
      },
      "sys_i2c_mixer_downstream_sda_T": {
        "ports": [
          "sys_i2c_mixer/downstream_sda_T",
          "iic_mux_sda_t"
        ]
      },
      "sys_logic_inv_Res": {
        "ports": [
          "sys_logic_inv/Res",
          "sys_ps7/USB0_VBUS_PWRFAULT"
        ]
      },
      "otg_vbusoc_1": {
        "ports": [
          "otg_vbusoc",
          "sys_logic_inv/Op1"
        ]
      },
      "sys_ps7_SPI0_SS2_O": {
        "ports": [
          "sys_ps7/SPI0_SS2_O",
          "spi0_csn_2_o"
        ]
      },
      "sys_ps7_SPI0_SS1_O": {
        "ports": [
          "sys_ps7/SPI0_SS1_O",
          "spi0_csn_1_o"
        ]
      },
      "sys_ps7_SPI0_SS_O": {
        "ports": [
          "sys_ps7/SPI0_SS_O",
          "spi0_csn_0_o"
        ]
      },
      "spi0_csn_i_1": {
        "ports": [
          "spi0_csn_i",
          "sys_ps7/SPI0_SS_I"
        ]
      },
      "spi0_clk_i_1": {
        "ports": [
          "spi0_clk_i",
          "sys_ps7/SPI0_SCLK_I"
        ]
      },
      "sys_ps7_SPI0_SCLK_O": {
        "ports": [
          "sys_ps7/SPI0_SCLK_O",
          "spi0_clk_o"
        ]
      },
      "spi0_sdo_i_1": {
        "ports": [
          "spi0_sdo_i",
          "sys_ps7/SPI0_MOSI_I"
        ]
      },
      "sys_ps7_SPI0_MOSI_O": {
        "ports": [
          "sys_ps7/SPI0_MOSI_O",
          "spi0_sdo_o"
        ]
      },
      "spi0_sdi_i_1": {
        "ports": [
          "spi0_sdi_i",
          "sys_ps7/SPI0_MISO_I"
        ]
      },
      "sys_ps7_SPI1_SS2_O": {
        "ports": [
          "sys_ps7/SPI1_SS2_O",
          "spi1_csn_2_o"
        ]
      },
      "sys_ps7_SPI1_SS1_O": {
        "ports": [
          "sys_ps7/SPI1_SS1_O",
          "spi1_csn_1_o"
        ]
      },
      "sys_ps7_SPI1_SS_O": {
        "ports": [
          "sys_ps7/SPI1_SS_O",
          "spi1_csn_0_o"
        ]
      },
      "spi1_csn_i_1": {
        "ports": [
          "spi1_csn_i",
          "sys_ps7/SPI1_SS_I"
        ]
      },
      "spi1_clk_i_1": {
        "ports": [
          "spi1_clk_i",
          "sys_ps7/SPI1_SCLK_I"
        ]
      },
      "sys_ps7_SPI1_SCLK_O": {
        "ports": [
          "sys_ps7/SPI1_SCLK_O",
          "spi1_clk_o"
        ]
      },
      "spi1_sdo_i_1": {
        "ports": [
          "spi1_sdo_i",
          "sys_ps7/SPI1_MOSI_I"
        ]
      },
      "sys_ps7_SPI1_MOSI_O": {
        "ports": [
          "sys_ps7/SPI1_MOSI_O",
          "spi1_sdo_o"
        ]
      },
      "spi1_sdi_i_1": {
        "ports": [
          "spi1_sdi_i",
          "sys_ps7/SPI1_MISO_I"
        ]
      },
      "sys_audio_clkgen_clk_out1": {
        "ports": [
          "sys_audio_clkgen/clk_out1",
          "i2s_mclk",
          "axi_i2s_adi/data_clk_i"
        ]
      },
      "sys_concat_intc_dout": {
        "ports": [
          "sys_concat_intc/dout",
          "sys_ps7/IRQ_F2P"
        ]
      },
      "axi_iic_main_iic2intc_irpt": {
        "ports": [
          "axi_iic_main/iic2intc_irpt",
          "sys_concat_intc/In14"
        ]
      },
      "GND_1_dout": {
        "ports": [
          "GND_1/dout",
          "sys_concat_intc/In10",
          "sys_concat_intc/In9",
          "sys_concat_intc/In8",
          "sys_concat_intc/In0"
        ]
      },
      "axi_iic_fmc_iic2intc_irpt": {
        "ports": [
          "axi_iic_fmc/iic2intc_irpt",
          "sys_concat_intc/In11"
        ]
      },
      "axi_ad9361_l_clk": {
        "ports": [
          "axi_ad9361/l_clk",
          "axi_ad9361/clk",
          "util_ad9361_divclk/clk",
          "util_ad9361_adc_fifo/din_clk",
          "axi_ad9361_dac_fifo/dout_clk"
        ]
      },
      "rx_clk_in_p_1": {
        "ports": [
          "rx_clk_in_p",
          "axi_ad9361/rx_clk_in_p"
        ]
      },
      "rx_clk_in_n_1": {
        "ports": [
          "rx_clk_in_n",
          "axi_ad9361/rx_clk_in_n"
        ]
      },
      "rx_frame_in_p_1": {
        "ports": [
          "rx_frame_in_p",
          "axi_ad9361/rx_frame_in_p"
        ]
      },
      "rx_frame_in_n_1": {
        "ports": [
          "rx_frame_in_n",
          "axi_ad9361/rx_frame_in_n"
        ]
      },
      "rx_data_in_p_1": {
        "ports": [
          "rx_data_in_p",
          "axi_ad9361/rx_data_in_p"
        ]
      },
      "rx_data_in_n_1": {
        "ports": [
          "rx_data_in_n",
          "axi_ad9361/rx_data_in_n"
        ]
      },
      "axi_ad9361_tx_clk_out_p": {
        "ports": [
          "axi_ad9361/tx_clk_out_p",
          "tx_clk_out_p"
        ]
      },
      "axi_ad9361_tx_clk_out_n": {
        "ports": [
          "axi_ad9361/tx_clk_out_n",
          "tx_clk_out_n"
        ]
      },
      "axi_ad9361_tx_frame_out_p": {
        "ports": [
          "axi_ad9361/tx_frame_out_p",
          "tx_frame_out_p"
        ]
      },
      "axi_ad9361_tx_frame_out_n": {
        "ports": [
          "axi_ad9361/tx_frame_out_n",
          "tx_frame_out_n"
        ]
      },
      "axi_ad9361_tx_data_out_p": {
        "ports": [
          "axi_ad9361/tx_data_out_p",
          "tx_data_out_p"
        ]
      },
      "axi_ad9361_tx_data_out_n": {
        "ports": [
          "axi_ad9361/tx_data_out_n",
          "tx_data_out_n"
        ]
      },
      "axi_ad9361_enable": {
        "ports": [
          "axi_ad9361/enable",
          "enable"
        ]
      },
      "axi_ad9361_txnrx": {
        "ports": [
          "axi_ad9361/txnrx",
          "txnrx"
        ]
      },
      "up_enable_1": {
        "ports": [
          "up_enable",
          "axi_ad9361/up_enable"
        ]
      },
      "up_txnrx_1": {
        "ports": [
          "up_txnrx",
          "axi_ad9361/up_txnrx"
        ]
      },
      "util_ad9361_tdd_sync_sync_out": {
        "ports": [
          "util_ad9361_tdd_sync/sync_out",
          "axi_ad9361/tdd_sync",
          "tdd_sync_o"
        ]
      },
      "axi_ad9361_tdd_sync_cntr": {
        "ports": [
          "axi_ad9361/tdd_sync_cntr",
          "util_ad9361_tdd_sync/sync_mode",
          "tdd_sync_t"
        ]
      },
      "tdd_sync_i_1": {
        "ports": [
          "tdd_sync_i",
          "util_ad9361_tdd_sync/sync_in"
        ]
      },
      "axi_ad9361_adc_r1_mode": {
        "ports": [
          "axi_ad9361/adc_r1_mode",
          "util_ad9361_divclk_sel_concat/In0"
        ]
      },
      "axi_ad9361_dac_r1_mode": {
        "ports": [
          "axi_ad9361/dac_r1_mode",
          "util_ad9361_divclk_sel_concat/In1"
        ]
      },
      "util_ad9361_divclk_sel_concat_dout": {
        "ports": [
          "util_ad9361_divclk_sel_concat/dout",
          "util_ad9361_divclk_sel/Op1"
        ]
      },
      "util_ad9361_divclk_sel_Res": {
        "ports": [
          "util_ad9361_divclk_sel/Res",
          "util_ad9361_divclk/clk_sel"
        ]
      },
      "util_ad9361_divclk_clk_out": {
        "ports": [
          "util_ad9361_divclk/clk_out",
          "util_ad9361_divclk_reset/slowest_sync_clk",
          "util_ad9361_adc_fifo/dout_clk",
          "util_ad9361_adc_pack/clk",
          "axi_ad9361_adc_dma/fifo_wr_clk",
          "axi_ad9361_dac_fifo/din_clk",
          "util_ad9361_dac_upack/clk",
          "axi_ad9361_dac_dma/m_axis_aclk",
          "openwifi_ip/adc_clk"
        ]
      },
      "axi_ad9361_rst": {
        "ports": [
          "axi_ad9361/rst",
          "util_ad9361_adc_fifo/din_rst",
          "axi_ad9361_dac_fifo/dout_rst"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_aresetn": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_aresetn",
          "util_ad9361_adc_fifo/dout_rstn",
          "axi_ad9361_dac_fifo/din_rstn"
        ]
      },
      "axi_ad9361_adc_enable_i0": {
        "ports": [
          "axi_ad9361/adc_enable_i0",
          "util_ad9361_adc_fifo/din_enable_0"
        ]
      },
      "axi_ad9361_adc_valid_i0": {
        "ports": [
          "axi_ad9361/adc_valid_i0",
          "util_ad9361_adc_fifo/din_valid_0"
        ]
      },
      "axi_ad9361_adc_data_i0": {
        "ports": [
          "axi_ad9361/adc_data_i0",
          "util_ad9361_adc_fifo/din_data_0"
        ]
      },
      "axi_ad9361_adc_enable_q0": {
        "ports": [
          "axi_ad9361/adc_enable_q0",
          "util_ad9361_adc_fifo/din_enable_1"
        ]
      },
      "axi_ad9361_adc_valid_q0": {
        "ports": [
          "axi_ad9361/adc_valid_q0",
          "util_ad9361_adc_fifo/din_valid_1"
        ]
      },
      "axi_ad9361_adc_data_q0": {
        "ports": [
          "axi_ad9361/adc_data_q0",
          "util_ad9361_adc_fifo/din_data_1"
        ]
      },
      "axi_ad9361_adc_enable_i1": {
        "ports": [
          "axi_ad9361/adc_enable_i1",
          "util_ad9361_adc_fifo/din_enable_2"
        ]
      },
      "axi_ad9361_adc_valid_i1": {
        "ports": [
          "axi_ad9361/adc_valid_i1",
          "util_ad9361_adc_fifo/din_valid_2"
        ]
      },
      "axi_ad9361_adc_data_i1": {
        "ports": [
          "axi_ad9361/adc_data_i1",
          "util_ad9361_adc_fifo/din_data_2"
        ]
      },
      "axi_ad9361_adc_enable_q1": {
        "ports": [
          "axi_ad9361/adc_enable_q1",
          "util_ad9361_adc_fifo/din_enable_3"
        ]
      },
      "axi_ad9361_adc_valid_q1": {
        "ports": [
          "axi_ad9361/adc_valid_q1",
          "util_ad9361_adc_fifo/din_valid_3"
        ]
      },
      "axi_ad9361_adc_data_q1": {
        "ports": [
          "axi_ad9361/adc_data_q1",
          "util_ad9361_adc_fifo/din_data_3"
        ]
      },
      "util_ad9361_adc_fifo_din_ovf": {
        "ports": [
          "util_ad9361_adc_fifo/din_ovf",
          "axi_ad9361/adc_dovf"
        ]
      },
      "util_ad9361_divclk_reset_peripheral_reset": {
        "ports": [
          "util_ad9361_divclk_reset/peripheral_reset",
          "util_ad9361_adc_pack/reset",
          "util_ad9361_dac_upack/reset",
          "openwifi_ip/adc_rst"
        ]
      },
      "util_ad9361_adc_fifo_dout_valid_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_valid_0",
          "util_ad9361_adc_pack/fifo_wr_en"
        ]
      },
      "util_ad9361_adc_pack_fifo_wr_overflow": {
        "ports": [
          "util_ad9361_adc_pack/fifo_wr_overflow",
          "util_ad9361_adc_fifo/dout_ovf"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_0",
          "util_ad9361_adc_pack/enable_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_0": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_0",
          "util_ad9361_adc_pack/fifo_wr_data_0"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_1",
          "util_ad9361_adc_pack/enable_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_1": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_1",
          "util_ad9361_adc_pack/fifo_wr_data_1"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_2",
          "util_ad9361_adc_pack/enable_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_2": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_2",
          "util_ad9361_adc_pack/fifo_wr_data_2"
        ]
      },
      "util_ad9361_adc_fifo_dout_enable_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_enable_3",
          "util_ad9361_adc_pack/enable_3"
        ]
      },
      "util_ad9361_adc_fifo_dout_data_3": {
        "ports": [
          "util_ad9361_adc_fifo/dout_data_3",
          "util_ad9361_adc_pack/fifo_wr_data_3"
        ]
      },
      "axi_ad9361_dac_enable_i0": {
        "ports": [
          "axi_ad9361/dac_enable_i0",
          "axi_ad9361_dac_fifo/dout_enable_0"
        ]
      },
      "axi_ad9361_dac_valid_i0": {
        "ports": [
          "axi_ad9361/dac_valid_i0",
          "axi_ad9361_dac_fifo/dout_valid_0"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_0": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_0",
          "axi_ad9361/dac_data_i0"
        ]
      },
      "axi_ad9361_dac_enable_q0": {
        "ports": [
          "axi_ad9361/dac_enable_q0",
          "axi_ad9361_dac_fifo/dout_enable_1"
        ]
      },
      "axi_ad9361_dac_valid_q0": {
        "ports": [
          "axi_ad9361/dac_valid_q0",
          "axi_ad9361_dac_fifo/dout_valid_1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_1": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_1",
          "axi_ad9361/dac_data_q0"
        ]
      },
      "axi_ad9361_dac_enable_i1": {
        "ports": [
          "axi_ad9361/dac_enable_i1",
          "axi_ad9361_dac_fifo/dout_enable_2"
        ]
      },
      "axi_ad9361_dac_valid_i1": {
        "ports": [
          "axi_ad9361/dac_valid_i1",
          "axi_ad9361_dac_fifo/dout_valid_2"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_2": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_2",
          "axi_ad9361/dac_data_i1"
        ]
      },
      "axi_ad9361_dac_enable_q1": {
        "ports": [
          "axi_ad9361/dac_enable_q1",
          "axi_ad9361_dac_fifo/dout_enable_3"
        ]
      },
      "axi_ad9361_dac_valid_q1": {
        "ports": [
          "axi_ad9361/dac_valid_q1",
          "axi_ad9361_dac_fifo/dout_valid_3"
        ]
      },
      "axi_ad9361_dac_fifo_dout_data_3": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_data_3",
          "axi_ad9361/dac_data_q1"
        ]
      },
      "axi_ad9361_dac_fifo_dout_unf": {
        "ports": [
          "axi_ad9361_dac_fifo/dout_unf",
          "axi_ad9361/dac_dunf"
        ]
      },
      "axi_ad9361_dac_fifo_din_valid_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_valid_0",
          "util_ad9361_dac_upack/fifo_rd_en"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_underflow": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_underflow",
          "axi_ad9361_dac_fifo/din_unf"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_0": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_0",
          "util_ad9361_dac_upack/enable_0"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_valid": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_valid",
          "axi_ad9361_dac_fifo/din_valid_in_0",
          "axi_ad9361_dac_fifo/din_valid_in_1",
          "axi_ad9361_dac_fifo/din_valid_in_2",
          "axi_ad9361_dac_fifo/din_valid_in_3"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_0": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_0",
          "axi_ad9361_dac_fifo/din_data_0"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_1": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_1",
          "util_ad9361_dac_upack/enable_1"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_1": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_1",
          "axi_ad9361_dac_fifo/din_data_1"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_2": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_2",
          "util_ad9361_dac_upack/enable_2"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_2": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_2",
          "axi_ad9361_dac_fifo/din_data_2"
        ]
      },
      "axi_ad9361_dac_fifo_din_enable_3": {
        "ports": [
          "axi_ad9361_dac_fifo/din_enable_3",
          "util_ad9361_dac_upack/enable_3"
        ]
      },
      "util_ad9361_dac_upack_fifo_rd_data_3": {
        "ports": [
          "util_ad9361_dac_upack/fifo_rd_data_3",
          "axi_ad9361_dac_fifo/din_data_3"
        ]
      },
      "axi_ad9361_adc_dma_irq": {
        "ports": [
          "axi_ad9361_adc_dma/irq",
          "sys_concat_intc/In13"
        ]
      },
      "axi_ad9361_dac_dma_irq": {
        "ports": [
          "axi_ad9361_dac_dma/irq",
          "sys_concat_intc/In12"
        ]
      },
      "gpio_status_1": {
        "ports": [
          "gpio_status",
          "openwifi_ip/gpio_status"
        ]
      },
      "sys_ps7_FCLK_CLK2": {
        "ports": [
          "sys_ps7/FCLK_CLK2",
          "sys_ps7/S_AXI_HP3_ACLK",
          "sys_ps7/S_AXI_ACP_ACLK",
          "sys_ps7/M_AXI_GP1_ACLK",
          "openwifi_ip/m_axi_mm2s_aclk"
        ]
      },
      "ext_reset_in_1": {
        "ports": [
          "sys_ps7/FCLK_RESET2_N",
          "openwifi_ip/ext_reset_in"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr_en": {
        "ports": [
          "util_ad9361_adc_pack/packed_fifo_wr_en",
          "axi_ad9361_adc_dma/fifo_wr_en",
          "openwifi_ip/adc_valid"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr_data": {
        "ports": [
          "util_ad9361_adc_pack/packed_fifo_wr_data",
          "axi_ad9361_adc_dma/fifo_wr_din",
          "openwifi_ip/adc_data"
        ]
      },
      "axi_ad9361_adc_dma_fifo_wr_overflow": {
        "ports": [
          "axi_ad9361_adc_dma/fifo_wr_overflow",
          "util_ad9361_adc_pack/packed_fifo_wr_overflow"
        ]
      },
      "util_ad9361_adc_pack_packed_fifo_wr_sync": {
        "ports": [
          "util_ad9361_adc_pack/packed_fifo_wr_sync",
          "axi_ad9361_adc_dma/fifo_wr_sync"
        ]
      },
      "openwifi_ip_dac_data": {
        "ports": [
          "openwifi_ip/dac_data",
          "util_ad9361_dac_upack/s_axis_data"
        ]
      },
      "openwifi_ip_dac_valid": {
        "ports": [
          "openwifi_ip/dac_valid",
          "util_ad9361_dac_upack/s_axis_valid"
        ]
      },
      "util_ad9361_dac_upack_s_axis_ready": {
        "ports": [
          "util_ad9361_dac_upack/s_axis_ready",
          "openwifi_ip/dac_ready"
        ]
      },
      "axi_ad9361_dac_dma_m_axis_data": {
        "ports": [
          "axi_ad9361_dac_dma/m_axis_data",
          "openwifi_ip/dma_data"
        ]
      },
      "dma_valid_1": {
        "ports": [
          "axi_ad9361_dac_dma/m_axis_valid",
          "openwifi_ip/dma_valid"
        ]
      },
      "openwifi_ip_dma_ready": {
        "ports": [
          "openwifi_ip/dma_ready",
          "axi_ad9361_dac_dma/m_axis_ready"
        ]
      },
      "openwifi_ip_mm2s_introut": {
        "ports": [
          "openwifi_ip/mm2s_introut",
          "sys_concat_intc/In6"
        ]
      },
      "openwifi_ip_mm2s_introut1": {
        "ports": [
          "openwifi_ip/mm2s_introut1",
          "sys_concat_intc/In2"
        ]
      },
      "openwifi_ip_rx_pkt_intr": {
        "ports": [
          "openwifi_ip/rx_pkt_intr",
          "sys_concat_intc/In1"
        ]
      },
      "openwifi_ip_s2mm_introut": {
        "ports": [
          "openwifi_ip/s2mm_introut",
          "sys_concat_intc/In3"
        ]
      },
      "openwifi_ip_s2mm_introut1": {
        "ports": [
          "openwifi_ip/s2mm_introut1",
          "sys_concat_intc/In7"
        ]
      },
      "openwifi_ip_tx_itrpt0": {
        "ports": [
          "openwifi_ip/tx_itrpt0",
          "sys_concat_intc/In4"
        ]
      },
      "openwifi_ip_tx_itrpt1": {
        "ports": [
          "openwifi_ip/tx_itrpt1",
          "sys_concat_intc/In5"
        ]
      }
    },
    "addressing": {
      "/sys_ps7": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ad9361_adc_dma_axi_lite": {
                "address_block": "/axi_ad9361_adc_dma/s_axi/axi_lite",
                "offset": "0x7C400000",
                "range": "64K"
              },
              "SEG_axi_ad9361_axi_lite": {
                "address_block": "/axi_ad9361/s_axi/axi_lite",
                "offset": "0x79020000",
                "range": "64K"
              },
              "SEG_axi_ad9361_dac_dma_axi_lite": {
                "address_block": "/axi_ad9361_dac_dma/s_axi/axi_lite",
                "offset": "0x7C420000",
                "range": "64K"
              },
              "SEG_axi_dma_0_Reg": {
                "address_block": "/openwifi_ip/axi_dma_0/S_AXI_LITE/Reg",
                "offset": "0x80400000",
                "range": "64K"
              },
              "SEG_axi_dma_1_Reg": {
                "address_block": "/openwifi_ip/axi_dma_1/S_AXI_LITE/Reg",
                "offset": "0x80410000",
                "range": "64K"
              },
              "SEG_axi_iic_fmc_Reg": {
                "address_block": "/axi_iic_fmc/S_AXI/Reg",
                "offset": "0x41620000",
                "range": "64K"
              },
              "SEG_data_axi_i2s_adi": {
                "address_block": "/axi_i2s_adi/s_axi/axi_lite",
                "offset": "0x77600000",
                "range": "64K"
              },
              "SEG_data_axi_iic_main": {
                "address_block": "/axi_iic_main/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "4K"
              },
              "SEG_openofdm_rx_0_reg0": {
                "address_block": "/openwifi_ip/openofdm_rx_0/s00_axi/reg0",
                "offset": "0x83C30000",
                "range": "64K"
              },
              "SEG_openofdm_tx_0_reg0": {
                "address_block": "/openwifi_ip/openofdm_tx_0/s00_axi/reg0",
                "offset": "0x83C10000",
                "range": "64K"
              },
              "SEG_rx_intf_0_reg0": {
                "address_block": "/openwifi_ip/rx_intf_0/s00_axi/reg0",
                "offset": "0x83C20000",
                "range": "64K"
              },
              "SEG_tx_intf_0_reg0": {
                "address_block": "/openwifi_ip/tx_intf_0/s00_axi/reg0",
                "offset": "0x83C00000",
                "range": "64K"
              },
              "SEG_xpu_0_reg0": {
                "address_block": "/openwifi_ip/xpu_0/s00_axi/reg0",
                "offset": "0x83C40000",
                "range": "64K"
              }
            }
          }
        }
      },
      "/axi_ad9361_adc_dma": {
        "address_spaces": {
          "m_dest_axi": {
            "range": "512M",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP1_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP1/HP1_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/axi_ad9361_dac_dma": {
        "address_spaces": {
          "m_src_axi": {
            "range": "512M",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP2_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP2/HP2_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/openwifi_ip/axi_dma_0": {
        "address_spaces": {
          "Data_SG": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP3_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP3_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_HP3_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_HP3/HP3_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              }
            }
          }
        }
      },
      "/openwifi_ip/axi_dma_1": {
        "address_spaces": {
          "Data_SG": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_sys_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_sys_ps7_ACP_IOP": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP0": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP1": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1",
                "offset": "0x80000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_MM2S": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_sys_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_sys_ps7_ACP_IOP": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP0": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP1": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1",
                "offset": "0x80000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          },
          "Data_S2MM": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_sys_ps7_ACP_DDR_LOWOCM": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_DDR_LOWOCM",
                "offset": "0x00000000",
                "range": "512M"
              },
              "SEG_sys_ps7_ACP_QSPI_LINEAR": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_QSPI_LINEAR",
                "offset": "0xFC000000",
                "range": "16M"
              },
              "SEG_sys_ps7_ACP_IOP": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_IOP",
                "offset": "0xE0000000",
                "range": "4M",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP0": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP0",
                "offset": "0x40000000",
                "range": "1G",
                "is_excluded": "TRUE"
              },
              "SEG_sys_ps7_ACP_M_AXI_GP1": {
                "address_block": "/sys_ps7/S_AXI_ACP/ACP_M_AXI_GP1",
                "offset": "0x80000000",
                "range": "1G",
                "is_excluded": "TRUE"
              }
            }
          }
        }
      }
    }
  }
}