strict digraph "" {
	node [label="\N"];
	"1141:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fd7734d5550>",
		def_var="['read_arbitration_lost_capture_reg']",
		fillcolor=deepskyblue,
		label="1141:AS
read_arbitration_lost_capture_reg = read & extended_mode & (addr == 8'd11);",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['read', 'extended_mode', 'addr']"];
}
