// Seed: 2501370878
module module_0 (
    output tri1 id_0,
    input uwire id_1,
    input supply0 id_2
    , id_5,
    output uwire id_3
);
  assign id_3 = (1 && 1);
  assign module_1.type_10 = 0;
  assign id_5 = id_2;
  integer module_0;
  wire id_6;
  assign id_0 = 1;
  assign id_5 = 1 | 1;
  always @(1'b0 or negedge 1) begin : LABEL_0
    fork
      #1 id_3 = 1;
      id_7;
    join
  end
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    output wand id_2,
    input supply0 id_3,
    input wand id_4,
    output tri1 id_5
);
  wor id_7;
  initial begin : LABEL_0
    id_7 = id_3;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_2
  );
endmodule
