
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.1 <build 99559>)
| Date         : Mon Aug 14 17:04:17 2023
| Design       : m1_soc_top
| Device       : PGL50H
| Speed Grade  : -6
| Package      : FBG484
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                              
*************************************************************************************************************************************************************************************************************
                                                                                                                               Clock   Non-clock                                                             
 Clock                                                                    Period       Waveform       Type                     Loads       Loads  Sources                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                  20.000       {0 10}         Declared                   369           8  {sys_clk}                                                  
   ddrphy_clkin                                                           10.000       {0 5}          Generated (sys_clk)       4404           0  {u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV}                 
   ioclk0                                                                 2.500        {0 1.25}       Generated (sys_clk)         11           0  {u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT}               
   ioclk1                                                                 2.500        {0 1.25}       Generated (sys_clk)         27           1  {u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT}               
   ioclk2                                                                 2.500        {0 1.25}       Generated (sys_clk)          2           0  {u_DDR3_50H/I_GTP_IOCLKBUF_2/gopclkgate/OUT}               
   ioclk_gate_clk                                                         10.000       {0 5}          Generated (sys_clk)          1           0  {u_DDR3_50H/u_clkbufg_gate/gopclkbufg/CLKOUT}              
   HCLK                                                                   8.000        {0 4}          Generated (sys_clk)          0           0  {u_pll/u_pll_e3/goppll/CLKOUT0}                            
   cfg_clk                                                                100.000      {0 50}         Generated (sys_clk)        237           0  {u_pll/u_pll_e3/goppll/CLKOUT1}                            
   clk_25M                                                                40.000       {0 20}         Generated (sys_clk)          7           0  {u_pll/u_pll_e3/goppll/CLKOUT2}                            
 rx_clki                                                                  8.000        {0 4}          Declared                     0           0  {rx_clki}                                                  
 cmos1_pclk                                                               11.900       {0 5.95}       Declared                    40           1  {cmos1_pclk}                                               
   cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  23.800       {0 11.9}       Generated (cmos1_pclk)     216           1  {ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
 cmos2_pclk                                                               11.900       {0 5.95}       Declared                    40           1  {cmos2_pclk}                                               
   cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred  23.800       {0 11.9}       Generated (cmos2_pclk)     108           0  {ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV} 
=============================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
 ref_clk                       asynchronous               sys_clk                                   
 ioclk0                        asynchronous               ioclk0                                    
 ioclk1                        asynchronous               ioclk1                                    
 ioclk2                        asynchronous               ioclk2                                    
 ioclk_gate_clk                asynchronous               ioclk_gate_clk                            
 ddrphy_clkin                  asynchronous               ddrphy_clkin                              
 HCLK                          asynchronous               HCLK                                      
 cfg_clk                       asynchronous               cfg_clk                                   
 clk_25M                       asynchronous               clk_25M                                   
 cmos1_pclk                    asynchronous               cmos1_pclk                                
 cmos2_pclk                    asynchronous               cmos2_pclk                                
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                     50.000 MHz     195.274 MHz         20.000          5.121         14.879
 cmos1_pclk                  84.034 MHz     275.710 MHz         11.900          3.627          8.273
 cmos2_pclk                  84.034 MHz     330.142 MHz         11.900          3.029          8.871
 ddrphy_clkin               100.000 MHz     119.090 MHz         10.000          8.397          1.603
 ioclk0                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 ioclk1                     400.000 MHz    1237.624 MHz          2.500          0.808          1.692
 cfg_clk                     10.000 MHz     177.117 MHz        100.000          5.646         94.354
 clk_25M                     25.000 MHz     316.957 MHz         40.000          3.155         36.845
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     190.658 MHz         23.800          5.245         18.555
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                             42.017 MHz     202.922 MHz         23.800          4.928         18.872
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     14.879       0.000              0           1555
 cmos1_pclk             cmos1_pclk                   8.273       0.000              0             59
 cmos2_pclk             cmos2_pclk                   8.871       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 1.603       0.000              0          15018
 ioclk0                 ioclk0                       1.692       0.000              0             24
 ioclk1                 ioclk1                       1.692       0.000              0             72
 cfg_clk                cfg_clk                     94.354       0.000              0           1104
 clk_25M                clk_25M                     36.845       0.000              0             31
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.555       0.000              0            211
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    18.872       0.000              0            635
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.239       0.000              0           1555
 cmos1_pclk             cmos1_pclk                   0.201       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.449       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 0.053       0.000              0          15018
 ioclk0                 ioclk0                       0.450       0.000              0             24
 ioclk1                 ioclk1                       0.450       0.000              0             72
 cfg_clk                cfg_clk                      0.340       0.000              0           1104
 clk_25M                clk_25M                      0.428       0.000              0             31
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.342       0.000              0            211
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.343       0.000              0            635
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     15.583       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 4.837       0.000              0           2223
 cfg_clk                cfg_clk                     97.082       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.496       0.000              0             45
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.187       0.000              0             16
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.274       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 0.434       0.000              0           2223
 cfg_clk                cfg_clk                      1.415       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.821       0.000              0             45
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.705       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0            369
 cmos1_pclk                                          5.330       0.000              0             40
 cmos2_pclk                                          5.330       0.000              0             40
 ddrphy_clkin                                        3.100       0.000              0           4404
 ioclk0                                              0.397       0.000              0             11
 ioclk1                                              0.397       0.000              0             27
 ioclk2                                              0.397       0.000              0              2
 ioclk_gate_clk                                      4.580       0.000              0              1
 cfg_clk                                            49.102       0.000              0            237
 clk_25M                                            19.380       0.000              0              7
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.002       0.000              0            108
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.383       0.000              0            216
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.376       0.000              0           1555
 cmos1_pclk             cmos1_pclk                   9.204       0.000              0             59
 cmos2_pclk             cmos2_pclk                   9.691       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                 4.030       0.000              0          15018
 ioclk0                 ioclk0                       1.834       0.000              0             24
 ioclk1                 ioclk1                       1.834       0.000              0             72
 cfg_clk                cfg_clk                     96.007       0.000              0           1104
 clk_25M                clk_25M                     37.723       0.000              0             31
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.092       0.000              0            211
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    20.160       0.000              0            635
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.241       0.000              0           1555
 cmos1_pclk             cmos1_pclk                   0.111       0.000              0             59
 cmos2_pclk             cmos2_pclk                   0.251       0.000              0             59
 ddrphy_clkin           ddrphy_clkin                -0.004      -0.004              1          15018
 ioclk0                 ioclk0                       0.383       0.000              0             24
 ioclk1                 ioclk1                       0.383       0.000              0             72
 cfg_clk                cfg_clk                      0.252       0.000              0           1104
 clk_25M                clk_25M                      0.335       0.000              0             31
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.259       0.000              0            211
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.267       0.000              0            635
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     16.833       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 6.225       0.000              0           2223
 cfg_clk                cfg_clk                     97.882       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    22.132       0.000              0             45
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    21.984       0.000              0             16
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.292       0.000              0            344
 ddrphy_clkin           ddrphy_clkin                 0.270       0.000              0           2223
 cfg_clk                cfg_clk                      1.044       0.000              0              1
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.624       0.000              0             45
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                        cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                     0.522       0.000              0             16
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.504       0.000              0            369
 cmos1_pclk                                          5.454       0.000              0             40
 cmos2_pclk                                          5.454       0.000              0             40
 ddrphy_clkin                                        3.480       0.000              0           4404
 ioclk0                                              0.568       0.000              0             11
 ioclk1                                              0.568       0.000              0             27
 ioclk2                                              0.568       0.000              0              2
 ioclk_gate_clk                                      4.664       0.000              0              1
 cfg_clk                                            49.282       0.000              0            237
 clk_25M                                            19.504       0.000              0              7
 cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    11.182       0.000              0            108
 cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
                                                    10.687       0.000              0            216
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.469
  Launch Clock Delay      :  4.088
  Clock Pessimism Removal :  0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.634       4.088         nt_sys_clk       
 CLMA_182_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK

 CLMA_182_320/Q3                   tco                   0.288       4.376 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.264       4.640         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_182_316/Y2                   td                    0.487       5.127 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.483       5.610         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
 CLMS_174_321/Y2                   td                    0.210       5.820 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.442       6.262         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
 CLMS_174_329/Y2                   td                    0.210       6.472 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.120       6.592         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
 CLMS_174_329/Y0                   td                    0.210       6.802 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.270       7.072         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_174_325/Y3                   td                    0.468       7.540 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=5)        0.484       8.024         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_182_320/CECO                 td                    0.184       8.208 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CEOUT
                                   net (fanout=2)        0.000       8.208         ntR1137          
 CLMA_182_324/CECI                                                         r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   8.208         Logic Levels: 6  
                                                                                   Logic: 2.057ns(49.927%), Route: 2.063ns(50.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.266      23.469         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.397      23.866                          
 clock uncertainty                                      -0.050      23.816                          

 Setup time                                             -0.729      23.087                          

 Data required time                                                 23.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.087                          
 Data arrival time                                                   8.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.222  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.469
  Launch Clock Delay      :  4.088
  Clock Pessimism Removal :  0.397

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.634       4.088         nt_sys_clk       
 CLMA_182_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK

 CLMA_182_320/Q3                   tco                   0.288       4.376 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.264       4.640         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_182_316/Y2                   td                    0.487       5.127 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.483       5.610         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
 CLMS_174_321/Y2                   td                    0.210       5.820 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.442       6.262         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
 CLMS_174_329/Y2                   td                    0.210       6.472 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.120       6.592         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
 CLMS_174_329/Y0                   td                    0.210       6.802 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.270       7.072         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_174_325/Y3                   td                    0.468       7.540 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=5)        0.484       8.024         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_182_320/CECO                 td                    0.184       8.208 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CEOUT
                                   net (fanout=2)        0.000       8.208         ntR1137          
 CLMA_182_324/CECI                                                         r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CE

 Data arrival time                                                   8.208         Logic Levels: 6  
                                                                                   Logic: 2.057ns(49.927%), Route: 2.063ns(50.073%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082      21.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.266      23.469         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[8]/opit_0_A2Q21/CLK
 clock pessimism                                         0.397      23.866                          
 clock uncertainty                                      -0.050      23.816                          

 Setup time                                             -0.729      23.087                          

 Data required time                                                 23.087                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.087                          
 Data arrival time                                                   8.208                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.879                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.289       5.716 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.448       7.164         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.210       7.374 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.566       8.940         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_70_193/Y2                    td                    0.286       9.226 r       _N7623_inv/gateop_perm/Z
                                   net (fanout=8)        0.474       9.700         _N7623           
 CLMS_70_181/COUT                  td                    0.507      10.207 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.207         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5600
                                   td                    0.058      10.265 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      10.265         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5602
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                  10.265         Logic Levels: 3  
                                                                                   Logic: 1.350ns(27.904%), Route: 3.488ns(72.096%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_70_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.296      25.391                          
 clock uncertainty                                      -0.050      25.341                          

 Setup time                                             -0.167      25.174                          

 Data required time                                                 25.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 25.174                          
 Data arrival time                                                  10.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        14.909                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_A2Q21/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[10]/opit_0_A2Q21/Cin
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.540  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.310
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.316       3.519         nt_sys_clk       
 CLMS_166_317/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_A2Q21/CLK

 CLMS_166_317/Q0                   tco                   0.222       3.741 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_A2Q21/Q0
                                   net (fanout=2)        0.190       3.931         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2 [5]
                                   td                    0.236       4.167 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[6]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.167         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N5935
 CLMS_166_317/COUT                 td                    0.049       4.216 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[8]/opit_0_A2Q21/Cout
                                   net (fanout=1)        0.000       4.216         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/_N5937
 CLMS_166_321/CIN                                                          f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[10]/opit_0_A2Q21/Cin

 Data arrival time                                                   4.216         Logic Levels: 1  
                                                                                   Logic: 0.507ns(72.740%), Route: 0.190ns(27.260%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.856       4.310         nt_sys_clk       
 CLMS_166_321/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr2[10]/opit_0_A2Q21/CLK
 clock pessimism                                        -0.251       4.059                          
 clock uncertainty                                       0.000       4.059                          

 Hold time                                              -0.082       3.977                          

 Data required time                                                  3.977                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.977                          
 Data arrival time                                                   4.216                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.239                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4/opit_0_L5Q_perm/L2
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.587  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.628
  Launch Clock Delay      :  3.543
  Clock Pessimism Removal :  -0.498

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.340       3.543         nt_sys_clk       
 CLMA_170_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/CLK

 CLMA_170_320/Q0                   tco                   0.222       3.765 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_deb_pre/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.372       4.137         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA_deb [2]
 CLMS_162_325/C2                                                           f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4/opit_0_L5Q_perm/L2

 Data arrival time                                                   4.137         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.374%), Route: 0.372ns(62.626%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      3.174       4.628         nt_sys_clk       
 CLMS_162_325/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_4/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.498       4.130                          
 clock uncertainty                                       0.000       4.130                          

 Hold time                                              -0.235       3.895                          

 Data required time                                                  3.895                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.895                          
 Data arrival time                                                   4.137                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6/opit_0_L5Q_perm/L0
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.831  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.628
  Launch Clock Delay      :  3.546
  Clock Pessimism Removal :  -0.251

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.343       3.546         nt_sys_clk       
 CLMS_166_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[0]/opit_0_L5Q_perm/CLK

 CLMS_166_329/Q0                   tco                   0.222       3.768 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3[0]/opit_0_L5Q_perm/Q
                                   net (fanout=4)        0.316       4.084         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/cntr3 [0]
 CLMS_162_325/Y0                   td                    0.339       4.423 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N392_11/gateop_perm/Z
                                   net (fanout=2)        0.104       4.527         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/N632 [7]
 CLMA_162_324/A0                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.527         Logic Levels: 1  
                                                                                   Logic: 0.561ns(57.187%), Route: 0.420ns(42.813%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      3.174       4.628         nt_sys_clk       
 CLMA_162_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE2_ENABLE.rxlane_fsm2/rxlane_rst_fsm_6/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.251       4.377                          
 clock uncertainty                                       0.000       4.377                          

 Hold time                                              -0.093       4.284                          

 Data required time                                                  4.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.284                          
 Data arrival time                                                   4.527                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.243                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.287       5.808 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       1.194       7.002         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.490       7.492 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.735       8.227         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   8.227         Logic Levels: 1  
                                                                                   Logic: 0.777ns(28.714%), Route: 1.929ns(71.286%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.287       5.808 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       1.194       7.002         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.490       7.492 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.735       8.227         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   8.227         Logic Levels: 1  
                                                                                   Logic: 0.777ns(28.714%), Route: 1.929ns(71.286%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.188
  Launch Clock Delay      :  5.521
  Clock Pessimism Removal :  0.279

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.287       5.808 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       1.194       7.002         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.490       7.492 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.735       8.227         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   8.227         Logic Levels: 1  
                                                                                   Logic: 0.777ns(28.714%), Route: 1.929ns(71.286%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      13.023 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.023         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      13.071 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486      15.557         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      15.557 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.088         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.279      17.367                          
 clock uncertainty                                      -0.250      17.117                          

 Setup time                                             -0.617      16.500                          

 Data required time                                                 16.500                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.500                          
 Data arrival time                                                   8.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.273                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/L0
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.333

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_5      
 CLMA_90_192/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK

 CLMA_90_192/Q0                    tco                   0.222       5.410 f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/Q
                                   net (fanout=3)        0.085       5.495         ov5640_ddr/cmos1_8_16bit/enble
 CLMA_90_192/A0                                                            f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/L0

 Data arrival time                                                   5.495         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMA_90_192/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK
 clock pessimism                                        -0.333       5.188                          
 clock uncertainty                                       0.200       5.388                          

 Hold time                                              -0.094       5.294                          

 Data required time                                                  5.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.294                          
 Data arrival time                                                   5.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.201                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_5      
 CLMS_78_201/CLK                                                           r       ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK

 CLMS_78_201/Q0                    tco                   0.226       5.414 r       ov5640_ddr/cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.217       5.631         ov5640_ddr/cmos1_d_d0 [2]
 CLMS_74_197/M0                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D

 Data arrival time                                                   5.631         Logic Levels: 0  
                                                                                   Logic: 0.226ns(51.016%), Route: 0.217ns(48.984%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.631                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.521
  Launch Clock Delay      :  5.188
  Clock Pessimism Removal :  -0.297

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.486       3.657         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.657 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.188         ntclkbufg_5      
 CLMS_70_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMS_70_197/Q0                    tco                   0.226       5.414 r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.227       5.641         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [1]
 CLMS_74_197/M2                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   5.641         Logic Levels: 0  
                                                                                   Logic: 0.226ns(49.890%), Route: 0.227ns(50.110%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.530       3.936         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       3.936 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       5.521         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.297       5.224                          
 clock uncertainty                                       0.200       5.424                          

 Hold time                                              -0.014       5.410                          

 Data required time                                                  5.410                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.410                          
 Data arrival time                                                   5.641                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.288       6.489 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.929       7.418         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.197       7.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.712       8.327         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   8.327         Logic Levels: 1  
                                                                                   Logic: 0.485ns(22.813%), Route: 1.641ns(77.187%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      15.919 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.450         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.615      18.065                          
 clock uncertainty                                      -0.250      17.815                          

 Setup time                                             -0.617      17.198                          

 Data required time                                                 17.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.198                          
 Data arrival time                                                   8.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.871                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.288       6.489 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.929       7.418         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.197       7.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.712       8.327         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   8.327         Logic Levels: 1  
                                                                                   Logic: 0.485ns(22.813%), Route: 1.641ns(77.187%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      15.919 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.450         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.615      18.065                          
 clock uncertainty                                      -0.250      17.815                          

 Setup time                                             -0.617      17.198                          

 Data required time                                                 17.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.198                          
 Data arrival time                                                   8.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.871                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.550
  Launch Clock Delay      :  6.201
  Clock Pessimism Removal :  0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.288       6.489 r       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.929       7.418         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.197       7.615 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.712       8.327         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   8.327         Logic Levels: 1  
                                                                                   Logic: 0.485ns(22.813%), Route: 1.641ns(77.187%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      13.018 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      13.018         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      13.100 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819      15.919         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      15.919 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531      17.450         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.615      18.065                          
 clock uncertainty                                      -0.250      17.815                          

 Setup time                                             -0.617      17.198                          

 Data required time                                                 17.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.198                          
 Data arrival time                                                   8.327                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         8.871                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.622

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.019 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.550         ntclkbufg_6      
 CLMA_138_149/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_138_149/Q1                   tco                   0.229       5.779 r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.435       6.214         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [0]
 CLMA_138_152/M1                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   6.214         Logic Levels: 0  
                                                                                   Logic: 0.229ns(34.488%), Route: 0.435ns(65.512%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMA_138_152/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.622       5.579                          
 clock uncertainty                                       0.200       5.779                          

 Hold time                                              -0.014       5.765                          

 Data required time                                                  5.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.765                          
 Data arrival time                                                   6.214                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.449                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[0]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.019 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.550         ntclkbufg_6      
 CLMS_134_149/CLK                                                          r       ov5640_ddr/cmos2_d_d0[0]/opit_0/CLK

 CLMS_134_149/Q0                   tco                   0.226       5.776 r       ov5640_ddr/cmos2_d_d0[0]/opit_0/Q
                                   net (fanout=2)        0.450       6.226         ov5640_ddr/cmos2_d_d0 [0]
 CLMA_138_149/M2                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/D

 Data arrival time                                                   6.226         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.432%), Route: 0.450ns(66.568%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMA_138_149/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
 clock pessimism                                        -0.615       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.014       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.226                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.454                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[7]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.201
  Launch Clock Delay      :  5.550
  Clock Pessimism Removal :  -0.615

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        2.819       4.019         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.019 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.531       5.550         ntclkbufg_6      
 CLMS_130_173/CLK                                                          r       ov5640_ddr/cmos2_d_d0[7]/opit_0/CLK

 CLMS_130_173/Q0                   tco                   0.226       5.776 r       ov5640_ddr/cmos2_d_d0[7]/opit_0/Q
                                   net (fanout=2)        0.451       6.227         ov5640_ddr/cmos2_d_d0 [7]
 CLMS_134_173/M2                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/D

 Data arrival time                                                   6.227         Logic Levels: 0  
                                                                                   Logic: 0.226ns(33.383%), Route: 0.451ns(66.617%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.165       4.616         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       4.616 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       1.585       6.201         ntclkbufg_6      
 CLMS_134_173/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[7]/opit_0_inv/CLK
 clock pessimism                                        -0.615       5.586                          
 clock uncertainty                                       0.200       5.786                          

 Hold time                                              -0.014       5.772                          

 Data required time                                                  5.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.772                          
 Data arrival time                                                   6.227                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.455                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403      11.646         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.460      12.106 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.404      12.510         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.987 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.987         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.501      13.488 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.396      13.884         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.212      14.096 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.397      14.493         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.507      15.000 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.000         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.269      15.269 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.715      15.984         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.304      16.288 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       1.198      17.486         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMA_38_204/Y2                    td                    0.341      17.827 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.918      18.745         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10523
 CLMS_38_205/D1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.745         Logic Levels: 7  
                                                                                   Logic: 3.360ns(43.127%), Route: 4.431ns(56.873%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMS_38_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.220      20.348                          

 Data required time                                                 20.348                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.348                          
 Data arrival time                                                  18.745                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403      11.646         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.460      12.106 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.404      12.510         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.987 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.987         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.501      13.488 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.396      13.884         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.212      14.096 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.397      14.493         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.507      15.000 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.000         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.269      15.269 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.715      15.984         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.304      16.288 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.612      16.900         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMA_42_200/Y3                    td                    0.315      17.215 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.945      18.160         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10520
 CLMA_42_200/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  18.160         Logic Levels: 7  
                                                                                   Logic: 3.334ns(46.267%), Route: 3.872ns(53.733%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.248      20.320                          

 Data required time                                                 20.320                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.320                          
 Data arrival time                                                  18.160                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.160                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.403      11.646         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.460      12.106 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.404      12.510         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.477      12.987 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.987         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.501      13.488 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.396      13.884         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.212      14.096 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.397      14.493         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.507      15.000 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.000         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.269      15.269 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.715      15.984         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.304      16.288 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.781      17.069         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMS_42_217/Y3                    td                    0.315      17.384 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.851      18.235         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10416
 CLMA_42_216/BD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  18.235         Logic Levels: 7  
                                                                                   Logic: 3.334ns(45.790%), Route: 3.947ns(54.210%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Setup time                                             -0.163      20.405                          

 Data required time                                                 20.405                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.405                          
 Data arrival time                                                  18.235                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.170                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_62_160/Q3                    tco                   0.221      10.607 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.085      10.692         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [196]
 CLMA_62_160/AD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D

 Data arrival time                                                  10.692         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                               0.053      10.639                          

 Data required time                                                 10.639                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.639                          
 Data arrival time                                                  10.692                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.053                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.539

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMA_58_173/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/CLK

 CLMA_58_173/Y2                    tco                   0.284      10.670 f       ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/Q
                                   net (fanout=2)        0.085      10.755         ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d [0]
 CLMA_58_172/D0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                  10.755         Logic Levels: 0  
                                                                                   Logic: 0.284ns(76.965%), Route: 0.085ns(23.035%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.539      10.415                          
 clock uncertainty                                       0.200      10.615                          

 Hold time                                              -0.079      10.536                          

 Data required time                                                 10.536                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.536                          
 Data arrival time                                                  10.755                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.219                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.568

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMS_14_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_14_213/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.088      10.696         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt [1]
 CLMS_14_213/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                  10.696         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.613%), Route: 0.088ns(28.387%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMS_14_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.568      10.386                          
 clock uncertainty                                       0.200      10.586                          

 Hold time                                              -0.121      10.465                          

 Data required time                                                 10.465                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.465                          
 Data arrival time                                                  10.696                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.231                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.074       7.252         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.080       9.283         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.059       6.762         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.094       7.272         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.006  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.783
  Launch Clock Delay      :  7.252
  Clock Pessimism Removal :  0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.074       7.252         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.528       7.780 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.780         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.780         Logic Levels: 0  
                                                                                   Logic: 0.528ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       3.621 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.621         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       3.669 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       6.064         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       6.064 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       7.729         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       7.852 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       8.954         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       9.203 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.080       9.283         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.475       9.758                          
 clock uncertainty                                      -0.150       9.608                          

 Setup time                                             -0.136       9.472                          

 Data required time                                                  9.472                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.472                          
 Data arrival time                                                   7.780                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.692                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.035  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.272
  Launch Clock Delay      :  6.762
  Clock Pessimism Removal :  -0.475

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.249       6.703 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.059       6.762         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.421       7.183 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       7.183         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   7.183         Logic Levels: 0  
                                                                                   Logic: 0.421ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.348       7.178 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.094       7.272         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.475       6.797                          
 clock uncertainty                                       0.000       6.797                          

 Hold time                                              -0.064       6.733                          

 Data required time                                                  6.733                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.733                          
 Data arrival time                                                   7.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.450                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.289       5.244 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.304       5.994 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.122       6.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.210       6.326 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.272       6.598         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.287       6.885 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.555       7.440         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.286       7.726 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.621       8.347         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.212       8.559 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.557       9.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.184       9.300 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.300         ntR1049          
 CLMA_230_113/CECO                 td                    0.184       9.484 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.484         ntR1048          
 CLMA_230_117/CECO                 td                    0.184       9.668 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.668         ntR1047          
 CLMA_230_121/CECI                                                         r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.668         Logic Levels: 8  
                                                                                   Logic: 2.140ns(45.406%), Route: 2.573ns(54.594%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.729     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.354                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.289       5.244 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.304       5.994 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.122       6.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.210       6.326 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.272       6.598         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.287       6.885 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.555       7.440         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.286       7.726 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.621       8.347         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.212       8.559 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.557       9.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.184       9.300 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.300         ntR1049          
 CLMA_230_113/CECO                 td                    0.184       9.484 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.484         ntR1048          
 CLMA_230_117/CECO                 td                    0.184       9.668 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.668         ntR1047          
 CLMA_230_121/CECI                                                         r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.668         Logic Levels: 8  
                                                                                   Logic: 2.140ns(45.406%), Route: 2.573ns(54.594%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.729     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.354                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.289       5.244 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.446       5.690         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.304       5.994 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.122       6.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.210       6.326 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.272       6.598         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.287       6.885 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.555       7.440         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.286       7.726 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.621       8.347         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.212       8.559 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.557       9.116         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.184       9.300 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       9.300         ntR1049          
 CLMA_230_113/CECO                 td                    0.184       9.484 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.484         ntR1048          
 CLMA_230_117/CECO                 td                    0.184       9.668 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       9.668         ntR1047          
 CLMA_230_121/CECI                                                         r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   9.668         Logic Levels: 8  
                                                                                   Logic: 2.140ns(45.406%), Route: 2.573ns(54.594%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.288     104.901                          
 clock uncertainty                                      -0.150     104.751                          

 Setup time                                             -0.729     104.022                          

 Data required time                                                104.022                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.022                          
 Data arrival time                                                   9.668                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        94.354                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_1      
 CLMS_246_109/CLK                                                          r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK

 CLMS_246_109/Q3                   tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.919         hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max [2]
 CLMS_246_109/D4                                                           f       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMS_246_109/CLK                                                          r       hdmi_ddr/ms72xx_ctl/iic_dri_rx/trans_byte_max[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_1      
 CLMS_246_97/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/CLK

 CLMS_246_97/Q3                    tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.085       4.919         hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max [0]
 CLMS_246_97/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.919         Logic Levels: 0  
                                                                                   Logic: 0.221ns(72.222%), Route: 0.085ns(27.778%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMS_246_97/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.919                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/L4
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.342

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_1      
 CLMS_246_93/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK

 CLMS_246_93/Q3                    tco                   0.221       4.834 f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/Q
                                   net (fanout=10)       0.089       4.923         hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte [0]
 CLMS_246_93/D4                                                            f       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.923         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.290%), Route: 0.089ns(28.710%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMS_246_93/CLK                                                           r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.342       4.613                          
 clock uncertainty                                       0.000       4.613                          

 Hold time                                              -0.034       4.579                          

 Data required time                                                  4.579                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.579                          
 Data arrival time                                                   4.923                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.344                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.653
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.630       5.002         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.288       5.290 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.463       5.753         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.487       6.240 r       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.490         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.210       6.700 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.453       7.153         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.474       7.627 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.627         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.058       7.685 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.685         ov5640_ddr/coms1_reg_config/_N5352
                                   td                    0.058       7.743 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.743         ov5640_ddr/coms1_reg_config/_N5354
 CLMS_74_61/COUT                   td                    0.058       7.801 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.801         ov5640_ddr/coms1_reg_config/_N5356
 CLMS_74_69/CIN                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.801         Logic Levels: 4  
                                                                                   Logic: 1.633ns(58.342%), Route: 1.166ns(41.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.569      44.653         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.966                          
 clock uncertainty                                      -0.150      44.816                          

 Setup time                                             -0.170      44.646                          

 Data required time                                                 44.646                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.646                          
 Data arrival time                                                   7.801                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.845                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.630       5.002         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.288       5.290 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.463       5.753         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.487       6.240 r       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.490         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.210       6.700 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.453       7.153         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.474       7.627 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.627         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.058       7.685 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.685         ov5640_ddr/coms1_reg_config/_N5352
                                   td                    0.058       7.743 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.743         ov5640_ddr/coms1_reg_config/_N5354
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.743         Logic Levels: 3  
                                                                                   Logic: 1.575ns(57.461%), Route: 1.166ns(42.539%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.580      44.664         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.977                          
 clock uncertainty                                      -0.150      44.827                          

 Setup time                                             -0.167      44.660                          

 Data required time                                                 44.660                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.660                          
 Data arrival time                                                   7.743                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.917                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.664
  Launch Clock Delay      :  5.002
  Clock Pessimism Removal :  0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.630       5.002         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.288       5.290 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.463       5.753         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.487       6.240 r       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.250       6.490         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.210       6.700 r       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.453       7.153         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.474       7.627 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.627         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.058       7.685 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       7.685         ov5640_ddr/coms1_reg_config/_N5352
 CLMS_74_61/CIN                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   7.685         Logic Levels: 3  
                                                                                   Logic: 1.517ns(56.541%), Route: 1.166ns(43.459%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      41.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      41.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      41.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758      41.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098      42.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059      43.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      43.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.580      44.664         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.313      44.977                          
 clock uncertainty                                      -0.150      44.827                          

 Setup time                                             -0.170      44.657                          

 Data required time                                                 44.657                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 44.657                          
 Data arrival time                                                   7.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        36.972                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.996
  Launch Clock Delay      :  4.653
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.569       4.653         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_74_69/Q0                     tco                   0.222       4.875 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.085       4.960         ov5640_ddr/coms1_reg_config/clock_20k_cnt [9]
 CLMS_74_69/A1                                                             f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.960         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.313%), Route: 0.085ns(27.687%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.624       4.996         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.653                          
 clock uncertainty                                       0.000       4.653                          

 Hold time                                              -0.121       4.532                          

 Data required time                                                  4.532                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.532                          
 Data arrival time                                                   4.960                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.428                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.002
  Launch Clock Delay      :  4.658
  Clock Pessimism Removal :  -0.344

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.574       4.658         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.222       4.880 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.086       4.966         ov5640_ddr/coms1_reg_config/clock_20k_cnt [1]
 CLMS_74_57/A1                                                             f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.966         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.630       5.002         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.344       4.658                          
 clock uncertainty                                       0.000       4.658                          

 Hold time                                              -0.121       4.537                          

 Data required time                                                  4.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.537                          
 Data arrival time                                                   4.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.007
  Launch Clock Delay      :  4.664
  Clock Pessimism Removal :  -0.343

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT2               td                    0.098       2.025 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.059       3.084         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.084 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.580       4.664         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_74_61/Q0                     tco                   0.222       4.886 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.086       4.972         ov5640_ddr/coms1_reg_config/clock_20k_cnt [5]
 CLMS_74_61/A1                                                             f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   4.972         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT2               td                    0.103       2.294 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        1.078       3.372         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       3.372 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        1.635       5.007         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.343       4.664                          
 clock uncertainty                                       0.000       4.664                          

 Hold time                                              -0.121       4.543                          

 Data required time                                                  4.543                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.543                          
 Data arrival time                                                   4.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.429                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.287      11.893 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        1.352      13.245         de_in_camera_1   
                                   td                    0.288      13.533 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.533         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.058      13.591 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.591         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.058      13.649 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.649         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/Y3                   td                    0.501      14.150 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.442      14.592         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_130_165/Y0                   td                    0.210      14.802 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.437      15.239         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_138_165/COUT                 td                    0.507      15.746 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      15.746         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_138_169/Y1                   td                    0.498      16.244 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.401      16.645         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167
 CLMA_138_173/D4                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  16.645         Logic Levels: 5  
                                                                                   Logic: 2.407ns(47.767%), Route: 2.632ns(52.233%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Setup time                                             -0.120      35.200                          

 Data required time                                                 35.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.200                          
 Data arrival time                                                  16.645                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.555                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.287      11.893 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        1.352      13.245         de_in_camera_1   
                                   td                    0.288      13.533 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.533         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.058      13.591 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.591         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.058      13.649 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.649         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/COUT                 td                    0.058      13.707 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.707         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                   td                    0.058      13.765 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.765         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5593
 CLMA_138_168/Y3                   td                    0.501      14.266 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.547      14.813         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_138_173/D1                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                  14.813         Logic Levels: 3  
                                                                                   Logic: 1.308ns(40.786%), Route: 1.899ns(59.214%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Setup time                                             -0.212      35.108                          

 Data required time                                                 35.108                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.108                          
 Data arrival time                                                  14.813                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.295                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.287      11.893 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        1.352      13.245         de_in_camera_1   
                                   td                    0.288      13.533 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.533         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.058      13.591 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.591         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.058      13.649 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.649         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/COUT                 td                    0.058      13.707 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.707         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                   td                    0.058      13.765 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000      13.765         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5593
 CLMA_138_168/Y3                   td                    0.501      14.266 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.419      14.685         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_138_173/C1                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                  14.685         Logic Levels: 3  
                                                                                   Logic: 1.308ns(42.481%), Route: 1.771ns(57.519%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Setup time                                             -0.234      35.086                          

 Data required time                                                 35.086                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 35.086                          
 Data arrival time                                                  14.685                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.401                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/CLK

 CLMA_138_153/Q0                   tco                   0.222      10.540 f       ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/Q
                                   net (fanout=1)        0.312      10.852         i_rgb565_camera_1[13]
 DRM_142_148/DA0[5]                                                        f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                  10.852         Logic Levels: 0  
                                                                                   Logic: 0.222ns(41.573%), Route: 0.312ns(58.427%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 DRM_142_148/CLKA[0]                                                       r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.252      10.354                          
 clock uncertainty                                       0.000      10.354                          

 Hold time                                               0.156      10.510                          

 Data required time                                                 10.510                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.510                          
 Data arrival time                                                  10.852                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/wr_enable/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK

 CLMS_146_177/Q3                   tco                   0.221      10.539 f       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.087      10.626         u_hsst_ddr/wr_enable
 CLMS_146_177/D4                                                           f       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.626         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.753%), Route: 0.087ns(28.247%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK
 clock pessimism                                        -1.288      10.318                          
 clock uncertainty                                       0.000      10.318                          

 Hold time                                              -0.034      10.284                          

 Data required time                                                 10.284                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.284                          
 Data arrival time                                                  10.626                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.342                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_out3[1]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_o[1]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.288

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMS_134_157/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out3[1]/opit_0/CLK

 CLMS_134_157/Q3                   tco                   0.221      10.539 f       ov5640_ddr/cmos2_8_16bit/pdata_out3[1]/opit_0/Q
                                   net (fanout=1)        0.185      10.724         ov5640_ddr/cmos2_8_16bit/pdata_out3 [1]
 CLMS_134_157/AD                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_o[1]/opit_0/D

 Data arrival time                                                  10.724         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMS_134_157/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_o[1]/opit_0/CLK
 clock pessimism                                        -1.288      10.318                          
 clock uncertainty                                       0.000      10.318                          

 Hold time                                               0.053      10.371                          

 Data required time                                                 10.371                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.371                          
 Data arrival time                                                  10.724                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.122
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.708       6.122         ntclkbufg_2      
 DRM_26_252/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_252/QB0[3]                 tco                   2.307       8.429 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=1)        2.306      10.735         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [19]
 CLMS_114_157/M0                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/D

 Data arrival time                                                  10.735         Logic Levels: 0  
                                                                                   Logic: 2.307ns(50.011%), Route: 2.306ns(49.989%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      29.364         ntclkbufg_2      
 CLMS_114_157/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Setup time                                             -0.088      29.607                          

 Data required time                                                 29.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.607                          
 Data arrival time                                                  10.735                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.872                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 DRM_26_232/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_232/QB0[0]                 tco                   2.307       8.306 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.927      10.233         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [20]
 CLMA_110_172/M0                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/D

 Data arrival time                                                  10.233         Logic Levels: 0  
                                                                                   Logic: 2.307ns(54.487%), Route: 1.927ns(45.513%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      29.364         ntclkbufg_2      
 CLMA_110_172/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/CLK
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Setup time                                             -0.088      29.625                          

 Data required time                                                 29.625                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.625                          
 Data arrival time                                                  10.233                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.392                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.177  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  6.122
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.708       6.122         ntclkbufg_2      
 DRM_26_252/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_252/QB0[0]                 tco                   2.307       8.429 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.728      10.157         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [16]
 CLMA_58_165/M1                                                            f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/D

 Data arrival time                                                  10.157         Logic Levels: 0  
                                                                                   Logic: 2.307ns(57.175%), Route: 1.728ns(42.825%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      29.364         ntclkbufg_2      
 CLMA_58_165/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/CLK
 clock pessimism                                         0.381      29.745                          
 clock uncertainty                                      -0.050      29.695                          

 Setup time                                             -0.088      29.607                          

 Data required time                                                 29.607                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.607                          
 Data arrival time                                                  10.157                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        19.450                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMS_78_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMS_78_213/Q3                    tco                   0.221       5.785 f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.088       5.873         ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr [0]
 CLMS_78_213/D4                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   5.873         Logic Levels: 0  
                                                                                   Logic: 0.221ns(71.521%), Route: 0.088ns(28.479%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMS_78_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                              -0.034       5.530                          

 Data required time                                                  5.530                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.530                          
 Data arrival time                                                   5.873                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMA_74_196/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/CLK

 CLMA_74_196/Q3                    tco                   0.221       5.785 f       ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/Q
                                   net (fanout=1)        0.185       5.970         ov5640_ddr/cmos1_8_16bit/pdata_out2 [10]
 CLMA_74_196/AD                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/D

 Data arrival time                                                   5.970         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.433%), Route: 0.185ns(45.567%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMA_74_196/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.353                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.435

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMA_90_213/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/CLK

 CLMA_90_213/Q3                    tco                   0.221       5.785 f       ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/Q
                                   net (fanout=2)        0.187       5.972         i_rgb565_camera[14]
 CLMA_90_213/CD                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/D

 Data arrival time                                                   5.972         Logic Levels: 0  
                                                                                   Logic: 0.221ns(54.167%), Route: 0.187ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMA_90_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/CLK
 clock pessimism                                        -0.435       5.564                          
 clock uncertainty                                       0.000       5.564                          

 Hold time                                               0.053       5.617                          

 Data required time                                                  5.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.617                          
 Data arrival time                                                   5.972                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      3.409       9.123         u_DDR3_50H/ddr_rstn
 CLMA_58_228/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   9.123         Logic Levels: 0  
                                                                                   Logic: 0.287ns(7.765%), Route: 3.409ns(92.235%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_58_228/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   9.123                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.583                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      3.237       8.951         u_DDR3_50H/ddr_rstn
 CLMA_38_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   8.951         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.144%), Route: 3.237ns(91.856%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.951                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.755                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.054  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.095
  Launch Clock Delay      :  5.427
  Clock Pessimism Removal :  0.278

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.585       5.427         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.287       5.714 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      3.230       8.944         u_DDR3_50H/ddr_rstn
 CLMS_70_165/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   8.944         Logic Levels: 0  
                                                                                   Logic: 0.287ns(8.160%), Route: 3.230ns(91.840%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      21.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      21.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      21.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      23.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      23.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.531      25.095         u_DDR3_50H/pll_clkin
 CLMS_70_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.278      25.373                          
 clock uncertainty                                      -0.050      25.323                          

 Recovery time                                          -0.617      24.706                          

 Data required time                                                 24.706                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.706                          
 Data arrival time                                                   8.944                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        15.762                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.369       3.572         nt_sys_clk       
 CLMA_174_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_174_332/Q1                   tco                   0.229       3.801 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=96)       0.692       4.493         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_134_332/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.229ns(24.864%), Route: 0.692ns(75.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      3.389       4.843         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.398       4.445                          
 clock uncertainty                                       0.000       4.445                          

 Removal time                                           -0.226       4.219                          

 Data required time                                                  4.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.219                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.369       3.572         nt_sys_clk       
 CLMA_174_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_174_332/Q1                   tco                   0.229       3.801 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=96)       0.692       4.493         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_134_332/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.229ns(24.864%), Route: 0.692ns(75.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      3.389       4.843         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.398       4.445                          
 clock uncertainty                                       0.000       4.445                          

 Removal time                                           -0.226       4.219                          

 Data required time                                                  4.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.219                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[3]/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.873  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.843
  Launch Clock Delay      :  3.572
  Clock Pessimism Removal :  -0.398

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.082       1.203 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.369       3.572         nt_sys_clk       
 CLMA_174_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_174_332/Q1                   tco                   0.229       3.801 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=96)       0.692       4.493         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_134_332/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[3]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.493         Logic Levels: 0  
                                                                                   Logic: 0.229ns(24.864%), Route: 0.692ns(75.136%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.126       1.454 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      3.389       4.843         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/cntr1[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.398       4.445                          
 clock uncertainty                                       0.000       4.445                          

 Removal time                                           -0.226       4.219                          

 Data required time                                                  4.219                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.219                          
 Data arrival time                                                   4.493                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.695      12.938         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.147      13.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.085         ntR537           
 CLMA_30_133/RSCO                  td                    0.147      13.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.232         ntR536           
 CLMA_30_137/RSCO                  td                    0.147      13.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.379         ntR535           
 CLMA_30_141/RSCO                  td                    0.147      13.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.526         ntR534           
 CLMA_30_145/RSCO                  td                    0.147      13.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.673         ntR533           
 CLMA_30_149/RSCO                  td                    0.147      13.820 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.820         ntR532           
 CLMA_30_153/RSCO                  td                    0.147      13.967 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.967         ntR531           
 CLMA_30_157/RSCO                  td                    0.147      14.114 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.114         ntR530           
 CLMA_30_161/RSCO                  td                    0.147      14.261 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.261         ntR529           
 CLMA_30_165/RSCO                  td                    0.147      14.408 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.408         ntR528           
 CLMA_30_169/RSCO                  td                    0.147      14.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.555         ntR527           
 CLMA_30_173/RSCO                  td                    0.147      14.702 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.702         ntR526           
 CLMA_30_177/RSCO                  td                    0.147      14.849 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.849         ntR525           
 CLMA_30_181/RSCO                  td                    0.147      14.996 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.996         ntR524           
 CLMA_30_185/RSCO                  td                    0.147      15.143 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.143         ntR523           
 CLMA_30_193/RSCO                  td                    0.147      15.290 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.290         ntR522           
 CLMA_30_197/RSCO                  td                    0.147      15.437 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.437         ntR521           
 CLMA_30_201/RSCO                  td                    0.147      15.584 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.584         ntR520           
 CLMA_30_205/RSCO                  td                    0.147      15.731 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      15.731         ntR519           
 CLMA_30_209/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS

 Data arrival time                                                  15.731         Logic Levels: 19 
                                                                                   Logic: 3.082ns(64.517%), Route: 1.695ns(35.483%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMA_30_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.731                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.837                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.695      12.938         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.147      13.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.085         ntR537           
 CLMA_30_133/RSCO                  td                    0.147      13.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.232         ntR536           
 CLMA_30_137/RSCO                  td                    0.147      13.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.379         ntR535           
 CLMA_30_141/RSCO                  td                    0.147      13.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.526         ntR534           
 CLMA_30_145/RSCO                  td                    0.147      13.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.673         ntR533           
 CLMA_30_149/RSCO                  td                    0.147      13.820 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.820         ntR532           
 CLMA_30_153/RSCO                  td                    0.147      13.967 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.967         ntR531           
 CLMA_30_157/RSCO                  td                    0.147      14.114 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.114         ntR530           
 CLMA_30_161/RSCO                  td                    0.147      14.261 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.261         ntR529           
 CLMA_30_165/RSCO                  td                    0.147      14.408 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.408         ntR528           
 CLMA_30_169/RSCO                  td                    0.147      14.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.555         ntR527           
 CLMA_30_173/RSCO                  td                    0.147      14.702 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.702         ntR526           
 CLMA_30_177/RSCO                  td                    0.147      14.849 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.849         ntR525           
 CLMA_30_181/RSCO                  td                    0.147      14.996 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.996         ntR524           
 CLMA_30_185/RSCO                  td                    0.147      15.143 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.143         ntR523           
 CLMA_30_193/RSCO                  td                    0.147      15.290 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.290         ntR522           
 CLMA_30_197/RSCO                  td                    0.147      15.437 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.437         ntR521           
 CLMA_30_201/RSCO                  td                    0.147      15.584 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.584         ntR520           
 CLMA_30_205/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.584         Logic Levels: 18 
                                                                                   Logic: 2.935ns(63.391%), Route: 1.695ns(36.609%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMA_30_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.386
  Launch Clock Delay      :  10.954
  Clock Pessimism Removal :  0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.289      11.243 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.695      12.938         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.147      13.085 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.085         ntR537           
 CLMA_30_133/RSCO                  td                    0.147      13.232 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000      13.232         ntR536           
 CLMA_30_137/RSCO                  td                    0.147      13.379 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      13.379         ntR535           
 CLMA_30_141/RSCO                  td                    0.147      13.526 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000      13.526         ntR534           
 CLMA_30_145/RSCO                  td                    0.147      13.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000      13.673         ntR533           
 CLMA_30_149/RSCO                  td                    0.147      13.820 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000      13.820         ntR532           
 CLMA_30_153/RSCO                  td                    0.147      13.967 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.967         ntR531           
 CLMA_30_157/RSCO                  td                    0.147      14.114 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000      14.114         ntR530           
 CLMA_30_161/RSCO                  td                    0.147      14.261 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      14.261         ntR529           
 CLMA_30_165/RSCO                  td                    0.147      14.408 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      14.408         ntR528           
 CLMA_30_169/RSCO                  td                    0.147      14.555 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.555         ntR527           
 CLMA_30_173/RSCO                  td                    0.147      14.702 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.702         ntR526           
 CLMA_30_177/RSCO                  td                    0.147      14.849 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000      14.849         ntR525           
 CLMA_30_181/RSCO                  td                    0.147      14.996 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      14.996         ntR524           
 CLMA_30_185/RSCO                  td                    0.147      15.143 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000      15.143         ntR523           
 CLMA_30_193/RSCO                  td                    0.147      15.290 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      15.290         ntR522           
 CLMA_30_197/RSCO                  td                    0.147      15.437 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000      15.437         ntR521           
 CLMA_30_201/RSCO                  td                    0.147      15.584 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      15.584         ntR520           
 CLMA_30_205/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  15.584         Logic Levels: 18 
                                                                                   Logic: 2.935ns(63.391%), Route: 1.695ns(36.609%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047      11.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      11.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048      11.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395      13.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      13.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665      15.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123      15.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102      16.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249      16.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      16.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      16.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      18.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      18.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      20.386         ntclkbufg_0      
 CLMA_30_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.532      20.918                          
 clock uncertainty                                      -0.350      20.568                          

 Recovery time                                           0.000      20.568                          

 Data required time                                                 20.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 20.568                          
 Data arrival time                                                  15.584                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.984                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.460      11.068         nt_LED[2]        
 DRM_82_212/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.068         Logic Levels: 0  
                                                                                   Logic: 0.222ns(32.551%), Route: 0.460ns(67.449%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 DRM_82_212/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  11.068                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.434                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.495      11.103         nt_LED[2]        
 DRM_54_212/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.103         Logic Levels: 0  
                                                                                   Logic: 0.222ns(30.962%), Route: 0.495ns(69.038%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 DRM_54_212/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  11.103                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.469                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.954
  Launch Clock Delay      :  10.386
  Clock Pessimism Removal :  -0.532

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.395       3.564         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.564 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.665       5.229         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.123       5.352 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.102       6.454         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.249       6.703 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.703         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       6.703 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.855         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       8.855 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.531      10.386         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.222      10.608 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.532      11.140         nt_LED[2]        
 DRM_54_192/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                  11.140         Logic Levels: 0  
                                                                                   Logic: 0.222ns(29.443%), Route: 0.532ns(70.557%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 DRM_54_192/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.532      10.422                          
 clock uncertainty                                       0.200      10.622                          

 Removal time                                            0.012      10.634                          

 Data required time                                                 10.634                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.634                          
 Data arrival time                                                  11.140                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.506                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.613
  Launch Clock Delay      :  4.955
  Clock Pessimism Removal :  0.306

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_230_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_230_40/Q1                    tco                   0.291       5.246 r       rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.541       5.787         rstn_1ms[2]      
 CLMS_226_45/Y3                    td                    0.303       6.090 r       N162_9/gateop_perm/Z
                                   net (fanout=2)        0.251       6.341         _N70456          
 CLMS_226_45/Y0                    td                    0.341       6.682 f       hdmi_ddr/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.388       7.070         hdmi_ddr/ms72xx_ctl/N0
 CLMA_226_52/RS                                                            f       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   7.070         Logic Levels: 2  
                                                                                   Logic: 0.935ns(44.208%), Route: 1.180ns(55.792%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047     101.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     101.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048     101.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758     101.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096     102.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059     103.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     103.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531     104.613         ntclkbufg_1      
 CLMA_226_52/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.306     104.919                          
 clock uncertainty                                      -0.150     104.769                          

 Recovery time                                          -0.617     104.152                          

 Data required time                                                104.152                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.152                          
 Data arrival time                                                   7.070                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.082                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.955
  Launch Clock Delay      :  4.613
  Clock Pessimism Removal :  -0.313

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.047       1.121 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.121         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.048       1.169 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.758       1.927         _N19             
 PLL_158_55/CLK_OUT1               td                    0.096       2.023 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.059       3.082         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.082 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.531       4.613         ntclkbufg_1      
 CLMS_226_49/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_49/Q0                    tco                   0.222       4.835 f       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.319       5.154         rstn_1ms[0]      
 CLMS_226_45/Y0                    td                    0.356       5.510 f       hdmi_ddr/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.327       5.837         hdmi_ddr/ms72xx_ctl/N0
 CLMA_226_52/RS                                                            f       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   5.837         Logic Levels: 1  
                                                                                   Logic: 0.578ns(47.222%), Route: 0.646ns(52.778%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_226_52/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.313       4.642                          
 clock uncertainty                                       0.000       4.642                          

 Removal time                                           -0.220       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   5.837                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.415                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.290      11.896 r       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.254      12.150         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.341      12.491 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.716      13.207         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.207         Logic Levels: 1  
                                                                                   Logic: 0.631ns(39.413%), Route: 0.970ns(60.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Recovery time                                          -0.617      34.703                          

 Data required time                                                 34.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.703                          
 Data arrival time                                                  13.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.290      11.896 r       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.254      12.150         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.341      12.491 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.716      13.207         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.207         Logic Levels: 1  
                                                                                   Logic: 0.631ns(39.413%), Route: 0.970ns(60.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Recovery time                                          -0.617      34.703                          

 Data required time                                                 34.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.703                          
 Data arrival time                                                  13.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  10.318
  Launch Clock Delay      :  11.606
  Clock Pessimism Removal :  1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.290      11.896 r       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.254      12.150         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.341      12.491 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.716      13.207         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                  13.207         Logic Levels: 1  
                                                                                   Logic: 0.631ns(39.413%), Route: 0.970ns(60.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047      24.918 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.918         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082      25.000 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186      30.186         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      30.435         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      30.435 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152      32.587         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      32.587 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      34.118         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         1.252      35.370                          
 clock uncertainty                                      -0.050      35.320                          

 Recovery time                                          -0.617      34.703                          

 Data required time                                                 34.703                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 34.703                          
 Data arrival time                                                  13.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.496                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.224      10.542 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.087      10.629         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.155      10.784 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.345      11.129         u_hsst_ddr/wr_rst
 DRM_142_168/RSTA[0]                                                       f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  11.129         Logic Levels: 1  
                                                                                   Logic: 0.379ns(46.732%), Route: 0.432ns(53.268%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -1.252      10.354                          
 clock uncertainty                                       0.000      10.354                          

 Removal time                                           -0.046      10.308                          

 Data required time                                                 10.308                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.308                          
 Data arrival time                                                  11.129                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.821                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.259

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.224      10.542 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.087      10.629         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.155      10.784 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.308      11.092         u_hsst_ddr/wr_rst
 CLMA_146_180/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/RS

 Data arrival time                                                  11.092         Logic Levels: 1  
                                                                                   Logic: 0.379ns(48.966%), Route: 0.395ns(51.034%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMA_146_180/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[7]/opit_0/CLK
 clock pessimism                                        -1.259      10.347                          
 clock uncertainty                                       0.000      10.347                          

 Removal time                                           -0.220      10.127                          

 Data required time                                                 10.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.127                          
 Data arrival time                                                  11.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.965                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  11.606
  Launch Clock Delay      :  10.318
  Clock Pessimism Removal :  -1.259

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.047       1.118 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.118         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.082       1.200 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        5.186       6.386         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.249       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       6.635         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       6.635 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.152       8.787         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       8.787 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.531      10.318         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.224      10.542 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.087      10.629         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.155      10.784 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.308      11.092         u_hsst_ddr/wr_rst
 CLMA_146_180/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/RS

 Data arrival time                                                  11.092         Logic Levels: 1  
                                                                                   Logic: 0.379ns(48.966%), Route: 0.395ns(51.034%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    1.254       1.325 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.325         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.126       1.451 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        6.031       7.482         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.348       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.830         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       7.830 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191      10.021         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      10.021 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      1.585      11.606         ntclkbufg_3      
 CLMA_146_180/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[8]/opit_0/CLK
 clock pessimism                                        -1.259      10.347                          
 clock uncertainty                                       0.000      10.347                          

 Removal time                                           -0.220      10.127                          

 Data required time                                                 10.127                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 10.127                          
 Data arrival time                                                  11.092                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.965                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.289       6.288 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       2.299       8.587         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_272/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.587         Logic Levels: 0  
                                                                                   Logic: 0.289ns(11.167%), Route: 2.299ns(88.833%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.652      29.485         ntclkbufg_2      
 DRM_26_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.050      29.816                          

 Recovery time                                          -0.042      29.774                          

 Data required time                                                 29.774                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.774                          
 Data arrival time                                                   8.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.187                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.067  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.685
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.381

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.291       6.290 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.979       8.269         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_292/RSTB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.269         Logic Levels: 0  
                                                                                   Logic: 0.291ns(12.819%), Route: 1.979ns(87.181%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.652      29.485         ntclkbufg_2      
 DRM_26_292/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.381      29.866                          
 clock uncertainty                                      -0.050      29.816                          

 Recovery time                                          -0.096      29.720                          

 Data required time                                                 29.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.720                          
 Data arrival time                                                   8.269                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.451                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.564
  Launch Clock Delay      :  5.999
  Clock Pessimism Removal :  0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.291       6.290 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.875       8.165         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_148/RSTB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   8.165         Logic Levels: 0  
                                                                                   Logic: 0.291ns(13.435%), Route: 1.875ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047      24.923 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.923         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048      24.971 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992      25.963         _N5              
 IOCKGATE_86_20/OUT                td                    0.249      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      26.212         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      26.212 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621      27.833         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      27.833 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531      29.364         ntclkbufg_2      
 DRM_26_148/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.399      29.763                          
 clock uncertainty                                      -0.050      29.713                          

 Recovery time                                          -0.096      29.617                          

 Data required time                                                 29.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 29.617                          
 Data arrival time                                                   8.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.452                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.224       5.788 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.517       6.305         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.305         Logic Levels: 0  
                                                                                   Logic: 0.224ns(30.229%), Route: 0.517ns(69.771%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 DRM_82_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                            0.000       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                   6.305                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.705                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.224       5.788 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.627       6.415         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.415         Logic Levels: 0  
                                                                                   Logic: 0.224ns(26.322%), Route: 0.627ns(73.678%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 DRM_82_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                            0.000       5.600                          

 Data required time                                                  5.600                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.600                          
 Data arrival time                                                   6.415                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.815                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.036  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.999
  Launch Clock Delay      :  5.564
  Clock Pessimism Removal :  -0.399

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.047       1.123 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.123         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.048       1.171 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.992       2.163         _N5              
 IOCKGATE_86_20/OUT                td                    0.249       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.412         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.412 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.621       4.033         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.033 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.531       5.564         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.229       5.793 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.835       6.628         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   6.628         Logic Levels: 0  
                                                                                   Logic: 0.229ns(21.523%), Route: 0.835ns(78.477%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    1.254       1.330 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.330         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.076       1.406 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.010       2.416         _N5              
 IOCKGATE_86_20/OUT                td                    0.348       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       2.764         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       2.764 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        1.650       4.414         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       4.414 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.585       5.999         ntclkbufg_2      
 DRM_54_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.399       5.600                          
 clock uncertainty                                       0.000       5.600                          

 Removal time                                           -0.028       5.572                          

 Data required time                                                  5.572                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.572                          
 Data arrival time                                                   6.628                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.056                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.585      10.954         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.287      11.241 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       2.135      13.376         nt_LED[2]        
 IOL_35_374/DO                     td                    0.139      13.515 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000      13.515         LED_obuf[2]/ntO  
 IOBD_32_376/PAD                   td                   10.009      23.524 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.076      23.600         LED[2]           
 B3                                                                        f       LED[2] (port)    

 Data arrival time                                                  23.600         Logic Levels: 2  
                                                                                   Logic: 10.435ns(82.516%), Route: 2.211ns(17.484%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[3] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        2.438       3.842         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       3.842 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.738       5.580         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.129       5.709 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        1.121       6.830         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.348       7.178 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       7.178         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       7.178 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        2.191       9.369         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       9.369 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.708      11.077         ntclkbufg_0      
 CLMS_38_357/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_38_357/Q0                    tco                   0.287      11.364 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.562      11.926         nt_LED[3]        
 IOL_35_373/DO                     td                    0.139      12.065 f       LED_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000      12.065         LED_obuf[3]/ntO  
 IOBS_TB_33_376/PAD                td                   10.009      22.074 f       LED_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      22.161         LED[3]           
 A3                                                                        f       LED[3] (port)    

 Data arrival time                                                  22.161         Logic Levels: 2  
                                                                                   Logic: 10.435ns(94.145%), Route: 0.649ns(5.855%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : LED[6] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    1.254       1.328 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.328         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.076       1.404 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.787       2.191         _N19             
 PLL_158_55/CLK_OUT1               td                    0.101       2.292 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        1.078       3.370         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       3.370 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      1.585       4.955         ntclkbufg_1      
 CLMA_226_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_226_96/Q0                    tco                   0.287       5.242 f       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        4.418       9.660         nt_LED[6]        
 IOL_47_374/DO                     td                    0.139       9.799 f       LED_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       9.799         LED_obuf[6]/ntO  
 IOBD_44_376/PAD                   td                   10.009      19.808 f       LED_obuf[6]/opit_0/O
                                   net (fanout=1)        0.039      19.847         LED[6]           
 F7                                                                        f       LED[6] (port)    

 Data arrival time                                                  19.847         Logic Levels: 2  
                                                                                   Logic: 10.435ns(70.071%), Route: 4.457ns(29.929%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.552       0.615 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.615         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.461       1.076 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.431       1.507         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_265/Y3                    td                    0.156       1.663 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.343       2.006         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N72586
 CLMS_10_261/D2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.006         Logic Levels: 3  
                                                                                   Logic: 1.169ns(58.275%), Route: 0.837ns(41.725%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         nt_iic_tx_sda    
 IOBS_LR_328_44/DIN                td                    1.047       1.105 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       1.105         hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/ntI
 IOL_327_45/RX_DATA_DD             td                    0.082       1.187 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/opit_1/OUT
                                   net (fanout=1)        1.103       2.290         _N1              
 CLMS_246_81/M0                                                            r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   2.290         Logic Levels: 2  
                                                                                   Logic: 1.129ns(49.301%), Route: 1.161ns(50.699%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 f       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.552       0.632 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.632         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.461       1.093 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.757       1.850         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_268/Y2                    td                    0.155       2.005 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.360       2.365         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N72537
 CLMS_14_257/B2                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   2.365         Logic Levels: 3  
                                                                                   Logic: 1.168ns(49.387%), Route: 1.197ns(50.613%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width  CLMS_94_93/CLK          ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           Low Pulse Width   CLMS_94_93/CLK          ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.380       10.000          0.620           High Pulse Width  CLMS_94_85/CLK          ov5640_ddr/power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_78_201/CLK         ov5640_ddr/cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_78_201/CLK         ov5640_ddr/cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_70_197/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.330       5.950           0.620           High Pulse Width  CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 5.330       5.950           0.620           Low Pulse Width   CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 5.330       5.950           0.620           High Pulse Width  CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.100       5.000           1.900           High Pulse Width  CLMS_78_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.100       5.000           1.900           Low Pulse Width   CLMS_78_133/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.397       1.250           0.853           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.397       1.250           0.853           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.580       5.000           0.420           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.580       5.000           0.420           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.102      50.000          0.898           Low Pulse Width   DRM_234_108/CLKA[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           High Pulse Width  DRM_234_108/CLKA[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.102      50.000          0.898           Low Pulse Width   DRM_234_108/CLKB[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.380      20.000          0.620           Low Pulse Width   CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.380      20.000          0.620           High Pulse Width  CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.002      11.900          0.898           Low Pulse Width   DRM_142_168/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           High Pulse Width  DRM_142_168/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.002      11.900          0.898           Low Pulse Width   DRM_142_148/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.383      11.900          1.517           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 10.383      11.900          1.517           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 10.383      11.900          1.517           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.008       4.598         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       4.749 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.074       5.823         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_70_193/Y2                    td                    0.227       6.050 f       _N7623_inv/gateop_perm/Z
                                   net (fanout=8)        0.288       6.338         _N7623           
                                   td                    0.368       6.706 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.706         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5598
 CLMS_70_181/COUT                  td                    0.044       6.750 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.750         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5600
                                   td                    0.044       6.794 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.794         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5602
                                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/Cin

 Data arrival time                                                   6.794         Logic Levels: 3  
                                                                                   Logic: 1.057ns(30.843%), Route: 2.370ns(69.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[7]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.128      23.170                          

 Data required time                                                 23.170                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.170                          
 Data arrival time                                                   6.794                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.376                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.183

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_66_193/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/CLK

 CLMS_66_193/Q1                    tco                   0.223       3.590 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        1.008       4.598         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/state_5
 CLMA_150_192/Y3                   td                    0.151       4.749 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/Z
                                   net (fanout=1)        1.074       5.823         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/N137
 CLMS_70_193/Y2                    td                    0.227       6.050 f       _N7623_inv/gateop_perm/Z
                                   net (fanout=8)        0.288       6.338         _N7623           
                                   td                    0.368       6.706 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.706         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5598
 CLMS_70_181/COUT                  td                    0.044       6.750 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       6.750         u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/_N5600
 CLMS_70_185/CIN                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   6.750         Logic Levels: 3  
                                                                                   Logic: 1.013ns(29.944%), Route: 2.370ns(70.056%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_185/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.183      23.348                          
 clock uncertainty                                      -0.050      23.298                          

 Setup time                                             -0.132      23.166                          

 Data required time                                                 23.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.166                          
 Data arrival time                                                   6.750                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.416                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.109  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.379
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.673       2.704         nt_sys_clk       
 CLMA_182_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CLK

 CLMA_182_320/Q3                   tco                   0.220       2.924 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/Q
                                   net (fanout=2)        0.168       3.092         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr [4]
 CLMA_182_316/Y2                   td                    0.381       3.473 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_8/gateop_perm/Z
                                   net (fanout=1)        0.297       3.770         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72708
 CLMS_174_321/Y2                   td                    0.162       3.932 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_9/gateop_perm/Z
                                   net (fanout=2)        0.266       4.198         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N66270
 CLMS_174_329/Y2                   td                    0.162       4.360 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_19/gateop_perm/Z
                                   net (fanout=1)        0.072       4.432         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/_N72716
 CLMS_174_329/Y0                   td                    0.162       4.594 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73_20/gateop_perm/Z
                                   net (fanout=7)        0.163       4.757         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N73
 CLMS_174_325/Y3                   td                    0.360       5.117 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102/gateop_perm/Z
                                   net (fanout=5)        0.297       5.414         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/N102
 CLMA_182_320/CECO                 td                    0.132       5.546 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[4]/opit_0_A2Q1/CEOUT
                                   net (fanout=2)        0.000       5.546         ntR1137          
 CLMA_182_324/CECI                                                         f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CE

 Data arrival time                                                   5.546         Logic Levels: 6  
                                                                                   Logic: 1.579ns(55.559%), Route: 1.263ns(44.441%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066      20.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.504      22.379         nt_sys_clk       
 CLMA_182_324/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll_rst_fsm_0/cntr[6]/opit_0_A2Q21/CLK
 clock pessimism                                         0.216      22.595                          
 clock uncertainty                                      -0.050      22.545                          

 Setup time                                             -0.576      21.969                          

 Data required time                                                 21.969                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 21.969                          
 Data arrival time                                                   5.546                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.423                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff/opit_0/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.342  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.041
  Launch Clock Delay      :  2.432
  Clock Pessimism Removal :  -0.267

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.557       2.432         nt_sys_clk       
 CLMA_170_320/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/CLK

 CLMA_170_320/Q1                   tco                   0.184       2.616 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_sync/sig_synced/opit_0/Q
                                   net (fanout=3)        0.388       3.004         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/s_LX_SIGDET_STA [2]
 CLMS_162_329/M0                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff/opit_0/D

 Data arrival time                                                   3.004         Logic Levels: 0  
                                                                                   Logic: 0.184ns(32.168%), Route: 0.388ns(67.832%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.010       3.041         nt_sys_clk       
 CLMS_162_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/SYNC_RXLANE[2].sigdet_deb/signal_b_ff/opit_0/CLK
 clock pessimism                                        -0.267       2.774                          
 clock uncertainty                                       0.000       2.774                          

 Hold time                                              -0.011       2.763                          

 Data required time                                                  2.763                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.763                          
 Data arrival time                                                   3.004                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.241                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_0/opit_0_inv/D
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.095  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.994
  Launch Clock Delay      :  2.682
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.807       2.682         nt_sys_clk       
 CLMA_150_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff/opit_0_inv/CLK

 CLMA_150_332/Q0                   tco                   0.182       2.864 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff/opit_0_inv/Q
                                   net (fanout=1)        0.154       3.018         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/lane_sync_en_0_ff
 CLMS_150_329/M0                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_0/opit_0_inv/D

 Data arrival time                                                   3.018         Logic Levels: 0  
                                                                                   Logic: 0.182ns(54.167%), Route: 0.154ns(45.833%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.963       2.994         nt_sys_clk       
 CLMS_150_329/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_tx/P_LANE_SYNC_EN_0/opit_0_inv/CLK
 clock pessimism                                        -0.217       2.777                          
 clock uncertainty                                       0.000       2.777                          

 Hold time                                              -0.011       2.766                          

 Data required time                                                  2.766                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.766                          
 Data arrival time                                                   3.018                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I00
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.209  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.761
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.461       2.336         nt_sys_clk       
 CLMS_186_309/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_186_309/Q0                   tco                   0.182       2.518 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.203       2.721         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2 [0]
 CLMA_190_308/A0                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/I00

 Data arrival time                                                   2.721         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.273%), Route: 0.203ns(52.727%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.730       2.761         nt_sys_clk       
 CLMA_190_308/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.216       2.545                          
 clock uncertainty                                       0.000       2.545                          

 Hold time                                              -0.077       2.468                          

 Data required time                                                  2.468                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.468                          
 Data arrival time                                                   2.721                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.253                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.838       4.434         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.378       4.812 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.503       5.315         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CE

 Data arrival time                                                   5.315         Logic Levels: 1  
                                                                                   Logic: 0.599ns(30.876%), Route: 1.341ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[0]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.204                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.838       4.434         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.378       4.812 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.503       5.315         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CE

 Data arrival time                                                   5.315         Logic Levels: 1  
                                                                                   Logic: 0.599ns(30.876%), Route: 1.341ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.204                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE
Path Group  : cmos1_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.172
  Launch Clock Delay      :  3.375
  Clock Pessimism Removal :  0.173

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMA_90_121/CLK                                                           r       ov5640_ddr/cmos1_href_d0/opit_0/CLK

 CLMA_90_121/Q0                    tco                   0.221       3.596 f       ov5640_ddr/cmos1_href_d0/opit_0/Q
                                   net (fanout=11)       0.838       4.434         ov5640_ddr/cmos1_href_d0
 CLMS_78_169/Y0                    td                    0.378       4.812 f       ov5640_ddr/cmos1_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.503       5.315         ov5640_ddr/cmos1_8_16bit/N11
 CLMS_74_197/CE                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CE

 Data arrival time                                                   5.315         Logic Levels: 1  
                                                                                   Logic: 0.599ns(30.876%), Route: 1.341ns(69.124%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                         11.900      11.900 r                        
 T12                                                     0.000      11.900 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      11.976         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      12.711 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.711         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      12.749 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428      14.177         _N5              
 USCM_84_111/CLK_USCM              td                    0.000      14.177 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.072         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                         0.173      15.245                          
 clock uncertainty                                      -0.250      14.995                          

 Setup time                                             -0.476      14.519                          

 Data required time                                                 14.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 14.519                          
 Data arrival time                                                   5.315                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.204                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_5      
 CLMS_70_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/CLK

 CLMS_70_197/Q0                    tco                   0.182       3.354 r       ov5640_ddr/cmos1_8_16bit/pdata_i_reg[1]/opit_0_inv/Q
                                   net (fanout=1)        0.137       3.491         ov5640_ddr/cmos1_8_16bit/pdata_i_reg [1]
 CLMS_74_197/M2                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/D

 Data arrival time                                                   3.491         Logic Levels: 0  
                                                                                   Logic: 0.182ns(57.053%), Route: 0.137ns(42.947%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[9]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.491                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.111                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.184

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_5      
 CLMS_78_201/CLK                                                           r       ov5640_ddr/cmos1_d_d0[2]/opit_0/CLK

 CLMS_78_201/Q0                    tco                   0.182       3.354 r       ov5640_ddr/cmos1_d_d0[2]/opit_0/Q
                                   net (fanout=2)        0.140       3.494         ov5640_ddr/cmos1_d_d0 [2]
 CLMS_74_197/M0                                                            r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/D

 Data arrival time                                                   3.494         Logic Levels: 0  
                                                                                   Logic: 0.182ns(56.522%), Route: 0.140ns(43.478%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMS_74_197/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out1[2]/opit_0_inv/CLK
 clock pessimism                                        -0.184       3.191                          
 clock uncertainty                                       0.200       3.391                          

 Hold time                                              -0.011       3.380                          

 Data required time                                                  3.380                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.380                          
 Data arrival time                                                   3.494                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.114                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/L0
Path Group  : cmos1_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.375
  Launch Clock Delay      :  3.172
  Clock Pessimism Removal :  -0.203

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.428       2.277         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.277 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.172         ntclkbufg_5      
 CLMA_90_192/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK

 CLMA_90_192/Q0                    tco                   0.179       3.351 f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/Q
                                   net (fanout=3)        0.059       3.410         ov5640_ddr/cmos1_8_16bit/enble
 CLMA_90_192/A0                                                            f       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/L0

 Data arrival time                                                   3.410         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk (rising edge)                          0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.455       2.450         _N5              
 USCM_84_111/CLK_USCM              td                    0.000       2.450 r       clkbufg_5/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.375         ntclkbufg_5      
 CLMA_90_192/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/enble/opit_0_L5Q/CLK
 clock pessimism                                        -0.203       3.172                          
 clock uncertainty                                       0.200       3.372                          

 Hold time                                              -0.078       3.294                          

 Data required time                                                  3.294                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.294                          
 Data arrival time                                                   3.410                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.116                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.220       4.081 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.609       4.690         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.151       4.841 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.484       5.325         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CE

 Data arrival time                                                   5.325         Logic Levels: 1  
                                                                                   Logic: 0.371ns(25.342%), Route: 1.093ns(74.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.412         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[5]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.742                          
 clock uncertainty                                      -0.250      15.492                          

 Setup time                                             -0.476      15.016                          

 Data required time                                                 15.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.016                          
 Data arrival time                                                   5.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.691                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.220       4.081 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.609       4.690         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.151       4.841 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.484       5.325         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CE

 Data arrival time                                                   5.325         Logic Levels: 1  
                                                                                   Logic: 0.371ns(25.342%), Route: 1.093ns(74.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.412         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[6]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.742                          
 clock uncertainty                                      -0.250      15.492                          

 Setup time                                             -0.476      15.016                          

 Data required time                                                 15.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.016                          
 Data arrival time                                                   5.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.691                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_href_d0/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE
Path Group  : cmos2_pclk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  3.861
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_90_145/CLK                                                           r       ov5640_ddr/cmos2_href_d0/opit_0/CLK

 CLMA_90_145/Q3                    tco                   0.220       4.081 f       ov5640_ddr/cmos2_href_d0/opit_0/Q
                                   net (fanout=11)       0.609       4.690         ov5640_ddr/cmos2_href_d0
 CLMA_126_157/Y1                   td                    0.151       4.841 f       ov5640_ddr/cmos2_8_16bit/N11_1/gateop_perm/Z
                                   net (fanout=16)       0.484       5.325         ov5640_ddr/cmos2_8_16bit/N11
 CLMA_134_176/CE                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CE

 Data arrival time                                                   5.325         Logic Levels: 1  
                                                                                   Logic: 0.371ns(25.342%), Route: 1.093ns(74.658%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                         11.900      11.900 r                        
 W6                                                      0.000      11.900 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      11.971         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      12.706 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      12.706         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      12.772 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745      14.517         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000      14.517 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895      15.412         ntclkbufg_6      
 CLMA_134_176/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[7]/opit_0_inv/CLK
 clock pessimism                                         0.330      15.742                          
 clock uncertainty                                      -0.250      15.492                          

 Setup time                                             -0.476      15.016                          

 Data required time                                                 15.016                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.016                          
 Data arrival time                                                   5.325                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.691                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.512         ntclkbufg_6      
 CLMA_138_149/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK

 CLMA_138_149/Q1                   tco                   0.184       3.696 r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[0]/opit_0_inv/Q
                                   net (fanout=1)        0.271       3.967         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [0]
 CLMA_138_152/M1                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/D

 Data arrival time                                                   3.967         Logic Levels: 0  
                                                                                   Logic: 0.184ns(40.440%), Route: 0.271ns(59.560%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_138_152/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[8]/opit_0_inv/CLK
 clock pessimism                                        -0.334       3.527                          
 clock uncertainty                                       0.200       3.727                          

 Hold time                                              -0.011       3.716                          

 Data required time                                                  3.716                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.716                          
 Data arrival time                                                   3.967                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.251                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.512         ntclkbufg_6      
 CLMS_130_161/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK

 CLMS_130_161/Q0                   tco                   0.182       3.694 r       ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/Q
                                   net (fanout=1)        0.280       3.974         ov5640_ddr/cmos2_8_16bit/pdata_i_reg [3]
 CLMA_134_156/M0                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[11]/opit_0_inv/D

 Data arrival time                                                   3.974         Logic Levels: 0  
                                                                                   Logic: 0.182ns(39.394%), Route: 0.280ns(60.606%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_134_156/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[11]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_d_d0[1]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/opit_0_inv/D
Path Group  : cmos2_pclk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.861
  Launch Clock Delay      :  3.512
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.745       2.617         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.617 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.895       3.512         ntclkbufg_6      
 CLMS_134_149/CLK                                                          r       ov5640_ddr/cmos2_d_d0[1]/opit_0/CLK

 CLMS_134_149/Q1                   tco                   0.184       3.696 r       ov5640_ddr/cmos2_d_d0[1]/opit_0/Q
                                   net (fanout=2)        0.279       3.975         ov5640_ddr/cmos2_d_d0 [1]
 CLMA_138_152/M0                                                           r       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/opit_0_inv/D

 Data arrival time                                                   3.975         Logic Levels: 0  
                                                                                   Logic: 0.184ns(39.741%), Route: 0.279ns(60.259%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk (rising edge)                          0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        1.908       2.936         nt_cmos2_pclk    
 USCM_84_117/CLK_USCM              td                    0.000       2.936 r       clkbufg_6/gopclkbufg/CLKOUT
                                   net (fanout=40)       0.925       3.861         ntclkbufg_6      
 CLMA_138_152/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out1[1]/opit_0_inv/CLK
 clock pessimism                                        -0.330       3.531                          
 clock uncertainty                                       0.200       3.731                          

 Hold time                                              -0.011       3.720                          

 Data required time                                                  3.720                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.720                          
 Data arrival time                                                   3.975                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.258       7.215         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.359       7.574 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.830         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.198 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.198         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.365       8.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.254       8.817         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.151       8.968 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.222         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.391       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.206       9.819 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.470      10.289         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.244      10.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.752      11.285         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMA_38_204/Y2                    td                    0.264      11.549 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[4]/gateop/F
                                   net (fanout=1)        0.619      12.168         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10523
 CLMS_38_205/D1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  12.168         Logic Levels: 7  
                                                                                   Logic: 2.569ns(47.294%), Route: 2.863ns(52.706%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMS_38_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[0]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.169      16.198                          

 Data required time                                                 16.198                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.198                          
 Data arrival time                                                  12.168                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.030                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.258       7.215         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.359       7.574 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.830         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.198 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.198         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.365       8.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.254       8.817         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.151       8.968 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.222         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.391       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.206       9.819 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.470      10.289         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.244      10.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.388      10.921         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMA_42_200/Y3                    td                    0.243      11.164 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_170[1]/gateop/F
                                   net (fanout=1)        0.665      11.829         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10520
 CLMA_42_200/A1                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/I1

 Data arrival time                                                  11.829         Logic Levels: 7  
                                                                                   Logic: 2.548ns(50.029%), Route: 2.545ns(49.971%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMA_42_200/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[1]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.191      16.176                          

 Data required time                                                 16.176                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.176                          
 Data arrival time                                                  11.829                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.347                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMS_46_197/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/CLK

 CLMS_46_197/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mr0_ddr3[5]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.258       7.215         u_DDR3_50H/u_ddrphy_top/mr0_ddr3 [5]
 CLMA_42_200/Y1                    td                    0.359       7.574 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/N144_8[1]/gateop_perm/Z
                                   net (fanout=2)        0.256       7.830         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_cl [1]
                                   td                    0.368       8.198 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       8.198         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.co [2]
 CLMS_42_197/Y3                    td                    0.365       8.563 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_6.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.254       8.817         u_DDR3_50H/u_ddrphy_top/ddrphy_info/nb0 [3]
 CLMS_46_197/Y1                    td                    0.151       8.968 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al_1[3]/gateop_perm/Z
                                   net (fanout=4)        0.254       9.222         u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_al [3]
 CLMA_46_192/COUT                  td                    0.391       9.613 r       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.613         u_DDR3_50H/u_ddrphy_top/ddrphy_info/_N5608
 CLMA_46_196/Y0                    td                    0.206       9.819 f       u_DDR3_50H/u_ddrphy_top/ddrphy_info/mc_rl_5/gateop/Y
                                   net (fanout=4)        0.470      10.289         u_DDR3_50H/u_ddrphy_top/mc_rl [4]
 CLMS_42_213/Y1                    td                    0.244      10.533 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_159_12/gateop_perm/Z
                                   net (fanout=40)       0.509      11.042         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10358
 CLMS_42_217/Y3                    td                    0.243      11.285 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_adj_163[9]/gateop/F
                                   net (fanout=2)        0.569      11.854         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/_N10416
 CLMA_42_216/BD                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/I0

 Data arrival time                                                  11.854         Logic Levels: 7  
                                                                                   Logic: 2.548ns(49.785%), Route: 2.570ns(50.215%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMA_42_216/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_dqs_gate_cal/dqs_gate_coarse_cal/dqs_gate_ctrl_pos[3]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Setup time                                             -0.125      16.242                          

 Data required time                                                 16.242                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.242                          
 Data arrival time                                                  11.854                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         4.388                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.348

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_62_160/Q3                    tco                   0.178       6.565 f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly[196]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=1)        0.059       6.624         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/din_slip_dly [196]
 CLMA_62_160/AD                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/D

 Data arrival time                                                   6.624         Logic Levels: 0  
                                                                                   Logic: 0.178ns(75.105%), Route: 0.059ns(24.895%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_62_160/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[4]/opit_0_inv/CLK
 clock pessimism                                        -0.348       6.388                          
 clock uncertainty                                       0.200       6.588                          

 Hold time                                               0.040       6.628                          

 Data required time                                                  6.628                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.628                          
 Data arrival time                                                   6.624                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -0.004                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/I3
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.334

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMA_58_173/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/CLK

 CLMA_58_173/Y2                    tco                   0.228       6.615 f       ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d[0]/opit_0/Q
                                   net (fanout=2)        0.059       6.674         ddr_hdmi/fram_buf_hdmi/wr_buf/rd_wdata_1d [0]
 CLMA_58_172/D0                                                            f       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/I3

 Data arrival time                                                   6.674         Logic Levels: 0  
                                                                                   Logic: 0.228ns(79.443%), Route: 0.059ns(20.557%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_58_172/CLK                                                           r       u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_wdatapath/mcdq_wdp_align/wrdata[64]/opit_0_inv_MUX4TO1Q/CLK
 clock pessimism                                        -0.334       6.402                          
 clock uncertainty                                       0.200       6.602                          

 Hold time                                              -0.065       6.537                          

 Data required time                                                  6.537                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.537                          
 Data arrival time                                                   6.674                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.137                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMS_14_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_14_213/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.063       6.632         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt [1]
 CLMS_14_213/A1                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   6.632         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.286%), Route: 0.063ns(25.714%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMS_14_213/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_wrlvl/vld_init_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.349       6.387                          
 clock uncertainty                                       0.200       6.587                          

 Hold time                                              -0.093       6.494                          

 Data required time                                                  6.494                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.494                          
 Data arrival time                                                   6.632                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.138                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.043       6.752         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_285/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_285/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk0
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.037       4.246         u_DDR3_50H/ioclk [0]
 DQSL_6_276/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_276/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_285/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk0 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_312/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_0/gopclkgate/OUT
                                   net (fanout=11)       0.046       4.551         u_DDR3_50H/ioclk [0]
 IOL_7_285/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  4.551
  Clock Pessimism Removal :  0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.408       4.959 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.959         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.959         Logic Levels: 0  
                                                                                   Logic: 0.408ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              2.500       2.500 r                        
 P20                                                     0.000       2.500 r       sys_clk (port)   
                                   net (fanout=1)        0.074       2.574         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       3.309 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.309         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       3.347 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       4.770         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       4.770 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       5.751         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       5.840 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       6.509         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       6.709 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.043       6.752         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                         0.296       7.048                          
 clock uncertainty                                      -0.150       6.898                          

 Setup time                                             -0.105       6.793                          

 Data required time                                                  6.793                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.793                          
 Data arrival time                                                   4.959                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.834                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[0]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[0]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [0]
 IOL_7_162/IFIFO_RADDR[0]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[0]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[1]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[1]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [1]
 IOL_7_162/IFIFO_RADDR[1]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[1]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]
Path Group  : ioclk1
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.009  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.551
  Launch Clock Delay      :  4.246
  Clock Pessimism Removal :  -0.296

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.200       4.209 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.037       4.246         u_DDR3_50H/ioclk [1]
 DQSL_6_152/CLK_IO                                                         r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK

 DQSL_6_152/IFIFO_RADDR[2]         tco                   0.339       4.585 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IFIFO_RADDR[2]
                                   net (fanout=8)        0.000       4.585         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/ififo_raddr [2]
 IOL_7_162/IFIFO_RADDR[2]                                                  r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/IFIFO_RADDR[2]

 Data arrival time                                                   4.585         Logic Levels: 0  
                                                                                   Logic: 0.339ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock ioclk1 (rising edge)                              0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_188/OUT                td                    0.268       4.505 r       u_DDR3_50H/I_GTP_IOCLKBUF_1/gopclkgate/OUT
                                   net (fanout=28)       0.046       4.551         u_DDR3_50H/ioclk [1]
 IOL_7_162/CLK_IO                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dq_loop[0].DQ0_GTP_ISERDES/gateop_a_IO/DESCLK
 clock pessimism                                        -0.296       4.255                          
 clock uncertainty                                       0.000       4.255                          

 Hold time                                              -0.053       4.202                          

 Data required time                                                  4.202                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.202                          
 Data arrival time                                                   4.585                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.383                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.221       3.310 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.287       3.597         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.244       3.841 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.068       3.909         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.162       4.071 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.165       4.236         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.222       4.458 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.349       4.807         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.227       5.034 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.381       5.415         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.151       5.566 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.364       5.930         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.132       6.062 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.062         ntR1049          
 CLMA_230_113/CECO                 td                    0.132       6.194 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.194         ntR1048          
 CLMA_230_117/CECO                 td                    0.132       6.326 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.326         ntR1047          
 CLMA_230_121/CECI                                                         f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.326         Logic Levels: 8  
                                                                                   Logic: 1.623ns(50.139%), Route: 1.614ns(49.861%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.576     102.333                          

 Data required time                                                102.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.333                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.007                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.221       3.310 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.287       3.597         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.244       3.841 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.068       3.909         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.162       4.071 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.165       4.236         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.222       4.458 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.349       4.807         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.227       5.034 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.381       5.415         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.151       5.566 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.364       5.930         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.132       6.062 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.062         ntR1049          
 CLMA_230_113/CECO                 td                    0.132       6.194 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.194         ntR1048          
 CLMA_230_117/CECO                 td                    0.132       6.326 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.326         ntR1047          
 CLMA_230_121/CECI                                                         f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.326         Logic Levels: 8  
                                                                                   Logic: 1.623ns(50.139%), Route: 1.614ns(49.861%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[13]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.576     102.333                          

 Data required time                                                102.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.333                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.007                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.177

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_230_129/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/CLK

 CLMA_230_129/Q0                   tco                   0.221       3.310 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt[6]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.287       3.597         hdmi_ddr/ms72xx_ctl/ms7200_ctl/dri_cnt [6]
 CLMA_242_128/Y1                   td                    0.244       3.841 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N8_3/gateop_perm/Z
                                   net (fanout=1)        0.068       3.909         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65463
 CLMA_242_128/Y2                   td                    0.162       4.071 r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1872_5/gateop_perm/Z
                                   net (fanout=6)        0.165       4.236         hdmi_ddr/ms72xx_ctl/ms7200_ctl/_N65468
 CLMA_242_124/Y3                   td                    0.222       4.458 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2031_1/gateop_perm/Z
                                   net (fanout=15)       0.349       4.807         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N261
 CLMA_242_124/Y2                   td                    0.227       5.034 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N40_9/gateop_perm/Z
                                   net (fanout=4)        0.381       5.415         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N2093 [4]
 CLMS_226_121/Y1                   td                    0.151       5.566 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955/gateop_perm/Z
                                   net (fanout=9)        0.364       5.930         hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1955
 CLMA_230_109/CECO                 td                    0.132       6.062 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/addr[6]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=3)        0.000       6.062         ntR1049          
 CLMA_230_113/CECO                 td                    0.132       6.194 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[7]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.194         ntR1048          
 CLMA_230_117/CECO                 td                    0.132       6.326 f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[4]/opit_0_inv_L5Q_perm/CEOUT
                                   net (fanout=4)        0.000       6.326         ntR1047          
 CLMA_230_121/CECI                                                         f       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CE

 Data arrival time                                                   6.326         Logic Levels: 8  
                                                                                   Logic: 1.623ns(50.139%), Route: 1.614ns(49.861%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_1      
 CLMA_230_121/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7200_ctl/data_in[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.177     103.059                          
 clock uncertainty                                      -0.150     102.909                          

 Setup time                                             -0.576     102.333                          

 Data required time                                                102.333                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.333                          
 Data arrival time                                                   6.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.007                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[9]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_1      
 CLMA_230_100/CLK                                                          r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/CLK

 CLMA_230_100/Q0                   tco                   0.182       3.064 r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.196       3.260         hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index [4]
 DRM_234_88/ADB0[9]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[9]

 Data arrival time                                                   3.260         Logic Levels: 0  
                                                                                   Logic: 0.182ns(48.148%), Route: 0.196ns(51.852%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 DRM_234_88/CLKB[0]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.260                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.252                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_1      
 CLMA_230_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/CLK

 CLMA_230_96/Q2                    tco                   0.183       3.065 r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.198       3.263         hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index [2]
 DRM_234_88/ADB0[7]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[7]

 Data arrival time                                                   3.263         Logic Levels: 0  
                                                                                   Logic: 0.183ns(48.031%), Route: 0.198ns(51.969%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 DRM_234_88/CLKB[0]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.263                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_1      
 CLMA_230_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/CLK

 CLMA_230_96/Q1                    tco                   0.184       3.066 r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/Q
                                   net (fanout=3)        0.199       3.265         hdmi_ddr/ms72xx_ctl/ms7210_ctl/cmd_index [1]
 DRM_234_88/ADB0[6]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/ADDRB[6]

 Data arrival time                                                   3.265         Logic Levels: 0  
                                                                                   Logic: 0.184ns(48.042%), Route: 0.199ns(51.958%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 DRM_234_88/CLKB[0]                                                        r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/CLKB
 clock pessimism                                        -0.188       2.901                          
 clock uncertainty                                       0.000       2.901                          

 Hold time                                               0.107       3.008                          

 Data required time                                                  3.008                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.008                          
 Data arrival time                                                   3.265                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.020  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.923
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.961       3.135         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.222       3.357 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       3.637         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.381       4.018 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.168         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.151       4.319 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.294       4.613         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.978 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.978         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.044       5.022 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/_N5352
                                   td                    0.044       5.066 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.066         ov5640_ddr/coms1_reg_config/_N5354
 CLMS_74_61/COUT                   td                    0.044       5.110 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.110         ov5640_ddr/coms1_reg_config/_N5356
 CLMS_74_69/CIN                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.110         Logic Levels: 4  
                                                                                   Logic: 1.251ns(63.342%), Route: 0.724ns(36.658%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.926      42.923         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.115                          
 clock uncertainty                                      -0.150      42.965                          

 Setup time                                             -0.132      42.833                          

 Data required time                                                 42.833                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.833                          
 Data arrival time                                                   5.110                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.723                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.961       3.135         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.222       3.357 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       3.637         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.381       4.018 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.168         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.151       4.319 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.294       4.613         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.978 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.978         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.044       5.022 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/_N5352
                                   td                    0.044       5.066 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.066         ov5640_ddr/coms1_reg_config/_N5354
                                                                           r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.066         Logic Levels: 3  
                                                                                   Logic: 1.207ns(62.506%), Route: 0.724ns(37.494%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.935      42.932         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.124                          
 clock uncertainty                                      -0.150      42.974                          

 Setup time                                             -0.128      42.846                          

 Data required time                                                 42.846                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.846                          
 Data arrival time                                                   5.066                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.780                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin
Path Group  : clk_25M
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.011  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.932
  Launch Clock Delay      :  3.135
  Clock Pessimism Removal :  0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.961       3.135         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q3                     tco                   0.222       3.357 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.280       3.637         ov5640_ddr/coms1_reg_config/clock_20k_cnt [4]
 CLMS_74_69/Y2                     td                    0.381       4.018 f       ov5640_ddr/coms1_reg_config/N8_mux4_5/gateop_perm/Z
                                   net (fanout=1)        0.150       4.168         ov5640_ddr/coms1_reg_config/_N1667
 CLMS_74_69/Y3                     td                    0.151       4.319 f       ov5640_ddr/coms1_reg_config/N8_mux10/gateop_perm/Z
                                   net (fanout=12)       0.294       4.613         ov5640_ddr/coms1_reg_config/N8
                                   td                    0.365       4.978 f       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       4.978         ov5640_ddr/coms1_reg_config/_N5350
 CLMS_74_57/COUT                   td                    0.044       5.022 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       5.022         ov5640_ddr/coms1_reg_config/_N5352
 CLMS_74_61/CIN                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Cin

 Data arrival time                                                   5.022         Logic Levels: 3  
                                                                                   Logic: 1.163ns(61.632%), Route: 0.724ns(38.368%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                            40.000      40.000 r                        
 P20                                                     0.000      40.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      40.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      40.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      40.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      40.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463      41.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084      41.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603      41.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000      41.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.935      42.932         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.192      43.124                          
 clock uncertainty                                      -0.150      42.974                          

 Setup time                                             -0.132      42.842                          

 Data required time                                                 42.842                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 42.842                          
 Data arrival time                                                   5.022                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        37.820                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.135
  Launch Clock Delay      :  2.927
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.930       2.927         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK

 CLMS_74_57/Q0                     tco                   0.182       3.109 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/Q0
                                   net (fanout=3)        0.060       3.169         ov5640_ddr/coms1_reg_config/clock_20k_cnt [1]
 CLMS_74_57/A1                                                             r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.169         Logic Levels: 0  
                                                                                   Logic: 0.182ns(75.207%), Route: 0.060ns(24.793%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.961       3.135         ntclkbufg_7      
 CLMS_74_57/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.927                          
 clock uncertainty                                       0.000       2.927                          

 Hold time                                              -0.093       2.834                          

 Data required time                                                  2.834                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.834                          
 Data arrival time                                                   3.169                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.335                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.139
  Launch Clock Delay      :  2.932
  Clock Pessimism Removal :  -0.207

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.935       2.932         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK

 CLMS_74_61/Q0                     tco                   0.182       3.114 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.176         ov5640_ddr/coms1_reg_config/clock_20k_cnt [5]
 CLMS_74_61/A1                                                             r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.176         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.965       3.139         ntclkbufg_7      
 CLMS_74_61/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.207       2.932                          
 clock uncertainty                                       0.000       2.932                          

 Hold time                                              -0.093       2.839                          

 Data required time                                                  2.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.839                          
 Data arrival time                                                   3.176                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
Endpoint    : ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01
Path Group  : clk_25M
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.131
  Launch Clock Delay      :  2.923
  Clock Pessimism Removal :  -0.208

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT2               td                    0.084       1.394 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.603       1.997         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       1.997 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.926       2.923         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK

 CLMS_74_69/Q0                     tco                   0.182       3.105 r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/Q0
                                   net (fanout=2)        0.062       3.167         ov5640_ddr/coms1_reg_config/clock_20k_cnt [9]
 CLMS_74_69/A1                                                             r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/I01

 Data arrival time                                                   3.167         Logic Levels: 0  
                                                                                   Logic: 0.182ns(74.590%), Route: 0.062ns(25.410%)
----------------------------------------------------------------------------------------------------

 Clock clk_25M (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT2               td                    0.089       1.560 r       u_pll/u_pll_e3/goppll/CLKOUT2
                                   net (fanout=1)        0.614       2.174         clk_25M          
 USCM_84_112/CLK_USCM              td                    0.000       2.174 r       clkbufg_7/gopclkbufg/CLKOUT
                                   net (fanout=7)        0.957       3.131         ntclkbufg_7      
 CLMS_74_69/CLK                                                            r       ov5640_ddr/coms1_reg_config/clock_20k_cnt[10]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.208       2.923                          
 clock uncertainty                                       0.000       2.923                          

 Hold time                                              -0.093       2.830                          

 Data required time                                                  2.830                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.830                          
 Data arrival time                                                   3.167                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.337                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.221       7.556 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        0.928       8.484         de_in_camera_1   
                                   td                    0.222       8.706 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.706         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.044       8.750 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.750         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.044       8.794 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.794         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/Y3                   td                    0.387       9.181 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.265       9.446         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [7]
 CLMS_130_165/Y0                   td                    0.162       9.608 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N3[7]/gateop_perm/Z
                                   net (fanout=1)        0.260       9.868         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/wwptr [7]
 CLMA_138_165/COUT                 td                    0.391      10.259 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_2/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.259         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.co [6]
 CLMA_138_169/Y1                   td                    0.383      10.642 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167.eq_4/gateop_A2/Y1
                                   net (fanout=1)        0.240      10.882         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N167
 CLMA_138_173/D4                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L4

 Data arrival time                                                  10.882         Logic Levels: 5  
                                                                                   Logic: 1.854ns(52.270%), Route: 1.693ns(47.730%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Setup time                                             -0.092      30.974                          

 Data required time                                                 30.974                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.974                          
 Data arrival time                                                  10.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.092                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.221       7.556 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        0.928       8.484         de_in_camera_1   
                                   td                    0.222       8.706 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.706         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.044       8.750 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.750         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.044       8.794 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.794         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/COUT                 td                    0.044       8.838 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.838         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                   td                    0.044       8.882 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.882         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5593
 CLMA_138_168/Y3                   td                    0.387       9.269 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.330       9.599         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_138_173/D1                                                           r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.599         Logic Levels: 3  
                                                                                   Logic: 1.006ns(44.435%), Route: 1.258ns(55.565%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Setup time                                             -0.162      30.904                          

 Data required time                                                 30.904                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.904                          
 Data arrival time                                                   9.599                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.305                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_110_145/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/CLK

 CLMA_110_145/Q0                   tco                   0.221       7.556 f       ov5640_ddr/cmos2_8_16bit/de_o/opit_0/Q
                                   net (fanout=5)        0.928       8.484         de_in_camera_1   
                                   td                    0.222       8.706 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[1]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.706         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5585
 CLMA_138_160/COUT                 td                    0.044       8.750 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.750         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5587
                                   td                    0.044       8.794 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[5]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.794         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5589
 CLMA_138_164/COUT                 td                    0.044       8.838 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.838         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5591
                                   td                    0.044       8.882 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[9]/opit_0_inv_A2Q21/Cout
                                   net (fanout=1)        0.000       8.882         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/_N5593
 CLMA_138_168/Y3                   td                    0.365       9.247 f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_A2Q21/Y1
                                   net (fanout=3)        0.271       9.518         u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/N2 [11]
 CLMA_138_173/C1                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.518         Logic Levels: 3  
                                                                                   Logic: 0.984ns(45.076%), Route: 1.199ns(54.924%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Setup time                                             -0.190      30.876                          

 Data required time                                                 30.876                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.876                          
 Data arrival time                                                   9.518                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.358                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/CLK

 CLMA_138_153/Q0                   tco                   0.182       6.848 r       ov5640_ddr/cmos2_8_16bit/pdata_o[2]/opit_0/Q
                                   net (fanout=1)        0.198       7.046         i_rgb565_camera_1[13]
 DRM_142_148/DA0[5]                                                        r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[5]

 Data arrival time                                                   7.046         Logic Levels: 0  
                                                                                   Logic: 0.182ns(47.895%), Route: 0.198ns(52.105%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 DRM_142_148/CLKA[0]                                                       r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.650       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Hold time                                               0.102       6.787                          

 Data required time                                                  6.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.787                          
 Data arrival time                                                   7.046                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos2_8_16bit/pdata_out2[3]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos2_8_16bit/pdata_out3[3]/opit_0/D
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.668

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out2[3]/opit_0/CLK

 CLMA_138_153/Q3                   tco                   0.178       6.844 f       ov5640_ddr/cmos2_8_16bit/pdata_out2[3]/opit_0/Q
                                   net (fanout=1)        0.130       6.974         ov5640_ddr/cmos2_8_16bit/pdata_out2 [3]
 CLMA_138_153/CD                                                           f       ov5640_ddr/cmos2_8_16bit/pdata_out3[3]/opit_0/D

 Data arrival time                                                   6.974         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_138_153/CLK                                                          r       ov5640_ddr/cmos2_8_16bit/pdata_out3[3]/opit_0/CLK
 clock pessimism                                        -0.668       6.667                          
 clock uncertainty                                       0.000       6.667                          

 Hold time                                               0.040       6.707                          

 Data required time                                                  6.707                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.707                          
 Data arrival time                                                   6.974                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/wr_enable/opit_0_L5Q_perm/L4
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.669

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK

 CLMS_146_177/Q3                   tco                   0.178       6.844 f       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.061       6.905         u_hsst_ddr/wr_enable
 CLMS_146_177/D4                                                           f       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.905         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.477%), Route: 0.061ns(25.523%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_enable/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.669       6.666                          
 clock uncertainty                                       0.000       6.666                          

 Hold time                                              -0.028       6.638                          

 Data required time                                                  6.638                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.638                          
 Data arrival time                                                   6.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.812
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.037       3.812         ntclkbufg_2      
 DRM_26_252/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_252/QB0[3]                 tco                   1.780       5.592 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[3]
                                   net (fanout=1)        1.600       7.192         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [19]
 CLMS_114_157/M0                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/D

 Data arrival time                                                   7.192         Logic Levels: 0  
                                                                                   Logic: 1.780ns(52.663%), Route: 1.600ns(47.337%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      27.229         ntclkbufg_2      
 CLMS_114_157/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[19]/opit_0/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Setup time                                             -0.068      27.352                          

 Data required time                                                 27.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.352                          
 Data arrival time                                                   7.192                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.160                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 DRM_26_232/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_232/QB0[0]                 tco                   1.780       5.480 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.355       6.835         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [20]
 CLMA_110_172/M0                                                           f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/D

 Data arrival time                                                   6.835         Logic Levels: 0  
                                                                                   Logic: 1.780ns(56.778%), Route: 1.355ns(43.222%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      27.229         ntclkbufg_2      
 CLMA_110_172/CLK                                                          r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[20]/opit_0/CLK
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Setup time                                             -0.068      27.363                          

 Data required time                                                 27.363                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.363                          
 Data arrival time                                                   6.835                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.528                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.142  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.812
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.037       3.812         ntclkbufg_2      
 DRM_26_252/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]

 DRM_26_252/QB0[0]                 tco                   1.780       5.592 f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/QB0[0]
                                   net (fanout=1)        1.208       6.800         ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data [16]
 CLMA_58_165/M1                                                            f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/D

 Data arrival time                                                   6.800         Logic Levels: 0  
                                                                                   Logic: 1.780ns(59.572%), Route: 1.208ns(40.428%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      27.229         ntclkbufg_2      
 CLMA_58_165/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_data_1d[16]/opit_0/CLK
 clock pessimism                                         0.241      27.470                          
 clock uncertainty                                      -0.050      27.420                          

 Setup time                                             -0.068      27.352                          

 Data required time                                                 27.352                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.352                          
 Data arrival time                                                   6.800                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        20.552                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/CLK
Endpoint    : ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMA_74_196/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/CLK

 CLMA_74_196/Q3                    tco                   0.178       3.607 f       ov5640_ddr/cmos1_8_16bit/pdata_out2[10]/opit_0/Q
                                   net (fanout=1)        0.130       3.737         ov5640_ddr/cmos1_8_16bit/pdata_out2 [10]
 CLMA_74_196/AD                                                            f       ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/D

 Data arrival time                                                   3.737         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.792%), Route: 0.130ns(42.208%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMA_74_196/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_out3[10]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.737                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.267                          
====================================================================================================

====================================================================================================

Startpoint  : ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/D
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.270

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMA_90_213/CLK                                                           r       ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/CLK

 CLMA_90_213/Q3                    tco                   0.178       3.607 f       ov5640_ddr/cmos1_8_16bit/pdata_o[3]/opit_0/Q
                                   net (fanout=2)        0.131       3.738         i_rgb565_camera[14]
 CLMA_90_213/CD                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/D

 Data arrival time                                                   3.738         Logic Levels: 0  
                                                                                   Logic: 0.178ns(57.605%), Route: 0.131ns(42.395%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMA_90_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/genblk1.wr_data_1d[14]/opit_0/CLK
 clock pessimism                                        -0.270       3.430                          
 clock uncertainty                                       0.000       3.430                          

 Hold time                                               0.040       3.470                          

 Data required time                                                  3.470                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.470                          
 Data arrival time                                                   3.738                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/L4
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.271

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMS_78_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK

 CLMS_78_213/Q3                    tco                   0.178       3.607 f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/Q
                                   net (fanout=11)       0.062       3.669         ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr [0]
 CLMS_78_213/D4                                                            f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.669         Logic Levels: 0  
                                                                                   Logic: 0.178ns(74.167%), Route: 0.062ns(25.833%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMS_78_213/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_addr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.271       3.429                          
 clock uncertainty                                       0.000       3.429                          

 Hold time                                              -0.028       3.401                          

 Data required time                                                  3.401                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.401                          
 Data arrival time                                                   3.669                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.268                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      2.390       5.978         u_DDR3_50H/ddr_rstn
 CLMA_58_228/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/RS

 Data arrival time                                                   5.978         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.464%), Route: 2.390ns(91.536%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_58_228/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/wrlvl_ck_dly_start_rst_d1/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.978                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.833                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      2.257       5.845         u_DDR3_50H/ddr_rstn
 CLMA_38_192/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/RS

 Data arrival time                                                   5.845         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.918%), Route: 2.257ns(91.082%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMA_38_192/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_dqs_rst/opit_0_inv/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.845                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.966                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.165
  Launch Clock Delay      :  3.367
  Clock Pessimism Removal :  0.172

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.925       3.367         u_DDR3_50H/pll_clkin
 CLMS_226_53/CLK                                                           r       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/CLK

 CLMS_226_53/Q0                    tco                   0.221       3.588 f       u_DDR3_50H/u_ddrp_rstn_sync/sig_async_r2[0]/opit_0/Q
                                   net (fanout=610)      2.248       5.836         u_DDR3_50H/ddr_rstn
 CLMS_70_165/RS                                                            f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.836         Logic Levels: 0  
                                                                                   Logic: 0.221ns(8.951%), Route: 2.248ns(91.049%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 P20                                                     0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      20.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      20.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      20.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      20.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      22.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      22.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.895      23.165         u_DDR3_50H/pll_clkin
 CLMS_70_165/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_pll_lock_debounce/rise_cnt[1]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.172      23.337                          
 clock uncertainty                                      -0.050      23.287                          

 Recovery time                                          -0.476      22.811                          

 Data required time                                                 22.811                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 22.811                          
 Data arrival time                                                   5.836                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        16.975                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.461       2.336         nt_sys_clk       
 CLMA_186_308/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_308/Q0                   tco                   0.182       2.518 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=12)       0.197       2.715         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_190_308/RSCO                 td                    0.092       2.807 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.807         ntR977           
 CLMA_190_316/RSCI                                                         f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.807         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.174%), Route: 0.197ns(41.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.700       2.731         nt_sys_clk       
 CLMA_190_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[6]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.216       2.515                          
 clock uncertainty                                       0.000       2.515                          

 Removal time                                            0.000       2.515                          

 Data required time                                                  2.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.515                          
 Data arrival time                                                   2.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.179  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.731
  Launch Clock Delay      :  2.336
  Clock Pessimism Removal :  -0.216

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.461       2.336         nt_sys_clk       
 CLMA_186_308/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/CLK

 CLMA_186_308/Q0                   tco                   0.182       2.518 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_rstn_sync/sig_synced/opit_0_inv/Q
                                   net (fanout=12)       0.197       2.715         u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/s_pll_rstn_0
 CLMA_190_308/RSCO                 td                    0.092       2.807 f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       2.807         ntR977           
 CLMA_190_316/RSCI                                                         f       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   2.807         Logic Levels: 1  
                                                                                   Logic: 0.274ns(58.174%), Route: 0.197ns(41.826%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.700       2.731         nt_sys_clk       
 CLMA_190_316/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_pll/pll0_lock_wtchdg/cnt_2[8]/opit_0_inv_A2Q21/CLK
 clock pessimism                                        -0.216       2.515                          
 clock uncertainty                                       0.000       2.515                          

 Removal time                                            0.000       2.515                          

 Data required time                                                  2.515                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.515                          
 Data arrival time                                                   2.807                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/RS
Path Group  : sys_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.505  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.176
  Launch Clock Delay      :  2.454
  Clock Pessimism Removal :  -0.217

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.066       0.875 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      1.579       2.454         nt_sys_clk       
 CLMA_174_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/CLK

 CLMA_174_332/Q1                   tco                   0.184       2.638 r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_lane_powerup/LANE2_ENABLE.o_lane_rst_2/opit_0_inv_L5Q_perm/Q
                                   net (fanout=96)       0.449       3.087         u_hsst_ddr/U_INST/P_LANE_RST_3
 CLMA_134_332/RS                                                           r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.087         Logic Levels: 0  
                                                                                   Logic: 0.184ns(29.068%), Route: 0.449ns(70.932%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/RX_DATA_DD            td                    0.096       1.031 r       sys_clk_ibuf/opit_1/OUT
                                   net (fanout=303)      2.145       3.176         nt_sys_clk       
 CLMA_134_332/CLK                                                          r       u_hsst_ddr/U_INST/U_IPML_HSST_RST/AUTO_MODE.ipml_hsst_rst_rx/RXLANE3_ENABLE.rxlane_fsm3/P_RX_PMA_RST/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.217       2.959                          
 clock uncertainty                                       0.000       2.959                          

 Removal time                                           -0.187       2.772                          

 Data required time                                                  2.772                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.772                          
 Data arrival time                                                   3.087                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.315                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.223       6.959 r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.036       7.995         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.113       8.108 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.108         ntR537           
 CLMA_30_133/RSCO                  td                    0.113       8.221 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.221         ntR536           
 CLMA_30_137/RSCO                  td                    0.113       8.334 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.334         ntR535           
 CLMA_30_141/RSCO                  td                    0.113       8.447 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.447         ntR534           
 CLMA_30_145/RSCO                  td                    0.113       8.560 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.560         ntR533           
 CLMA_30_149/RSCO                  td                    0.113       8.673 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.673         ntR532           
 CLMA_30_153/RSCO                  td                    0.113       8.786 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.786         ntR531           
 CLMA_30_157/RSCO                  td                    0.113       8.899 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.899         ntR530           
 CLMA_30_161/RSCO                  td                    0.113       9.012 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.012         ntR529           
 CLMA_30_165/RSCO                  td                    0.113       9.125 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.125         ntR528           
 CLMA_30_169/RSCO                  td                    0.113       9.238 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.238         ntR527           
 CLMA_30_173/RSCO                  td                    0.113       9.351 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.351         ntR526           
 CLMA_30_177/RSCO                  td                    0.113       9.464 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.464         ntR525           
 CLMA_30_181/RSCO                  td                    0.113       9.577 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.577         ntR524           
 CLMA_30_185/RSCO                  td                    0.113       9.690 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.690         ntR523           
 CLMA_30_193/RSCO                  td                    0.113       9.803 f       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.803         ntR522           
 CLMA_30_197/RSCO                  td                    0.113       9.916 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.916         ntR521           
 CLMA_30_201/RSCO                  td                    0.113      10.029 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.029         ntR520           
 CLMA_30_205/RSCO                  td                    0.113      10.142 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000      10.142         ntR519           
 CLMA_30_209/RSCI                                                          f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/RS

 Data arrival time                                                  10.142         Logic Levels: 19 
                                                                                   Logic: 2.370ns(69.583%), Route: 1.036ns(30.417%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMA_30_209/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[5]/opit_0_inv_AQ/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.142                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.187       8.144         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.105       8.249 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.249         ntR537           
 CLMA_30_133/RSCO                  td                    0.105       8.354 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR536           
 CLMA_30_137/RSCO                  td                    0.105       8.459 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.459         ntR535           
 CLMA_30_141/RSCO                  td                    0.105       8.564 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.564         ntR534           
 CLMA_30_145/RSCO                  td                    0.105       8.669 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.669         ntR533           
 CLMA_30_149/RSCO                  td                    0.105       8.774 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.774         ntR532           
 CLMA_30_153/RSCO                  td                    0.105       8.879 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.879         ntR531           
 CLMA_30_157/RSCO                  td                    0.105       8.984 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.984         ntR530           
 CLMA_30_161/RSCO                  td                    0.105       9.089 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.089         ntR529           
 CLMA_30_165/RSCO                  td                    0.105       9.194 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.194         ntR528           
 CLMA_30_169/RSCO                  td                    0.105       9.299 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.299         ntR527           
 CLMA_30_173/RSCO                  td                    0.105       9.404 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.404         ntR526           
 CLMA_30_177/RSCO                  td                    0.105       9.509 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.509         ntR525           
 CLMA_30_181/RSCO                  td                    0.105       9.614 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.614         ntR524           
 CLMA_30_185/RSCO                  td                    0.105       9.719 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.719         ntR523           
 CLMA_30_193/RSCO                  td                    0.105       9.824 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.824         ntR522           
 CLMA_30_197/RSCO                  td                    0.105       9.929 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.929         ntR521           
 CLMA_30_201/RSCO                  td                    0.105      10.034 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.034         ntR520           
 CLMA_30_205/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.034         Logic Levels: 18 
                                                                                   Logic: 2.111ns(64.008%), Route: 1.187ns(35.992%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMA_30_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[2]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RS
Path Group  : ddrphy_clkin
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.387
  Launch Clock Delay      :  6.736
  Clock Pessimism Removal :  0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_70_176/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/CLK

 CLMA_70_176/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/u_ddrphy_rstn_sync/sig_async_r2[0]/opit_0_inv/Q
                                   net (fanout=538)      1.187       8.144         u_DDR3_50H/u_ddrphy_top/ddrphy_rst_n
 CLMA_30_129/RSCO                  td                    0.105       8.249 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[7]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.249         ntR537           
 CLMA_30_133/RSCO                  td                    0.105       8.354 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/dqsi_rdel_cal/total_margin[8]/opit_0_inv_AQ/RSOUT
                                   net (fanout=2)        0.000       8.354         ntR536           
 CLMA_30_137/RSCO                  td                    0.105       8.459 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_tmrd_pass/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       8.459         ntR535           
 CLMA_30_141/RSCO                  td                    0.105       8.564 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/cnt_cmd[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=3)        0.000       8.564         ntR534           
 CLMA_30_145/RSCO                  td                    0.105       8.669 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_init/init_state_6/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=5)        0.000       8.669         ntR533           
 CLMA_30_149/RSCO                  td                    0.105       8.774 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/u_slice_rddata_align/dqs_read_data_r[22]/opit_0_inv/RSOUT
                                   net (fanout=4)        0.000       8.774         ntR532           
 CLMA_30_153/RSCO                  td                    0.105       8.879 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/ddrphy_main_ctrl/main_state_1/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       8.879         ntR531           
 CLMA_30_157/RSCO                  td                    0.105       8.984 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/dqs_rddata_align/rddata_r1[20]/opit_0_inv/RSOUT
                                   net (fanout=1)        0.000       8.984         ntR530           
 CLMA_30_161/RSCO                  td                    0.105       9.089 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_17/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.089         ntR529           
 CLMA_30_165/RSCO                  td                    0.105       9.194 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/phy_wrdata[196]/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.194         ntR528           
 CLMA_30_169/RSCO                  td                    0.105       9.299 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.299         ntR527           
 CLMA_30_173/RSCO                  td                    0.105       9.404 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[8]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.404         ntR526           
 CLMA_30_177/RSCO                  td                    0.105       9.509 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[12]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       9.509         ntR525           
 CLMA_30_181/RSCO                  td                    0.105       9.614 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[16]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=1)        0.000       9.614         ntR524           
 CLMA_30_185/RSCO                  td                    0.105       9.719 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/cnt[17]/opit_0_inv_AQ_perm/RSOUT
                                   net (fanout=1)        0.000       9.719         ntR523           
 CLMA_30_193/RSCO                  td                    0.105       9.824 r       u_DDR3_50H/u_ddrphy_top/ddrphy_calib_top/rdcal/rdcal_state_9/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.824         ntR522           
 CLMA_30_197/RSCO                  td                    0.105       9.929 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_check_pass_d/opit_0_inv/RSOUT
                                   net (fanout=2)        0.000       9.929         ntR521           
 CLMA_30_201/RSCO                  td                    0.105      10.034 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/gate_value[3]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.034         ntR520           
 CLMA_30_205/RSCI                                                          r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                  10.034         Logic Levels: 18 
                                                                                   Logic: 2.111ns(64.008%), Route: 1.187ns(35.992%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                       10.000      10.000 r                        
 P20                                                     0.000      10.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074      10.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735      10.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      10.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038      10.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423      12.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000      12.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981      13.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089      13.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669      14.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200      14.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000      14.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000      14.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      15.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000      15.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895      16.387         ntclkbufg_0      
 CLMA_30_205/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/data_slice_dqs_gate_cal/gatecal/golden_value[4]/opit_0_inv_A2Q21/CLK
 clock pessimism                                         0.330      16.717                          
 clock uncertainty                                      -0.350      16.367                          

 Recovery time                                           0.000      16.367                          

 Data required time                                                 16.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.367                          
 Data arrival time                                                  10.034                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         6.333                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.318       6.884         nt_LED[2]        
 DRM_82_212/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.884         Logic Levels: 0  
                                                                                   Logic: 0.179ns(36.016%), Route: 0.318ns(63.984%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 DRM_82_212/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.008       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.884                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.270                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.179       6.566 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.354       6.920         nt_LED[2]        
 DRM_54_212/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.920         Logic Levels: 0  
                                                                                   Logic: 0.179ns(33.583%), Route: 0.354ns(66.417%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 DRM_54_212/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                            0.008       6.614                          

 Data required time                                                  6.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.614                          
 Data arrival time                                                   6.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.306                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : ddrphy_clkin
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.736
  Launch Clock Delay      :  6.387
  Clock Pessimism Removal :  -0.330

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.423       2.270         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.270 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       0.981       3.251         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.089       3.340 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.669       4.009         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.200       4.209 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.209         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.209 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.492         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.492 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.895       6.387         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.182       6.569 r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       0.331       6.900         nt_LED[2]        
 DRM_54_192/RSTB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   6.900         Logic Levels: 0  
                                                                                   Logic: 0.182ns(35.478%), Route: 0.331ns(64.522%)
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 DRM_54_192/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                        -0.330       6.406                          
 clock uncertainty                                       0.200       6.606                          

 Removal time                                           -0.036       6.570                          

 Data required time                                                  6.570                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.570                          
 Data arrival time                                                   6.900                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.330                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[2]/opit_0_inv_A2Q21/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.882
  Launch Clock Delay      :  3.089
  Clock Pessimism Removal :  0.188

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_230_40/CLK                                                           r       rstn_1ms[2]/opit_0_inv_A2Q21/CLK

 CLMA_230_40/Q1                    tco                   0.223       3.312 f       rstn_1ms[2]/opit_0_inv_A2Q21/Q1
                                   net (fanout=2)        0.336       3.648         rstn_1ms[2]      
 CLMS_226_45/Y3                    td                    0.243       3.891 f       N162_9/gateop_perm/Z
                                   net (fanout=2)        0.151       4.042         _N70456          
 CLMS_226_45/Y0                    td                    0.264       4.306 f       hdmi_ddr/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.256       4.562         hdmi_ddr/ms72xx_ctl/N0
 CLMA_226_52/RS                                                            f       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   4.562         Logic Levels: 2  
                                                                                   Logic: 0.730ns(49.559%), Route: 0.743ns(50.441%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                           100.000     100.000 r                        
 P20                                                     0.000     100.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074     100.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735     100.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038     100.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463     101.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074     101.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603     101.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000     101.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895     102.882         ntclkbufg_1      
 CLMA_226_52/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                         0.188     103.070                          
 clock uncertainty                                      -0.150     102.920                          

 Recovery time                                          -0.476     102.444                          

 Data required time                                                102.444                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.444                          
 Data arrival time                                                   4.562                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.882                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK
Endpoint    : hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS
Path Group  : cfg_clk
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.089
  Launch Clock Delay      :  2.882
  Clock Pessimism Removal :  -0.192

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.735       0.809 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.809         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.038       0.847 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.463       1.310         _N19             
 PLL_158_55/CLK_OUT1               td                    0.074       1.384 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.603       1.987         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       1.987 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.895       2.882         ntclkbufg_1      
 CLMS_226_49/CLK                                                           r       rstn_1ms[0]/opit_0_inv_L5Q_perm/CLK

 CLMS_226_49/Q0                    tco                   0.182       3.064 r       rstn_1ms[0]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.201       3.265         rstn_1ms[0]      
 CLMS_226_45/Y0                    td                    0.273       3.538 r       hdmi_ddr/ms72xx_ctl/N0/gateop_perm/Z
                                   net (fanout=4)        0.216       3.754         hdmi_ddr/ms72xx_ctl/N0
 CLMA_226_52/RS                                                            r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/RS

 Data arrival time                                                   3.754         Logic Levels: 1  
                                                                                   Logic: 0.455ns(52.179%), Route: 0.417ns(47.821%)
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_226_52/CLK                                                           r       hdmi_ddr/ms72xx_ctl/rstn_temp1/opit_0/CLK
 clock pessimism                                        -0.192       2.897                          
 clock uncertainty                                       0.000       2.897                          

 Removal time                                           -0.187       2.710                          

 Data required time                                                  2.710                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.710                          
 Data arrival time                                                   3.754                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.223       7.558 f       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.155       7.713         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.264       7.977 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.481       8.458         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.458         Logic Levels: 1  
                                                                                   Logic: 0.487ns(43.366%), Route: 0.636ns(56.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Recovery time                                          -0.476      30.590                          

 Data required time                                                 30.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.590                          
 Data arrival time                                                   8.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.223       7.558 f       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.155       7.713         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.264       7.977 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.481       8.458         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.458         Logic Levels: 1  
                                                                                   Logic: 0.487ns(43.366%), Route: 0.636ns(56.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Recovery time                                          -0.476      30.590                          

 Data required time                                                 30.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.590                          
 Data arrival time                                                   8.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/hsst_rstn_2d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  6.666
  Launch Clock Delay      :  7.335
  Clock Pessimism Removal :  0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/hsst_rstn_2d/opit_0/CLK

 CLMS_146_177/Q2                   tco                   0.223       7.558 f       u_hsst_ddr/hsst_rstn_2d/opit_0/Q
                                   net (fanout=3)        0.155       7.713         u_hsst_ddr/hsst_rstn_2d
 CLMA_146_176/Y2                   td                    0.264       7.977 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.481       8.458         u_hsst_ddr/wr_rst
 CLMA_134_164/RS                                                           f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   8.458         Logic Levels: 1  
                                                                                   Logic: 0.487ns(43.366%), Route: 0.636ns(56.634%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 W6                                                      0.000      23.800 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071      23.871         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735      24.606 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.606         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066      24.672 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416      28.088         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      28.288         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000      28.288 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283      29.571         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000      29.571 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895      30.466         ntclkbufg_3      
 CLMA_134_164/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.650      31.116                          
 clock uncertainty                                      -0.050      31.066                          

 Recovery time                                          -0.476      30.590                          

 Data required time                                                 30.590                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 30.590                          
 Data arrival time                                                   8.458                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.132                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.180       6.846 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.061       6.907         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.125       7.032 f       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.239       7.271         u_hsst_ddr/wr_rst
 DRM_142_168/RSTA[0]                                                       f       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                   7.271         Logic Levels: 1  
                                                                                   Logic: 0.305ns(50.413%), Route: 0.300ns(49.587%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 DRM_142_168/CLKA[0]                                                       r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                        -0.650       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                           -0.038       6.647                          

 Data required time                                                  6.647                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.647                          
 Data arrival time                                                   7.271                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.624                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.180       6.846 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.061       6.907         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.130       7.037 r       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.298       7.335         u_hsst_ddr/wr_rst
 CLMA_138_169/RSCO                 td                    0.085       7.420 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.420         ntR990           
 CLMA_138_173/RSCI                                                         r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.420         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.387%), Route: 0.359ns(47.613%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.650       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                            0.000       6.685                          

 Data required time                                                  6.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.685                          
 Data arrival time                                                   7.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : u_hsst_ddr/wr_fsync_1d/opit_0/CLK
Endpoint    : u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS
Path Group  : cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  7.335
  Launch Clock Delay      :  6.666
  Clock Pessimism Removal :  -0.650

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.735       0.806 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.806         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.066       0.872 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.416       4.288         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.200       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.488         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       4.488 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.283       5.771         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       5.771 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.895       6.666         ntclkbufg_3      
 CLMS_146_177/CLK                                                          r       u_hsst_ddr/wr_fsync_1d/opit_0/CLK

 CLMS_146_177/Q1                   tco                   0.180       6.846 f       u_hsst_ddr/wr_fsync_1d/opit_0/Q
                                   net (fanout=3)        0.061       6.907         u_hsst_ddr/wr_fsync_1d
 CLMA_146_176/Y2                   td                    0.130       7.037 r       u_hsst_ddr/N34/gateop_perm/Z
                                   net (fanout=20)       0.298       7.335         u_hsst_ddr/wr_rst
 CLMA_138_169/RSCO                 td                    0.085       7.420 r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wrptr1[11]/opit_0/RSOUT
                                   net (fanout=4)        0.000       7.420         ntR990           
 CLMA_138_173/RSCI                                                         r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/RS

 Data arrival time                                                   7.420         Logic Levels: 2  
                                                                                   Logic: 0.395ns(52.387%), Route: 0.359ns(47.613%)
----------------------------------------------------------------------------------------------------

 Clock cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 W6                                                      0.000       0.000 r       cmos2_pclk (port)
                                   net (fanout=1)        0.071       0.071         cmos2_pclk       
 IOBD_37_0/DIN                     td                    0.861       0.932 r       cmos2_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.932         cmos2_pclk_ibuf/ntD
 IOL_39_6/RX_DATA_DD               td                    0.096       1.028 r       cmos2_pclk_ibuf/opit_1/OUT
                                   net (fanout=2)        3.808       4.836         nt_cmos2_pclk    
 IOCKGATE_326_322/OUT              td                    0.268       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       5.104         ov5640_ddr/cmos2_8_16bit/pclk_IOCLKBUF
 IOCKDIV_326_323/CLK_IODIV         td                    0.000       5.104 r       ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       6.410         pixclk_in_camera_1
 USCM_84_116/CLK_USCM              td                    0.000       6.410 r       clkbufg_3/gopclkbufg/CLKOUT
                                   net (fanout=108)      0.925       7.335         ntclkbufg_3      
 CLMA_138_173/CLK                                                          r       u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.wptr[11]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.650       6.685                          
 clock uncertainty                                       0.000       6.685                          

 Removal time                                            0.000       6.685                          

 Data required time                                                  6.685                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.685                          
 Data arrival time                                                   7.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.735                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.223       3.923 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.592       5.515         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_272/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.515         Logic Levels: 0  
                                                                                   Logic: 0.223ns(12.287%), Route: 1.592ns(87.713%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.005      27.339         ntclkbufg_2      
 DRM_26_272/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.050      27.530                          

 Recovery time                                          -0.031      27.499                          

 Data required time                                                 27.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.499                          
 Data arrival time                                                   5.515                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        21.984                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.080  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.539
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.241

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.223       3.923 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.408       5.331         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_292/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.331         Logic Levels: 0  
                                                                                   Logic: 0.223ns(13.673%), Route: 1.408ns(86.327%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      1.005      27.339         ntclkbufg_2      
 DRM_26_292/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.241      27.580                          
 clock uncertainty                                      -0.050      27.530                          

 Recovery time                                          -0.031      27.499                          

 Data required time                                                 27.499                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.499                          
 Data arrival time                                                   5.331                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.168                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.429
  Launch Clock Delay      :  3.700
  Clock Pessimism Removal :  0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.223       3.923 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       1.302       5.225         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_26_148/RSTB[0]                                                        f       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/RSTB[0]

 Data arrival time                                                   5.225         Logic Levels: 0  
                                                                                   Logic: 0.223ns(14.623%), Route: 1.302ns(85.377%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                        23.800      23.800 r                        
 T12                                                     0.000      23.800 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076      23.876         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735      24.611 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      24.611         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038      24.649 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559      25.208         _N5              
 IOCKGATE_86_20/OUT                td                    0.200      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000      25.408         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000      25.408 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926      26.334         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000      26.334 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895      27.229         ntclkbufg_2      
 DRM_26_148/CLKB[0]                                                        r       ddr_hdmi/fram_buf_hdmi/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv/CLKB[0]
 clock pessimism                                         0.252      27.481                          
 clock uncertainty                                      -0.050      27.431                          

 Recovery time                                          -0.031      27.400                          

 Data required time                                                 27.400                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 27.400                          
 Data arrival time                                                   5.225                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        22.175                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.180       3.609 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.361       3.970         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_82_192/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   3.970         Logic Levels: 0  
                                                                                   Logic: 0.180ns(33.272%), Route: 0.361ns(66.728%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 DRM_82_192/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                            0.000       3.448                          

 Data required time                                                  3.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.448                          
 Data arrival time                                                   3.970                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.522                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.180       3.609 f       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.442       4.051         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_82_212/RSTA[0]                                                        f       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.051         Logic Levels: 0  
                                                                                   Logic: 0.180ns(28.939%), Route: 0.442ns(71.061%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 DRM_82_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                            0.000       3.448                          

 Data required time                                                  3.448                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.448                          
 Data arrival time                                                   4.051                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK
Endpoint    : ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]
Path Group  : cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.019  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.700
  Launch Clock Delay      :  3.429
  Clock Pessimism Removal :  -0.252

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.735       0.811 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.811         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.038       0.849 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.559       1.408         _N5              
 IOCKGATE_86_20/OUT                td                    0.200       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.608         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.608 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.926       2.534         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.534 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.895       3.429         ntclkbufg_2      
 CLMS_94_205/CLK                                                           r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/CLK

 CLMS_94_205/Q1                    tco                   0.184       3.613 r       ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d/opit_0/Q
                                   net (fanout=19)       0.540       4.153         ddr_hdmi/fram_buf_hdmi/rd_buf/ddr_rstn_2d
 DRM_54_212/RSTA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/RSTA[0]

 Data arrival time                                                   4.153         Logic Levels: 0  
                                                                                   Logic: 0.184ns(25.414%), Route: 0.540ns(74.586%)
----------------------------------------------------------------------------------------------------

 Clock cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred (rising edge)
                                                         0.000       0.000 r                        
 T12                                                     0.000       0.000 r       cmos1_pclk (port)
                                   net (fanout=1)        0.076       0.076         cmos1_pclk       
 IOBD_169_0/DIN                    td                    0.861       0.937 r       cmos1_pclk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.937         cmos1_pclk_ibuf/ntD
 IOL_171_6/INCK                    td                    0.058       0.995 r       cmos1_pclk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.569       1.564         _N5              
 IOCKGATE_86_20/OUT                td                    0.268       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKBUF/gopclkgate/OUT
                                   net (fanout=1)        0.000       1.832         ov5640_ddr/cmos1_8_16bit/pclk_IOCLKBUF
 IOCKDIV_86_21/CLK_IODIV           td                    0.000       1.832 r       ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=2)        0.943       2.775         nt_pixclk_out    
 USCM_84_115/CLK_USCM              td                    0.000       2.775 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=216)      0.925       3.700         ntclkbufg_2      
 DRM_54_212/CLKA[0]                                                        r       ddr_hdmi/fram_buf_hdmi/wr_buf/wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv/CLKA[0]
 clock pessimism                                        -0.252       3.448                          
 clock uncertainty                                       0.000       3.448                          

 Removal time                                           -0.022       3.426                          

 Data required time                                                  3.426                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.426                          
 Data arrival time                                                   4.153                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.727                          
====================================================================================================

====================================================================================================

Startpoint  : u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK
Endpoint    : LED[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     0.925       6.736         ntclkbufg_0      
 CLMA_70_212/CLK                                                           r       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/CLK

 CLMA_70_212/Q0                    tco                   0.221       6.957 f       u_DDR3_50H/u_ddrphy_top/ddrphy_dfi/dfi_init_complete/opit_0_inv/Q
                                   net (fanout=82)       1.493       8.450         nt_LED[2]        
 IOL_35_374/DO                     td                    0.106       8.556 f       LED_obuf[2]/opit_1/O
                                   net (fanout=1)        0.000       8.556         LED_obuf[2]/ntO  
 IOBD_32_376/PAD                   td                    7.323      15.879 f       LED_obuf[2]/opit_0/O
                                   net (fanout=1)        0.076      15.955         LED[2]           
 B3                                                                        f       LED[2] (port)    

 Data arrival time                                                  15.955         Logic Levels: 2  
                                                                                   Logic: 7.650ns(82.981%), Route: 1.569ns(17.019%)
====================================================================================================

====================================================================================================

Startpoint  : heart_beat_led/opit_0_inv_L5Q_perm/CLK
Endpoint    : LED[3] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock ddrphy_clkin (rising edge)                        0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        1.449       2.442         _N19             
 USCM_84_109/CLK_USCM              td                    0.000       2.442 r       u_DDR3_50H/u_clkbufg/gopclkbufg/CLKOUT
                                   net (fanout=68)       1.019       3.461         u_DDR3_50H/pll_clkin
 PLL_158_199/CLK_OUT0_WL           td                    0.094       3.555 r       u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll/CLKOUT0_WL
                                   net (fanout=3)        0.682       4.237         clkout0_wl_0     
 IOCKGATE_6_322/OUT                td                    0.268       4.505 r       clkgate_8/gopclkgate/OUT
                                   net (fanout=1)        0.000       4.505         ntclkgate_0      
 IOCKDIV_6_323/CLK_IODIV           td                    0.000       4.505 r       u_DDR3_50H/I_GTP_CLKDIV/gopclkdiv/CLKDIV
                                   net (fanout=1)        1.306       5.811         core_clk         
 USCM_84_114/CLK_USCM              td                    0.000       5.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4404)     1.037       6.848         ntclkbufg_0      
 CLMS_38_357/CLK                                                           r       heart_beat_led/opit_0_inv_L5Q_perm/CLK

 CLMS_38_357/Q0                    tco                   0.221       7.069 f       heart_beat_led/opit_0_inv_L5Q_perm/Q
                                   net (fanout=2)        0.385       7.454         nt_LED[3]        
 IOL_35_373/DO                     td                    0.106       7.560 f       LED_obuf[3]/opit_1/O
                                   net (fanout=1)        0.000       7.560         LED_obuf[3]/ntO  
 IOBS_TB_33_376/PAD                td                    7.323      14.883 f       LED_obuf[3]/opit_0/O
                                   net (fanout=1)        0.087      14.970         LED[3]           
 A3                                                                        f       LED[3] (port)    

 Data arrival time                                                  14.970         Logic Levels: 2  
                                                                                   Logic: 7.650ns(94.189%), Route: 0.472ns(5.811%)
====================================================================================================

====================================================================================================

Startpoint  : hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK
Endpoint    : LED[6] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock cfg_clk (rising edge)                             0.000       0.000 r                        
 P20                                                     0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.074       0.074         sys_clk          
 IOBS_LR_328_209/DIN               td                    0.861       0.935 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.935         sys_clk_ibuf/ntD 
 IOL_327_210/INCK                  td                    0.058       0.993 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=2)        0.478       1.471         _N19             
 PLL_158_55/CLK_OUT1               td                    0.079       1.550 r       u_pll/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.614       2.164         cfg_clk          
 USCM_84_108/CLK_USCM              td                    0.000       2.164 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=237)      0.925       3.089         ntclkbufg_1      
 CLMA_226_96/CLK                                                           r       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/CLK

 CLMA_226_96/Q0                    tco                   0.221       3.310 f       hdmi_ddr/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/Q
                                   net (fanout=1)        3.085       6.395         nt_LED[6]        
 IOL_47_374/DO                     td                    0.106       6.501 f       LED_obuf[6]/opit_1/O
                                   net (fanout=1)        0.000       6.501         LED_obuf[6]/ntO  
 IOBD_44_376/PAD                   td                    7.323      13.824 f       LED_obuf[6]/opit_0/O
                                   net (fanout=1)        0.039      13.863         LED[6]           
 F7                                                                        f       LED[6] (port)    

 Data arrival time                                                  13.863         Logic Levels: 2  
                                                                                   Logic: 7.650ns(71.004%), Route: 3.124ns(28.996%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[30] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J4                                                      0.000       0.000 f       mem_dq[30] (port)
                                   net (fanout=1)        0.063       0.063         nt_mem_dq[30]    
 IOBS_LR_0_260/DIN                 td                    0.372       0.435 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.435         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_261/RX_DATA_DD              td                    0.371       0.806 f       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.291       1.097         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/dq_in_dly [6]
 CLMS_14_265/Y3                    td                    0.130       1.227 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.217       1.444         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/_N72586
 CLMS_10_261/D2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[3].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.444         Logic Levels: 3  
                                                                                   Logic: 0.873ns(60.457%), Route: 0.571ns(39.543%)
====================================================================================================

====================================================================================================

Startpoint  : iic_tx_sda (port)
Endpoint    : hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 P18                                                     0.000       0.000 r       iic_tx_sda (port)
                                   net (fanout=1)        0.058       0.058         nt_iic_tx_sda    
 IOBS_LR_328_44/DIN                td                    0.735       0.793 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/opit_0/O
                                   net (fanout=1)        0.000       0.793         hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/ntI
 IOL_327_45/RX_DATA_DD             td                    0.066       0.859 r       hdmi_ddr.ms72xx_ctl.iic_tx_sda_tri/opit_1/OUT
                                   net (fanout=1)        0.724       1.583         _N1              
 CLMS_246_81/M0                                                            r       hdmi_ddr/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/D

 Data arrival time                                                   1.583         Logic Levels: 2  
                                                                                   Logic: 0.801ns(50.600%), Route: 0.782ns(49.400%)
====================================================================================================

====================================================================================================

Startpoint  : mem_dq[22] (port)
Endpoint    : u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 J1                                                      0.000       0.000 r       mem_dq[22] (port)
                                   net (fanout=1)        0.080       0.080         nt_mem_dq[22]    
 IOBS_LR_0_241/DIN                 td                    0.455       0.535 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/opit_0/O
                                   net (fanout=1)        0.000       0.535         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].u_iobuf_dq/ntI
 IOL_7_242/RX_DATA_DD              td                    0.374       0.909 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_loop[6].DQ0_GTP_ISERDES/gateop_a_IO/OUT
                                   net (fanout=1)        0.442       1.351         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/dq_in_dly [6]
 CLMA_10_268/Y2                    td                    0.130       1.481 r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/N417[0]_16/gateop_perm/Z
                                   net (fanout=1)        0.238       1.719         u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/_N72537
 CLMS_14_257/B2                                                            r       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[2].u_ddrphy_data_slice/data_slice_wrlvl/wrlvl_dq_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   1.719         Logic Levels: 3  
                                                                                   Logic: 0.959ns(55.788%), Route: 0.760ns(44.212%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.504       10.000          0.496           High Pulse Width  CLMS_94_93/CLK          ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           Low Pulse Width   CLMS_94_93/CLK          ov5640_ddr/power_on_delay_inst/camera_pwnd_reg/opit_0_L5Q_perm/CLK
 9.504       10.000          0.496           High Pulse Width  CLMS_94_85/CLK          ov5640_ddr/power_on_delay_inst/cnt1[0]/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cmos1_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_78_201/CLK         ov5640_ddr/cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_78_201/CLK         ov5640_ddr/cmos1_8_16bit/cnt[0]/opit_0_L5Q_perm/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_70_197/CLK         ov5640_ddr/cmos1_8_16bit/pdata_i_reg[0]/opit_0_inv/CLK
====================================================================================================

{cmos2_pclk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 5.454       5.950           0.496           High Pulse Width  CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 5.454       5.950           0.496           Low Pulse Width   CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[2]/opit_0_inv/CLK
 5.454       5.950           0.496           High Pulse Width  CLMS_130_161/CLK        ov5640_ddr/cmos2_8_16bit/pdata_i_reg[3]/opit_0_inv/CLK
====================================================================================================

{ddrphy_clkin} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 3.480       5.000           1.520           High Pulse Width  CLMS_78_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_137/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_0/ram16x1d/WCLK
 3.480       5.000           1.520           Low Pulse Width   CLMS_78_133/CLK         u_DDR3_50H/u_ipsxb_ddrc_top/mcdq_dcp_top/mcdq_dcp_buf/A_ipsxb_distributed_fifo/u_ipsxb_distributed_fifo_distributed_fifo_v1_0/ipsxb_distributed_sdpram_distributed_fifo_v1_0/mem_1/ram16x1d/WCLK
====================================================================================================

{ioclk0} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_348/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[1].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_304/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[3].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk1} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_152/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[0].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_180/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_dqs_group[1].u_ddrphy_data_slice/u_ddc_dqs/opit_0/IOCLK
====================================================================================================

{ioclk2} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.568       1.250           0.682           High Pulse Width  DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           Low Pulse Width   DQSL_6_28/CLK_IO        u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[0].u_ddc_ca/opit_0/IOCLK
 0.568       1.250           0.682           High Pulse Width  DQSL_6_100/CLK_IO       u_DDR3_50H/u_ddrphy_top/ddrphy_slice_top/i_ca_group[2].u_ddc_ca/opit_0/IOCLK
====================================================================================================

{ioclk_gate_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 4.664       5.000           0.336           High Pulse Width  CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
 4.664       5.000           0.336           Low Pulse Width   CLMA_150_192/CLK        u_DDR3_50H/u_ddrphy_top/ddrphy_reset_ctrl/ddrphy_ioclk_gate/opit_0_inv_L5Q_perm/CLK
====================================================================================================

{cfg_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.282      50.000          0.718           Low Pulse Width   DRM_234_108/CLKA[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           High Pulse Width  DRM_234_108/CLKA[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKA[0]
 49.282      50.000          0.718           Low Pulse Width   DRM_234_108/CLKB[0]     hdmi_ddr/ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm/CLKB[0]
====================================================================================================

{clk_25M} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 19.504      20.000          0.496           Low Pulse Width   CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[2]/opit_0_inv_A2Q21/CLK
 19.504      20.000          0.496           High Pulse Width  CLMS_74_57/CLK          ov5640_ddr/coms1_reg_config/clock_20k_cnt[4]/opit_0_inv_A2Q21/CLK
====================================================================================================

{cmos2_pclk|ov5640_ddr/cmos2_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 11.182      11.900          0.718           Low Pulse Width   DRM_142_168/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           High Pulse Width  DRM_142_168/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 11.182      11.900          0.718           Low Pulse Width   DRM_142_148/CLKA[0]     u_hsst_ddr/tx_fifo/U_ipml_fifo_hsst_fifo/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
====================================================================================================

{cmos1_pclk|ov5640_ddr/cmos1_8_16bit/u_GTP_IOCLKDIV/CLKDIVOUT_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 10.687      11.900          1.213           High Pulse Width  IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 10.687      11.900          1.213           Low Pulse Width   IOL_327_165/CLK_SYS     b_out_obuf[3]/opit_1_OQ/SYSCLK
 10.687      11.900          1.213           High Pulse Width  IOL_327_170/CLK_SYS     b_out_obuf[4]/opit_1_OQ/SYSCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+--------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                
+--------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/place_route/m1_soc_top_pnr.adf       
| Output     | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/report_timing/m1_soc_top_rtp.adf     
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/report_timing/m1_soc_top.rtr         
|            | C:/Users/YHX/Desktop/test_board/rtl_design_v1.0/pnr/report_timing/rtr.db                 
+--------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 840 MB
Total CPU  time to report_timing completion : 0h:0m:4s
Process Total CPU  time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:14s
