-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\OFDM_rx\hdlsrc\OFDM_Tx_Rx_HW\ofdm_rx_src_CordicRotate_block.vhd
-- Created: 2021-01-08 12:41:57
-- 
-- Generated by MATLAB 9.8 and HDL Coder 3.16
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: ofdm_rx_src_CordicRotate_block
-- Source Path: OFDM_Tx_Rx_HW/OFDMRx/PhaseTracking_2/CordicRotate
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY ofdm_rx_src_CordicRotate_block IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        enb_1_192_0                       :   IN    std_logic;
        DataIn_re                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        DataIn_im                         :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        PhaseIn                           :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
        validIn                           :   IN    std_logic;
        DataOut_re                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        DataOut_im                        :   OUT   std_logic_vector(15 DOWNTO 0);  -- sfix16_En14
        validOut                          :   OUT   std_logic
        );
END ofdm_rx_src_CordicRotate_block;


ARCHITECTURE rtl OF ofdm_rx_src_CordicRotate_block IS

  -- Component Declarations
  COMPONENT ofdm_rx_src_QUAD_MAP_block
    PORT( Xin                             :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Yin                             :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          ANG_IN                          :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          Xout                            :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Yout                            :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          ANG_OUT                         :   OUT   std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          QUAD_CTRL_OUT                   :   OUT   std_logic_vector(1 DOWNTO 0)  -- ufix2
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell0_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell1_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell2_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell3_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell4_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell5_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell6_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell7_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell8_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_out_0                       :   OUT   std_logic_vector(22 DOWNTO 0)  -- sfix23_En20
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_Cell9_block
    PORT( X_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in_0                          :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ang_in_0                        :   IN    std_logic_vector(22 DOWNTO 0);  -- sfix23_En20
          X_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out_0                         :   OUT   std_logic_vector(20 DOWNTO 0)  -- sfix21_En15
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_QCORR_block
    PORT( X_in                            :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_in                            :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Ctrl_in                         :   IN    std_logic_vector(1 DOWNTO 0);  -- ufix2
          X_out                           :   OUT   std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          Y_out                           :   OUT   std_logic_vector(20 DOWNTO 0)  -- sfix21_En15
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_GAIN_CORR_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          XIN                             :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          XOUT                            :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  COMPONENT ofdm_rx_src_GAIN_CORR1_block
    PORT( clk                             :   IN    std_logic;
          reset                           :   IN    std_logic;
          enb_1_192_0                     :   IN    std_logic;
          YIN                             :   IN    std_logic_vector(20 DOWNTO 0);  -- sfix21_En15
          YOUT                            :   OUT   std_logic_vector(15 DOWNTO 0)  -- sfix16_En14
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : ofdm_rx_src_QUAD_MAP_block
    USE ENTITY work.ofdm_rx_src_QUAD_MAP_block(rtl);

  FOR ALL : ofdm_rx_src_Cell0_block
    USE ENTITY work.ofdm_rx_src_Cell0_block(rtl);

  FOR ALL : ofdm_rx_src_Cell1_block
    USE ENTITY work.ofdm_rx_src_Cell1_block(rtl);

  FOR ALL : ofdm_rx_src_Cell2_block
    USE ENTITY work.ofdm_rx_src_Cell2_block(rtl);

  FOR ALL : ofdm_rx_src_Cell3_block
    USE ENTITY work.ofdm_rx_src_Cell3_block(rtl);

  FOR ALL : ofdm_rx_src_Cell4_block
    USE ENTITY work.ofdm_rx_src_Cell4_block(rtl);

  FOR ALL : ofdm_rx_src_Cell5_block
    USE ENTITY work.ofdm_rx_src_Cell5_block(rtl);

  FOR ALL : ofdm_rx_src_Cell6_block
    USE ENTITY work.ofdm_rx_src_Cell6_block(rtl);

  FOR ALL : ofdm_rx_src_Cell7_block
    USE ENTITY work.ofdm_rx_src_Cell7_block(rtl);

  FOR ALL : ofdm_rx_src_Cell8_block
    USE ENTITY work.ofdm_rx_src_Cell8_block(rtl);

  FOR ALL : ofdm_rx_src_Cell9_block
    USE ENTITY work.ofdm_rx_src_Cell9_block(rtl);

  FOR ALL : ofdm_rx_src_QCORR_block
    USE ENTITY work.ofdm_rx_src_QCORR_block(rtl);

  FOR ALL : ofdm_rx_src_GAIN_CORR_block
    USE ENTITY work.ofdm_rx_src_GAIN_CORR_block(rtl);

  FOR ALL : ofdm_rx_src_GAIN_CORR1_block
    USE ENTITY work.ofdm_rx_src_GAIN_CORR1_block(rtl);

  -- Signals
  SIGNAL DataIn_re_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL DataIn_im_signed                 : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL Data_Type_Conversion8_out1       : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Data_Type_Conversion9_out1       : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL PhaseIn_signed                   : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay47_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay48_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay1_out1                      : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL QUAD_MAP_out1                    : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL QUAD_MAP_out2                    : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL ang_out                          : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL QUAD                             : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL QUAD_MAP_out1_signed             : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL QUAD_MAP_out2_signed             : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL ang_out_signed                   : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay2_out1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay3_out1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay4_out1                      : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell0_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell0_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell0_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell0_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell0_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell0_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay9_out1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay8_out1                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay7_out1                      : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell1_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell1_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell1_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell1_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell1_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell1_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay10_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay11_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay12_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell2_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell2_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell2_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell2_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell2_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell2_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay14_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay15_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay16_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell3_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell3_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell3_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell3_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell3_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell3_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay18_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay19_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay20_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell4_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell4_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell4_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell4_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell4_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell4_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay22_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay23_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay24_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell5_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell5_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell5_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell5_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell5_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell5_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay26_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay27_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay28_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell6_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell6_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell6_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell6_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell6_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell6_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay30_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay31_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay32_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell7_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell7_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell7_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell7_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell7_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell7_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay34_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay35_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay36_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell8_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell8_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell8_out3                       : std_logic_vector(22 DOWNTO 0);  -- ufix23
  SIGNAL Cell8_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell8_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell8_out3_signed                : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Delay38_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay39_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay40_out1                     : signed(22 DOWNTO 0);  -- sfix23_En20
  SIGNAL Cell9_out1                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell9_out2                       : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL Cell9_out1_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Cell9_out2_signed                : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL QUAD_unsigned                    : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay5_out1                      : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay6_out1                      : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay13_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay17_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay21_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay25_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay29_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay33_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay37_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay41_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL Delay43_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay44_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay45_out1                     : unsigned(1 DOWNTO 0);  -- ufix2
  SIGNAL xout                             : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL yout                             : std_logic_vector(20 DOWNTO 0);  -- ufix21
  SIGNAL xout_signed                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay46_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL GAIN_CORR_out1                   : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL GAIN_CORR_out1_signed            : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay86_out1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL yout_signed                      : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL Delay49_out1                     : signed(20 DOWNTO 0);  -- sfix21_En15
  SIGNAL GAIN_CORR1_out1                  : std_logic_vector(15 DOWNTO 0);  -- ufix16
  SIGNAL GAIN_CORR1_out1_signed           : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay42_out1                     : signed(15 DOWNTO 0);  -- sfix16_En14
  SIGNAL Delay50_reg                      : std_logic_vector(0 TO 13);  -- ufix1 [14]
  SIGNAL Delay50_out1                     : std_logic;

BEGIN
  -- RESIZE TO INTERNAL 
  -- CORDIC WL

  u_QUAD_MAP : ofdm_rx_src_QUAD_MAP_block
    PORT MAP( Xin => std_logic_vector(Delay47_out1),  -- sfix21_En15
              Yin => std_logic_vector(Delay48_out1),  -- sfix21_En15
              ANG_IN => std_logic_vector(Delay1_out1),  -- sfix23_En20
              Xout => QUAD_MAP_out1,  -- sfix21_En15
              Yout => QUAD_MAP_out2,  -- sfix21_En15
              ANG_OUT => ang_out,  -- sfix23_En20
              QUAD_CTRL_OUT => QUAD  -- ufix2
              );

  u_Cell0 : ofdm_rx_src_Cell0_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              X_in_0 => std_logic_vector(Delay2_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay3_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay4_out1),  -- sfix23_En20
              X_out_0 => Cell0_out1,  -- sfix21_En15
              Y_out_0 => Cell0_out2,  -- sfix21_En15
              Ang_out_0 => Cell0_out3  -- sfix23_En20
              );

  u_Cell1 : ofdm_rx_src_Cell1_block
    PORT MAP( X_in_0 => std_logic_vector(Delay9_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay8_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay7_out1),  -- sfix23_En20
              X_out_0 => Cell1_out1,  -- sfix21_En15
              Y_out_0 => Cell1_out2,  -- sfix21_En15
              Ang_out_0 => Cell1_out3  -- sfix23_En20
              );

  u_Cell2 : ofdm_rx_src_Cell2_block
    PORT MAP( X_in_0 => std_logic_vector(Delay10_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay11_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay12_out1),  -- sfix23_En20
              X_out_0 => Cell2_out1,  -- sfix21_En15
              Y_out_0 => Cell2_out2,  -- sfix21_En15
              Ang_out_0 => Cell2_out3  -- sfix23_En20
              );

  u_Cell3 : ofdm_rx_src_Cell3_block
    PORT MAP( X_in_0 => std_logic_vector(Delay14_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay15_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay16_out1),  -- sfix23_En20
              X_out_0 => Cell3_out1,  -- sfix21_En15
              Y_out_0 => Cell3_out2,  -- sfix21_En15
              Ang_out_0 => Cell3_out3  -- sfix23_En20
              );

  u_Cell4 : ofdm_rx_src_Cell4_block
    PORT MAP( X_in_0 => std_logic_vector(Delay18_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay19_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay20_out1),  -- sfix23_En20
              X_out_0 => Cell4_out1,  -- sfix21_En15
              Y_out_0 => Cell4_out2,  -- sfix21_En15
              Ang_out_0 => Cell4_out3  -- sfix23_En20
              );

  u_Cell5 : ofdm_rx_src_Cell5_block
    PORT MAP( X_in_0 => std_logic_vector(Delay22_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay23_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay24_out1),  -- sfix23_En20
              X_out_0 => Cell5_out1,  -- sfix21_En15
              Y_out_0 => Cell5_out2,  -- sfix21_En15
              Ang_out_0 => Cell5_out3  -- sfix23_En20
              );

  u_Cell6 : ofdm_rx_src_Cell6_block
    PORT MAP( X_in_0 => std_logic_vector(Delay26_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay27_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay28_out1),  -- sfix23_En20
              X_out_0 => Cell6_out1,  -- sfix21_En15
              Y_out_0 => Cell6_out2,  -- sfix21_En15
              Ang_out_0 => Cell6_out3  -- sfix23_En20
              );

  u_Cell7 : ofdm_rx_src_Cell7_block
    PORT MAP( X_in_0 => std_logic_vector(Delay30_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay31_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay32_out1),  -- sfix23_En20
              X_out_0 => Cell7_out1,  -- sfix21_En15
              Y_out_0 => Cell7_out2,  -- sfix21_En15
              Ang_out_0 => Cell7_out3  -- sfix23_En20
              );

  u_Cell8 : ofdm_rx_src_Cell8_block
    PORT MAP( X_in_0 => std_logic_vector(Delay34_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay35_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay36_out1),  -- sfix23_En20
              X_out_0 => Cell8_out1,  -- sfix21_En15
              Y_out_0 => Cell8_out2,  -- sfix21_En15
              Ang_out_0 => Cell8_out3  -- sfix23_En20
              );

  u_Cell9 : ofdm_rx_src_Cell9_block
    PORT MAP( X_in_0 => std_logic_vector(Delay38_out1),  -- sfix21_En15
              Y_in_0 => std_logic_vector(Delay39_out1),  -- sfix21_En15
              Ang_in_0 => std_logic_vector(Delay40_out1),  -- sfix23_En20
              X_out_0 => Cell9_out1,  -- sfix21_En15
              Y_out_0 => Cell9_out2  -- sfix21_En15
              );

  u_QCORR : ofdm_rx_src_QCORR_block
    PORT MAP( X_in => std_logic_vector(Delay43_out1),  -- sfix21_En15
              Y_in => std_logic_vector(Delay44_out1),  -- sfix21_En15
              Ctrl_in => std_logic_vector(Delay45_out1),  -- ufix2
              X_out => xout,  -- sfix21_En15
              Y_out => yout  -- sfix21_En15
              );

  u_GAIN_CORR : ofdm_rx_src_GAIN_CORR_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              XIN => std_logic_vector(Delay46_out1),  -- sfix21_En15
              XOUT => GAIN_CORR_out1  -- sfix16_En14
              );

  u_GAIN_CORR1 : ofdm_rx_src_GAIN_CORR1_block
    PORT MAP( clk => clk,
              reset => reset,
              enb_1_192_0 => enb_1_192_0,
              YIN => std_logic_vector(Delay49_out1),  -- sfix21_En15
              YOUT => GAIN_CORR1_out1  -- sfix16_En14
              );

  DataIn_re_signed <= signed(DataIn_re);

  Data_Type_Conversion8_out1 <= resize(DataIn_re_signed, 21);

  DataIn_im_signed <= signed(DataIn_im);

  Data_Type_Conversion9_out1 <= resize(DataIn_im_signed, 21);

  PhaseIn_signed <= signed(PhaseIn);

  Delay47_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay47_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay47_out1 <= Data_Type_Conversion8_out1;
      END IF;
    END IF;
  END PROCESS Delay47_process;


  Delay48_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay48_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay48_out1 <= Data_Type_Conversion9_out1;
      END IF;
    END IF;
  END PROCESS Delay48_process;


  Delay1_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay1_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay1_out1 <= PhaseIn_signed;
      END IF;
    END IF;
  END PROCESS Delay1_process;


  QUAD_MAP_out1_signed <= signed(QUAD_MAP_out1);

  QUAD_MAP_out2_signed <= signed(QUAD_MAP_out2);

  ang_out_signed <= signed(ang_out);

  Delay2_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay2_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay2_out1 <= QUAD_MAP_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay2_process;


  Delay3_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay3_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay3_out1 <= QUAD_MAP_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay3_process;


  Delay4_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay4_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay4_out1 <= ang_out_signed;
      END IF;
    END IF;
  END PROCESS Delay4_process;


  Cell0_out1_signed <= signed(Cell0_out1);

  Cell0_out2_signed <= signed(Cell0_out2);

  Cell0_out3_signed <= signed(Cell0_out3);

  Delay9_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay9_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay9_out1 <= Cell0_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay9_process;


  Delay8_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay8_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay8_out1 <= Cell0_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay8_process;


  Delay7_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay7_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay7_out1 <= Cell0_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay7_process;


  Cell1_out1_signed <= signed(Cell1_out1);

  Cell1_out2_signed <= signed(Cell1_out2);

  Cell1_out3_signed <= signed(Cell1_out3);

  Delay10_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay10_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay10_out1 <= Cell1_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay10_process;


  Delay11_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay11_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay11_out1 <= Cell1_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay11_process;


  Delay12_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay12_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay12_out1 <= Cell1_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay12_process;


  Cell2_out1_signed <= signed(Cell2_out1);

  Cell2_out2_signed <= signed(Cell2_out2);

  Cell2_out3_signed <= signed(Cell2_out3);

  Delay14_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay14_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay14_out1 <= Cell2_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay14_process;


  Delay15_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay15_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay15_out1 <= Cell2_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay15_process;


  Delay16_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay16_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay16_out1 <= Cell2_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay16_process;


  Cell3_out1_signed <= signed(Cell3_out1);

  Cell3_out2_signed <= signed(Cell3_out2);

  Cell3_out3_signed <= signed(Cell3_out3);

  Delay18_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay18_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay18_out1 <= Cell3_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay18_process;


  Delay19_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay19_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay19_out1 <= Cell3_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay19_process;


  Delay20_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay20_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay20_out1 <= Cell3_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay20_process;


  Cell4_out1_signed <= signed(Cell4_out1);

  Cell4_out2_signed <= signed(Cell4_out2);

  Cell4_out3_signed <= signed(Cell4_out3);

  Delay22_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay22_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay22_out1 <= Cell4_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay22_process;


  Delay23_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay23_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay23_out1 <= Cell4_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay23_process;


  Delay24_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay24_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay24_out1 <= Cell4_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay24_process;


  Cell5_out1_signed <= signed(Cell5_out1);

  Cell5_out2_signed <= signed(Cell5_out2);

  Cell5_out3_signed <= signed(Cell5_out3);

  Delay26_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay26_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay26_out1 <= Cell5_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay26_process;


  Delay27_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay27_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay27_out1 <= Cell5_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay27_process;


  Delay28_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay28_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay28_out1 <= Cell5_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay28_process;


  Cell6_out1_signed <= signed(Cell6_out1);

  Cell6_out2_signed <= signed(Cell6_out2);

  Cell6_out3_signed <= signed(Cell6_out3);

  Delay30_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay30_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay30_out1 <= Cell6_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay30_process;


  Delay31_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay31_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay31_out1 <= Cell6_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay31_process;


  Delay32_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay32_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay32_out1 <= Cell6_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay32_process;


  Cell7_out1_signed <= signed(Cell7_out1);

  Cell7_out2_signed <= signed(Cell7_out2);

  Cell7_out3_signed <= signed(Cell7_out3);

  Delay34_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay34_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay34_out1 <= Cell7_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay34_process;


  Delay35_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay35_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay35_out1 <= Cell7_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay35_process;


  Delay36_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay36_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay36_out1 <= Cell7_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay36_process;


  Cell8_out1_signed <= signed(Cell8_out1);

  Cell8_out2_signed <= signed(Cell8_out2);

  Cell8_out3_signed <= signed(Cell8_out3);

  Delay38_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay38_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay38_out1 <= Cell8_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay38_process;


  Delay39_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay39_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay39_out1 <= Cell8_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay39_process;


  Delay40_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay40_out1 <= to_signed(16#000000#, 23);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay40_out1 <= Cell8_out3_signed;
      END IF;
    END IF;
  END PROCESS Delay40_process;


  Cell9_out1_signed <= signed(Cell9_out1);

  Cell9_out2_signed <= signed(Cell9_out2);

  QUAD_unsigned <= unsigned(QUAD);

  Delay5_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay5_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay5_out1 <= QUAD_unsigned;
      END IF;
    END IF;
  END PROCESS Delay5_process;


  Delay6_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay6_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay6_out1 <= Delay5_out1;
      END IF;
    END IF;
  END PROCESS Delay6_process;


  Delay13_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay13_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay13_out1 <= Delay6_out1;
      END IF;
    END IF;
  END PROCESS Delay13_process;


  Delay17_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay17_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay17_out1 <= Delay13_out1;
      END IF;
    END IF;
  END PROCESS Delay17_process;


  Delay21_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay21_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay21_out1 <= Delay17_out1;
      END IF;
    END IF;
  END PROCESS Delay21_process;


  Delay25_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay25_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay25_out1 <= Delay21_out1;
      END IF;
    END IF;
  END PROCESS Delay25_process;


  Delay29_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay29_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay29_out1 <= Delay25_out1;
      END IF;
    END IF;
  END PROCESS Delay29_process;


  Delay33_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay33_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay33_out1 <= Delay29_out1;
      END IF;
    END IF;
  END PROCESS Delay33_process;


  Delay37_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay37_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay37_out1 <= Delay33_out1;
      END IF;
    END IF;
  END PROCESS Delay37_process;


  Delay41_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay41_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay41_out1 <= Delay37_out1;
      END IF;
    END IF;
  END PROCESS Delay41_process;


  Delay43_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay43_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay43_out1 <= Cell9_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay43_process;


  Delay44_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay44_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay44_out1 <= Cell9_out2_signed;
      END IF;
    END IF;
  END PROCESS Delay44_process;


  Delay45_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay45_out1 <= to_unsigned(16#0#, 2);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay45_out1 <= Delay41_out1;
      END IF;
    END IF;
  END PROCESS Delay45_process;


  xout_signed <= signed(xout);

  Delay46_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay46_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay46_out1 <= xout_signed;
      END IF;
    END IF;
  END PROCESS Delay46_process;


  GAIN_CORR_out1_signed <= signed(GAIN_CORR_out1);

  Delay86_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay86_out1 <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay86_out1 <= GAIN_CORR_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay86_process;


  DataOut_re <= std_logic_vector(Delay86_out1);

  yout_signed <= signed(yout);

  Delay49_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay49_out1 <= to_signed(16#000000#, 21);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay49_out1 <= yout_signed;
      END IF;
    END IF;
  END PROCESS Delay49_process;


  GAIN_CORR1_out1_signed <= signed(GAIN_CORR1_out1);

  Delay42_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay42_out1 <= to_signed(16#0000#, 16);
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay42_out1 <= GAIN_CORR1_out1_signed;
      END IF;
    END IF;
  END PROCESS Delay42_process;


  DataOut_im <= std_logic_vector(Delay42_out1);

  Delay50_process : PROCESS (clk, reset)
  BEGIN
    IF reset = '1' THEN
      Delay50_reg <= (OTHERS => '0');
    ELSIF clk'EVENT AND clk = '1' THEN
      IF enb_1_192_0 = '1' THEN
        Delay50_reg(0) <= validIn;
        Delay50_reg(1 TO 13) <= Delay50_reg(0 TO 12);
      END IF;
    END IF;
  END PROCESS Delay50_process;

  Delay50_out1 <= Delay50_reg(13);

  validOut <= Delay50_out1;

END rtl;

