(c) Copyright 2012-2018 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2018.2 SW Build 2258646 on Thu Jun 14 20:03:40 MDT 2018
# Start time    : Fri Mar 08 14:10:40 KST 2019
# Command line  : sds++ -sds-pf zed -target-os linux -o darknet.elf /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o
# Log file      : /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/reports/sds.log
# Journal file  : /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/reports/sds.jou
# Report file   : /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/reports/sds.rpt
#-----------------------------------------------------------

Libraries: 
Library Paths {}
Analyzing object files
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/cal_gemm.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdpp=alloc --only-section=.xdpp /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.pp/kernel.ii
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdfcnmap=alloc --only-section=.xdfcnmap /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/cal_gemm.cal_gemm.fcnmap.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdhlscore=alloc --only-section=.xdhlscore /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/xilinx_com_hls_cal_gemm_1_0.zip
/usr/bin/unzip -u -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/xilinx_com_hls_cal_gemm_1_0.zip -d /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0
Archive:  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/xilinx_com_hls_cal_gemm_1_0.zip
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/component.xml  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/ip/a0_cal_gemm_ap_fadd_3_full_dsp_32.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/ip/a0_cal_gemm_ap_fmul_2_max_dsp_32.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/constraints/a0_cal_gemm_ooc.xdc  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm_fadd_32nbkb.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm_fmul_32ncud.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm_la_0.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm_lout_0.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm_mux_325_dEe.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_initial.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_calulation.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_calulation_Loop_1_pr.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_fifo_w32_d128_A.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_out_initial.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_read_A.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_stream_cal.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_stream_cal_Loop_1_pr.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_write_out.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/verilog/a0_cal_gemm.v  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm_fadd_32nbkb.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm_fmul_32ncud.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm_la_0.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm_lout_0.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm_mux_325_dEe.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_initial.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_calulation.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_calulation_Loop_1_pr.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_fifo_w32_d128_A.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_out_initial.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_read_A.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_stream_cal.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_stream_cal_Loop_1_pr.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_write_out.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/hdl/vhdl/a0_cal_gemm.vhd  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/doc/ReleaseNotes.txt  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/misc/logo.png  
  inflating: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/xgui/cal_gemm_v1_0.tcl  
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdif=alloc --only-section=.xdif /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/cal_gemm_if.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/convolution.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/im2col.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/utils.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/image.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/layer.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/main.o.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/gemm.o.xml
/opt/Xilinx/SDx/2018.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/.Xil/zed.hpfm  -ip /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0  -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/xd_ip_db.xml  
INFO: Using user-defined path for XILINX_XD environment variable /opt/Xilinx/SDx/2018.2
processing accelerators: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0
ip_dir: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0
/opt/Xilinx/SDx/2018.2/bin/xsltproc --stringparam xpath "spirit:component/spirit:name/text()" /opt/Xilinx/SDx/2018.2/scripts/xdcc/xpathValueOf.xsl /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo/xilinx_com_hls_cal_gemm_1_0/component.xml
ip_name: cal_gemm
Generating data motion network
/opt/Xilinx/SDx/2018.2/bin/llvm-link -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/sds_all.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/kernel.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.s /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.s
/opt/Xilinx/SDx/2018.2/bin/XidanePass  --platform zed  --dmclkid 2  --repo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/xd_ip_db.xml  --dmdb /opt/Xilinx/SDx/2018.2/data/DM.db   -os linux -processor cortex-a9 -partition 0  
INFO: [DMAnalysis 83-4494] Analyzing hardware accelerators...
INFO: [DMAnalysis 83-4497] Analyzing callers to hardware accelerators...
INFO: [DMAnalysis 83-4444] Scheduling data transfer graph for partition 0
INFO: [DMAnalysis 83-4446] Creating data motion network hardware for partition 0
INFO: [DMAnalysis 83-4448] Creating software stub functions for partition 0
INFO: [DMAnalysis 83-4450] Generating data motion network report for partition 0
INFO: [DMAnalysis 83-4454] Rewriting caller code
Creating block diagram (BD)
/opt/Xilinx/SDx/2018.2/bin/sdx_link  -cf-system /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/apsys_0.xml  -cf-db  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/xd_ip_db.xml  -xpfm /opt/Xilinx/SDx/2018.2/platforms/zed/zed.xpfm   -multi-clks -trace-buffer 1024 -quiet
Creating top.bd.tcl
/opt/Xilinx/SDx/2018.2/bin/cf2xd: 4: /opt/Xilinx/SDx/2018.2/bin/cf2xd: [[: not found
/opt/Xilinx/SDx/2018.2/bin/cf2xd: 4: /opt/Xilinx/SDx/2018.2/bin/cf2xd: [[: not found
/opt/Xilinx/SDx/2018.2/bin/cf_xsd: 4: /opt/Xilinx/SDx/2018.2/bin/cf_xsd: [[: not found
/opt/Xilinx/SDx/2018.2/bin/cf_xsd: 4: /opt/Xilinx/SDx/2018.2/bin/cf_xsd: [[: not found
/opt/Xilinx/SDx/2018.2/bin/cf2sw  -i /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/apsys_0.xml  -r /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/xd_ip_db.xml  -pollMode 0 -mc
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
INFO: [CF2SW 83-0] Adding axcache connections...
INFO: [CF2SW 83-0] Adding dma axcache connections...
INFO: [CF2SW 83-2213] Adding acc_axcache_connections...
Rewrite caller functions
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdinfo=alloc --only-section=.xdinfo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xdinfo.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xddata=alloc --only-section=.xddata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/xddata.xml
arm-linux-gnueabihf-objcopy -O binary --set-section-flags .xdsdata=alloc --only-section=.xdsdata /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.data/gemm.o.xml
/opt/Xilinx/SDx/2018.2/bin/caller_rewrite  -rewrite /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/caller0.cfrewrite  -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/unix_gemm.c  --  -c  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w    -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include   -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.2.1/include -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.2.1/include-fixed -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include
Compile caller rewrite file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c
arm-linux-gnueabihf-gcc  -c /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D __SDSCC__      -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include  -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.o
/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c: In function ‘gemm_fpga’:
/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c:42:2: warning: implicit declaration of function ‘memcpy’ [-Wimplicit-function-declaration]
  memcpy(A_buf, A, sizeof(float)*32*144);
  ^~~~~~
/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c:42:2: warning: incompatible implicit declaration of built-in function ‘memcpy’
/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.c:42:2: note: include ‘<string.h>’ or provide a declaration of ‘memcpy’
Prepare hardware access API functions
Create accelerator stub functions
/opt/Xilinx/SDx/2018.2/bin/stub_gen  -func "cal_gemm" -stub /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/cal_gemm.cfrewrite  -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/kernel.cpp  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/unix_kernel.cpp  --  -c  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D __SDSCC__  -target arm-linux-gnueabihf -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -O0 -g -w    -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include   -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.2.1 -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.2.1/arm-linux-gnueabihf -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include/c++/7.2.1/backward -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.2.1/include -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/lib/gcc/arm-linux-gnueabihf/7.2.1/include-fixed -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/include -I/opt/Xilinx/SDK/2018.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/arm-linux-gnueabihf/libc/usr/include  -std=c++11
Compile hardware access API functions
arm-linux-gnueabihf-gcc       -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include -c  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.c
arm-linux-gnueabihf-g++      -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include -c  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.c
arm-linux-gnueabihf-ar crs /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/libxlnk_stub.a /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.o
Compile accelerator stub functions
arm-linux-gnueabihf-g++ -c kernel.cpp  -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/src -I/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/libs/sds_utils -Wall -O3 -Wno-unused-label -Wall -Wno-unused-result -Wno-unknown-pragmas -Wfatal-errors -fPIC -DSDSOC -D __SDSCC__      -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include -o kernel.o
arm-linux-gnueabihf-ar crs /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/libdarknet.a /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/kernel.o
Preliminary link application ELF
arm-linux-gnueabihf-g++    /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o    -L /opt/Xilinx/SDx/2018.2/target/aarch32-linux/lib -L/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/darknet.elf
arm-linux-gnueabihf-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/darknet.elf
Enable generation of hardware programming files
Enable generation of boot files
Calling VPL
/opt/Xilinx/SDx/2018.2/bin/vpl   --iprepo /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/iprepo/repo  --iprepo /opt/Xilinx/SDx/2018.2/data/ip/xilinx  --platform /opt/Xilinx/SDx/2018.2/platforms/zed/zed.xpfm  --temp_dir /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0  --output_dir /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vpl  --input_file /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/.xsd/top.bd.tcl  --target hw   --save_temps  --kernels cal_gemm:adapter --webtalk_flag SDSoC  --xp "param:compiler.deleteDefaultReportConfigs=false" 

****** vpl v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: ap_opencl
Feature available: ap_opencl
INFO: [VPL 60-895]   Target platform: /opt/Xilinx/SDx/2018.2/platforms/zed/zed.xpfm
INFO: [VPL 60-423]   Target device: zed
INFO: [VPL 60-1032] Extracting DSA to /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vivado/.local/dsa
INFO: [VPL 60-251]   Hardware accelerator integration...
Creating Vivado project and starting FPGA synthesis.
[14:13:23] Block-level synthesis in progress, 2 of 31 jobs complete, 2 jobs running.
[14:14:23] Block-level synthesis in progress, 6 of 31 jobs complete, 3 jobs running.
[14:15:23] Block-level synthesis in progress, 9 of 31 jobs complete, 4 jobs running.
[14:16:23] Block-level synthesis in progress, 10 of 31 jobs complete, 4 jobs running.
[14:17:23] Block-level synthesis in progress, 11 of 31 jobs complete, 4 jobs running.
[14:18:23] Block-level synthesis in progress, 16 of 31 jobs complete, 4 jobs running.
[14:19:23] Block-level synthesis in progress, 19 of 31 jobs complete, 3 jobs running.
[14:20:23] Block-level synthesis in progress, 23 of 31 jobs complete, 4 jobs running.
[14:21:24] Block-level synthesis in progress, 26 of 31 jobs complete, 4 jobs running.
[14:22:24] Block-level synthesis in progress, 30 of 31 jobs complete, 1 job running.
[14:23:24] Top-level synthesis in progress.
[14:25:06] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 14m 18s 

[14:25:06] Starting logic optimization..
[14:25:11] Phase 1 Retarget
[14:25:11] Phase 2 Constant propagation
[14:25:16] Phase 3 Sweep
[14:25:16] Phase 4 BUFG optimization
[14:25:16] Phase 5 Shift Register Optimization
[14:25:21] Phase 6 Post Processing Netlist
[14:25:37] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 00m 31s 

[14:25:37] Starting logic placement..
[14:25:37] Phase 1 Placer Initialization
[14:25:37] Phase 1.1 Placer Initialization Netlist Sorting
[14:25:42] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[14:25:47] Phase 1.3 Build Placer Netlist Model
[14:25:52] Phase 1.4 Constrain Clocks/Macros
[14:25:52] Phase 2 Global Placement
[14:25:52] Phase 2.1 Floorplanning
[14:26:13] Phase 2.2 Physical Synthesis In Placer
[14:26:13] Phase 3 Detail Placement
[14:26:13] Phase 3.1 Commit Multi Column Macros
[14:26:18] Phase 3.2 Commit Most Macros & LUTRAMs
[14:26:18] Phase 3.3 Area Swap Optimization
[14:26:18] Phase 3.4 Pipeline Register Optimization
[14:26:18] Phase 3.5 Small Shape Detail Placement
[14:26:23] Phase 3.6 Re-assign LUT pins
[14:26:29] Phase 3.7 Pipeline Register Optimization
[14:26:29] Phase 4 Post Placement Optimization and Clean-Up
[14:26:29] Phase 4.1 Post Commit Optimization
[14:26:29] Phase 4.1.1 Post Placement Optimization
[14:26:34] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 00m 56s 

[14:26:34] Starting logic routing..
[14:26:34] Phase 4.1.1.1 BUFG Insertion
[14:26:34] Phase 4.2 Post Placement Cleanup
[14:26:34] Phase 4.3 Placer Reporting
[14:26:34] Phase 4.4 Final Placement Cleanup
[14:26:39] Phase 1 Build RT Design
[14:26:54] Phase 2 Router Initialization
[14:26:54] Phase 2.1 Create Timer
[14:26:54] Phase 2.2 Fix Topology Constraints
[14:26:54] Phase 2.3 Pre Route Cleanup
[14:26:54] Phase 2.4 Update Timing
[14:27:00] Phase 3 Initial Routing
[14:27:05] Phase 4 Rip-up And Reroute
[14:27:05] Phase 4.1 Global Iteration 0
[14:27:15] Phase 4.2 Global Iteration 1
[14:27:15] Phase 5 Delay and Skew Optimization
[14:27:15] Phase 5.1 Delay CleanUp
[14:27:15] Phase 5.1.1 Update Timing
[14:27:15] Phase 5.2 Clock Skew Optimization
[14:27:15] Phase 6 Post Hold Fix
[14:27:15] Phase 6.1 Hold Fix Iter
[14:27:15] Phase 6.1.1 Update Timing
[14:27:20] Phase 7 Route finalize
[14:27:20] Phase 8 Verifying routed nets
[14:27:20] Phase 9 Depositing Routes
[14:27:20] Phase 10 Post Router Timing
[14:27:20] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 00m 46s 

[14:27:20] Starting bitstream generation..
[14:28:28] Creating bitmap...
[14:28:38] Writing bitstream ./zed_wrapper.bit...
[14:28:38] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 01m 17s 

INFO: [VPL 60-841] Created output file: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vpl/_new_clk_freq
INFO: [VPL 60-841] Created output file: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vpl/system.hdf
INFO: [VPL 60-841] Created output file: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vpl/address_map.xml
INFO: [VPL 60-841] Created output file: /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/p0/vpl/system.bit
/opt/Xilinx/SDx/2018.2/bin/cf2sw  -i /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.llvm/apsys_0.xml  -r /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/.cdb/xd_ip_db.xml  -a address_map.xml  -pollMode 0 -mc
INFO: [CF2SW 83-2203] Adding accelerator adapters...
INFO: [CF2SW 83-2200] Adding axi_interconnects...
INFO: [CF2SW 83-2201] Adding axi_stream_router for scatter-gather DMAs...
INFO: [CF2SW 83-2202] Adding axi_dwidth_converters...
INFO: [CF2SW 83-2208] Adding bus connections for logical connections...
INFO: [CF2SW 83-2205] Adding clock connections...
INFO: [CF2SW 83-2206] Adding reset connections...
INFO: [CF2SW 83-0] Adding axcache connections...
INFO: [CF2SW 83-0] Adding dma axcache connections...
INFO: [CF2SW 83-2213] Adding acc_axcache_connections...
Software tracing enabled
Compile hardware access API functions
arm-linux-gnueabihf-gcc       -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include -c  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.c
arm-linux-gnueabihf-g++      -I /opt/Xilinx/SDx/2018.2/target/aarch32-linux/include  -D HLS_NO_XIL_FPO_LIB  -I /opt/Xilinx/Vivado/2018.2/include -c  /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.c
arm-linux-gnueabihf-ar crs /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/libxlnk_stub.a /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.o
arm-linux-gnueabihf-ar crs /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/libdarknet.a /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/cf_stub.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/kernel.o
Link application ELF file
arm-linux-gnueabihf-g++    /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/kernel.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/convolution.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/im2col.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/utils.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/image.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/layer.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/src/main.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/gemm.o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/portinfo.o    -L /opt/Xilinx/SDx/2018.2/target/aarch32-linux/lib -L/home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs -Wl,--start-group  -Wl,--end-group -Wl,--start-group    -lpthread -lsds_lib -lxlnk_stub  -Wl,--end-group -o /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/darknet.elf
arm-linux-gnueabihf-objcopy -R .xdinfo -R .xddata -R .xdasm -R .xdfcnmap -R .xdhlscore -R .xdif -R .xdparams -R .xdcore -R .xdrepo -R .xdsdata -R .xdpp /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/swstubs/darknet.elf
All user specified timing constraints are met.
sds++ log file saved as /home/sdsoc/yc_ws/sdx_ws/proj/YOLO-master/cpp/HGUFPGAConv/HGUConv_0/build/zed_linux_hw/_sds/reports/sds.log
sds++ completed at Fri Mar 08 14:28:41 KST 2019
