#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Jun 01 10:38:21 2017
# Process ID: 12128
# Current directory: C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5544 C:\Users\mdutk\Desktop\ProjektCyfrowka\Tetris\Tetris.xpr
# Log file: C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/vivado.log
# Journal file: C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 761.320 ; gain = 107.438
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: TOP
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:02:48 ; elapsed = 00:45:14 . Memory (MB): peak = 823.191 ; gain = 615.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:63]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:63]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
WARNING: [Synth 8-3848] Net h_sync in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:27]
WARNING: [Synth 8-3848] Net v_sync in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:28]
WARNING: [Synth 8-3848] Net Red in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:29]
WARNING: [Synth 8-3848] Net Blue in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:30]
WARNING: [Synth 8-3848] Net Green in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:31]
WARNING: [Synth 8-3848] Net h_blnk in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net v_blnk in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port h_sync
WARNING: [Synth 8-3331] design VGA has unconnected port v_sync
WARNING: [Synth 8-3331] design VGA has unconnected port Red[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[0]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[0]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[0]
WARNING: [Synth 8-3331] design VGA has unconnected port h_blnk
WARNING: [Synth 8-3331] design VGA has unconnected port v_blnk
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[0]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[0]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_pressed
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[7]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[6]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[5]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[4]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[3]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[2]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:02:52 ; elapsed = 00:45:19 . Memory (MB): peak = 873.871 ; gain = 666.586
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:02:52 ; elapsed = 00:45:19 . Memory (MB): peak = 873.871 ; gain = 666.586
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:03:07 ; elapsed = 00:45:30 . Memory (MB): peak = 1160.863 ; gain = 953.578
50 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1160.863 ; gain = 377.902
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:49 ; elapsed = 00:51:09 . Memory (MB): peak = 1169.762 ; gain = 962.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
WARNING: [Synth 8-3848] Net h_sync in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:27]
WARNING: [Synth 8-3848] Net v_sync in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:28]
WARNING: [Synth 8-3848] Net Red in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:29]
WARNING: [Synth 8-3848] Net Blue in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:30]
WARNING: [Synth 8-3848] Net Green in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:31]
WARNING: [Synth 8-3848] Net h_blnk in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net v_blnk in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port h_sync
WARNING: [Synth 8-3331] design VGA has unconnected port v_sync
WARNING: [Synth 8-3331] design VGA has unconnected port Red[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Red[0]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Blue[0]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Green[0]
WARNING: [Synth 8-3331] design VGA has unconnected port h_blnk
WARNING: [Synth 8-3331] design VGA has unconnected port v_blnk
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port Old_brick_tab[0]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_pressed
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[7]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[6]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[5]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[4]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[3]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[2]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:54 ; elapsed = 00:51:13 . Memory (MB): peak = 1182.289 ; gain = 975.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:55 ; elapsed = 00:51:13 . Memory (MB): peak = 1182.289 ; gain = 975.004
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 16 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1256.156 ; gain = 86.395
close [ open C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v w ]
add_files C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v
update_compile_order -fileset sources_1
close [ open C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/tab_to_position.v w ]
add_files C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/tab_to_position.v
update_compile_order -fileset sources_1
remove_files C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/tab_to_position.v
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:03 ; elapsed = 03:04:21 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
ERROR: [Synth 8-685] variable 'h_blnk' should not be used in output port connection [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:63]
ERROR: [Synth 8-285] failed synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:06 ; elapsed = 03:04:24 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.156 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:17 ; elapsed = 03:05:05 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-3848] Net hb in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vb in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
ERROR: [Synth 8-448] named port connection 'h_sync' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:87]
ERROR: [Synth 8-448] named port connection 'v_sync' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:88]
ERROR: [Synth 8-448] named port connection 'h_blnk' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:92]
ERROR: [Synth 8-448] named port connection 'v_blnk' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:20 ; elapsed = 03:05:08 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.156 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port vblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port hblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-976] vblnk_out has already been declared [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2654] second declaration of vblnk_out ignored [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
INFO: [Synth 8-994] vblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-994] hblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:08:43 ; elapsed = 03:08:49 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
ERROR: [Synth 8-448] named port connection 'h_sync' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:87]
ERROR: [Synth 8-448] named port connection 'v_sync' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:88]
ERROR: [Synth 8-448] named port connection 'h_blnk' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:92]
ERROR: [Synth 8-448] named port connection 'v_blnk' does not exist for instance 'my_VGA' of module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:93]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
ERROR: [Synth 8-285] failed synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:08:46 ; elapsed = 03:08:52 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1256.156 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port vblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port hblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-976] vblnk_out has already been declared [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2654] second declaration of vblnk_out ignored [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
INFO: [Synth 8-994] vblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-994] hblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:11 ; elapsed = 03:13:33 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_pressed
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[7]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[6]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[5]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[4]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[3]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[2]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:14 ; elapsed = 03:13:37 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:15 ; elapsed = 03:13:37 . Memory (MB): peak = 1256.156 ; gain = 1048.871
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1294.242 ; gain = 38.086
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port vblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port hblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-976] vblnk_out has already been declared [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2654] second declaration of vblnk_out ignored [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
INFO: [Synth 8-994] vblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-994] hblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:09:51 ; elapsed = 03:19:52 . Memory (MB): peak = 1294.242 ; gain = 1086.957
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_pressed
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[7]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[6]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[5]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[4]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[3]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[2]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[1]
WARNING: [Synth 8-3331] design Left_Right has unconnected port Key_code[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:09:54 ; elapsed = 03:19:55 . Memory (MB): peak = 1294.242 ; gain = 1086.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:09:54 ; elapsed = 03:19:56 . Memory (MB): peak = 1294.242 ; gain = 1086.957
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1307.473 ; gain = 13.230
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
WARNING: [Synth 8-2611] redeclaration of ansi port vblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2611] redeclaration of ansi port hblnk_out is not allowed [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-976] vblnk_out has already been declared [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-2654] second declaration of vblnk_out ignored [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
INFO: [Synth 8-994] vblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-994] hblnk_out is declared here [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:11:04 ; elapsed = 03:54:37 . Memory (MB): peak = 1307.473 ; gain = 1100.188
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[8]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[7]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[6]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[5]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[4]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[3]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[2]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[1]
WARNING: [Synth 8-3331] design VGA has unconnected port New_brick_tab[0]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:07 ; elapsed = 03:54:40 . Memory (MB): peak = 1307.473 ; gain = 1100.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:11:07 ; elapsed = 03:54:41 . Memory (MB): peak = 1307.473 ; gain = 1100.188
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1313.738 ; gain = 6.266
close [ open C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v w ]
add_files C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:02 ; elapsed = 04:25:09 . Memory (MB): peak = 1313.738 ; gain = 1106.453
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
WARNING: [Synth 8-3848] Net hsync_bckg in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-3848] Net hblnk_bckg in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-3848] Net vsync_bckg in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
WARNING: [Synth 8-3848] Net vblnk_bckg in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:37]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[11]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[10]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[9]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[8]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[7]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[6]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[5]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[4]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[3]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[2]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[1]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:05 ; elapsed = 04:25:12 . Memory (MB): peak = 1313.738 ; gain = 1106.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin nolabel_line71:hsync_in to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line71:hblnk_in to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
WARNING: [Synth 8-3295] tying undriven pin nolabel_line71:vsync_in to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:06 ; elapsed = 04:25:12 . Memory (MB): peak = 1313.738 ; gain = 1106.453
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1328.957 ; gain = 15.219
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:28 ; elapsed = 04:26:58 . Memory (MB): peak = 1328.957 ; gain = 1121.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[11]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[10]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[9]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[8]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[7]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[6]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[5]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[4]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[3]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[2]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port rgb_in[1]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:31 ; elapsed = 04:27:01 . Memory (MB): peak = 1328.957 ; gain = 1121.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:31 ; elapsed = 04:27:02 . Memory (MB): peak = 1328.957 ; gain = 1121.672
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1330.023 ; gain = 1.066
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:13:53 ; elapsed = 04:28:37 . Memory (MB): peak = 1330.023 ; gain = 1122.738
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:13:56 ; elapsed = 04:28:41 . Memory (MB): peak = 1330.023 ; gain = 1122.738
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:13:57 ; elapsed = 04:28:41 . Memory (MB): peak = 1330.023 ; gain = 1122.738
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1332.613 ; gain = 2.590
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:14:32 ; elapsed = 04:32:10 . Memory (MB): peak = 1332.613 ; gain = 1125.328
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[8]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[7]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[6]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[5]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[4]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[3]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[2]
WARNING: [Synth 8-3331] design Memory has unconnected port Tab_save[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:14:35 ; elapsed = 04:32:13 . Memory (MB): peak = 1332.613 ; gain = 1125.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:14:35 ; elapsed = 04:32:14 . Memory (MB): peak = 1332.613 ; gain = 1125.328
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1335.863 ; gain = 3.250
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:15:28 ; elapsed = 04:52:35 . Memory (MB): peak = 1335.863 ; gain = 1128.578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:15:31 ; elapsed = 04:52:38 . Memory (MB): peak = 1335.863 ; gain = 1128.578
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:15:32 ; elapsed = 04:52:38 . Memory (MB): peak = 1335.863 ; gain = 1128.578
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1341.195 ; gain = 5.332
refresh_design
ERROR: [Synth 8-2715] syntax error near ) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:38]
INFO: [Synth 8-2350] module Logic ignored due to previous errors [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
Failed to read verilog 'C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:17:01 ; elapsed = 06:01:41 . Memory (MB): peak = 1341.195 ; gain = 1133.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:05 ; elapsed = 06:01:45 . Memory (MB): peak = 1341.195 ; gain = 1133.910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:17:05 ; elapsed = 06:01:45 . Memory (MB): peak = 1341.195 ; gain = 1133.910
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1352.762 ; gain = 11.566
refresh_design
WARNING: [Synth 8-976] clk_clk_wiz_0 has already been declared [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
WARNING: [Synth 8-2654] second declaration of clk_clk_wiz_0 ignored [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:98]
INFO: [Synth 8-994] clk_clk_wiz_0 is declared here [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:82]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:17:24 ; elapsed = 06:10:21 . Memory (MB): peak = 1352.762 ; gain = 1145.477
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:125]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:128]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:14145]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 25 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:20396]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (4#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (5#1) [C:/Xilinx/Vivado/2016.2/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (6#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (7#1) [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 2000 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 5000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_10kHz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
INFO: [Synth 8-638] synthesizing module 'clk_divider__parameterized0' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
	Parameter divider bound to: 1 - type: integer 
	Parameter LOOP_COUNTER_AT bound to: 10000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clk_divider__parameterized0' (8#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/imports/project_stopwatch_start/clk_divider.v:15]
WARNING: [Synth 8-350] instance 'my_clk_divider_2Hz' of module 'clk_divider' requires 3 connections, but only 2 given [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
INFO: [Synth 8-638] synthesizing module 'PS2' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-256] done synthesizing module 'PS2' (9#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/PS2.v:23]
INFO: [Synth 8-638] synthesizing module 'CORE' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
	Parameter KEY_LEFT bound to: 57451 - type: integer 
	Parameter KEY_RIGHT bound to: 57460 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Left_Right' (10#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Left_Right.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'Key_code' does not match port width (16) of module 'Left_Right' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:38]
INFO: [Synth 8-638] synthesizing module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
	Parameter BRICK_TYPE_0 bound to: 16'b1000111000000000 
	Parameter BRICK_TYPE_1 bound to: 16'b1100100010000000 
	Parameter BRICK_TYPE_2 bound to: 16'b1100110000000000 
	Parameter BRICK_TYPE_3 bound to: 16'b1000000000000000 
	Parameter BRICK_TYPE_4 bound to: 16'b1000100010001000 
	Parameter BRICK_TYPE_5 bound to: 16'b1111000000000000 
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:43]
WARNING: [Synth 8-639] system function call 'random' not supported [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:44]
INFO: [Synth 8-256] done synthesizing module 'New_Brick' (11#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/New_Brick.v:23]
WARNING: [Synth 8-689] width (9) of port connection 'brick_tab' does not match port width (300) of module 'New_Brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:48]
INFO: [Synth 8-638] synthesizing module 'Logic' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-256] done synthesizing module 'Logic' (12#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Logic.v:23]
INFO: [Synth 8-638] synthesizing module 'Memory' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
INFO: [Synth 8-256] done synthesizing module 'Memory' (13#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/Memory.v:23]
WARNING: [Synth 8-567] referenced signal 'Old_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
WARNING: [Synth 8-567] referenced signal 'New_brick_tab_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:64]
INFO: [Synth 8-256] done synthesizing module 'CORE' (14#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/CORE.v:23]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
	Parameter HORTOTAL bound to: 1056 - type: integer 
	Parameter HORBLANKSTART bound to: 800 - type: integer 
	Parameter HORSYNCSTART bound to: 840 - type: integer 
	Parameter HORSYNCSTOP bound to: 968 - type: integer 
	Parameter VERTOTAL bound to: 628 - type: integer 
	Parameter VERBLANKSTART bound to: 600 - type: integer 
	Parameter VERSYNCSTART bound to: 601 - type: integer 
	Parameter VERSYNCSTOP bound to: 605 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (15#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (16#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/vga_background.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:71]
INFO: [Synth 8-638] synthesizing module 'draw_new_brick' [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_new_brick' (17#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/draw_new_brick.v:23]
WARNING: [Synth 8-3848] Net hblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:32]
WARNING: [Synth 8-3848] Net vblnk_out in module/entity VGA does not have driver. [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:33]
INFO: [Synth 8-256] done synthesizing module 'VGA' (18#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/VGA.v:23]
WARNING: [Synth 8-567] referenced signal 'h_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_sync_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Red_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Blue_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'Green_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'h_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
WARNING: [Synth 8-567] referenced signal 'v_blnk_nxt' should be on the sensitivity list [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:96]
INFO: [Synth 8-256] done synthesizing module 'TOP' (19#1) [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:23]
WARNING: [Synth 8-3331] design draw_new_brick has unconnected port vblnk_in
WARNING: [Synth 8-3331] design VGA has unconnected port hblnk_out
WARNING: [Synth 8-3331] design VGA has unconnected port vblnk_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:17:27 ; elapsed = 06:10:24 . Memory (MB): peak = 1352.762 ; gain = 1145.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_10kHz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:52]
WARNING: [Synth 8-3295] tying undriven pin my_clk_divider_2Hz:rst to constant 0 [C:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/new/TOP.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:17:27 ; elapsed = 06:10:25 . Memory (MB): peak = 1352.762 ; gain = 1145.477
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'my_clk_wiz/inst'
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'my_clk_wiz/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Finished Parsing XDC File [c:/Users/mdutk/Desktop/ProjektCyfrowka/Tetris/Tetris.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'my_clk_wiz/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.824 ; gain = 3.063
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 01 16:50:22 2017...
